/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *
 *                This software is copyright protected and proprietary to Vector Informatik GmbH.
 *                Vector Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vector Informatik GmbH.
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *          File:  Rte_Type.h
 *        Config:  SCIM_BP.dpa
 *   ECU-Project:  CIOM
 *
 *     Generator:  MICROSAR RTE Generator Version 4.18.0
 *                 RTE Core Version 1.18.0
 *       License:  Unlimited license CBD1800194 for Volvo Group Trucks Technology
 *
 *   Description:  Header file containing user defined AUTOSAR types and RTE structures
 *********************************************************************************************************************/

/* double include prevention */
#ifndef _RTE_TYPE_H
# define _RTE_TYPE_H

# include "Rte.h"


/**********************************************************************************************************************
 * Data type definitions
 *********************************************************************************************************************/

# define Rte_TypeDef_Debug_PVT_PEPS_AntP1_X
typedef sint16 Debug_PVT_PEPS_AntP1_X;

# define Rte_TypeDef_Debug_PVT_PEPS_AntP1_X_Ctrl
typedef sint16 Debug_PVT_PEPS_AntP1_X_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_AntP1_Y
typedef sint16 Debug_PVT_PEPS_AntP1_Y;

# define Rte_TypeDef_Debug_PVT_PEPS_AntP1_Y_Ctrl
typedef sint16 Debug_PVT_PEPS_AntP1_Y_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_AntPi_X
typedef sint16 Debug_PVT_PEPS_AntPi_X;

# define Rte_TypeDef_Debug_PVT_PEPS_AntPi_X_Ctrl
typedef sint16 Debug_PVT_PEPS_AntPi_X_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_AntPi_Y
typedef sint16 Debug_PVT_PEPS_AntPi_Y;

# define Rte_TypeDef_Debug_PVT_PEPS_AntPi_Y_Ctrl
typedef sint16 Debug_PVT_PEPS_AntPi_Y_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP1_Ctrl
typedef uint8 Debug_PVT_PEPS_GainP1_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP1_stat
typedef uint8 Debug_PVT_PEPS_GainP1_stat;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP2_Ctrl
typedef uint8 Debug_PVT_PEPS_GainP2_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP2_stat
typedef uint8 Debug_PVT_PEPS_GainP2_stat;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP3_Ctrl
typedef uint8 Debug_PVT_PEPS_GainP3_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP3_stat
typedef uint8 Debug_PVT_PEPS_GainP3_stat;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP4_Ctrl
typedef uint8 Debug_PVT_PEPS_GainP4_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_GainP4_stat
typedef uint8 Debug_PVT_PEPS_GainP4_stat;

# define Rte_TypeDef_Debug_PVT_PEPS_Logic_stat
typedef uint8 Debug_PVT_PEPS_Logic_stat;

# define Rte_TypeDef_Debug_PVT_PEPS_P1_MaxRSSI
typedef uint16 Debug_PVT_PEPS_P1_MaxRSSI;

# define Rte_TypeDef_Debug_PVT_PEPS_P2_MaxRSSI
typedef uint16 Debug_PVT_PEPS_P2_MaxRSSI;

# define Rte_TypeDef_Debug_PVT_PEPS_P3_MaxRSSI
typedef uint16 Debug_PVT_PEPS_P3_MaxRSSI;

# define Rte_TypeDef_Debug_PVT_PEPS_P4_MaxRSSI
typedef uint16 Debug_PVT_PEPS_P4_MaxRSSI;

# define Rte_TypeDef_Debug_PVT_PEPS_VDSI_Ctrl
typedef uint16 Debug_PVT_PEPS_VDSI_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_VDSI_stat
typedef uint16 Debug_PVT_PEPS_VDSI_stat;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_12VDCDC_1
typedef boolean Debug_PVT_SCIM_Ctrl_12VDCDC_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_12VLiving_1
typedef boolean Debug_PVT_SCIM_Ctrl_12VLiving_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_12VParked_1
typedef boolean Debug_PVT_SCIM_Ctrl_12VParked_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS1_1
typedef boolean Debug_PVT_SCIM_Ctrl_BHS1_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS2_1
typedef boolean Debug_PVT_SCIM_Ctrl_BHS2_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS3_1
typedef boolean Debug_PVT_SCIM_Ctrl_BHS3_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS4_1
typedef boolean Debug_PVT_SCIM_Ctrl_BHS4_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_DaiPullUp_1
typedef boolean Debug_PVT_SCIM_Ctrl_DaiPullUp_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_LivingPullUp_1
typedef boolean Debug_PVT_SCIM_Ctrl_LivingPullUp_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_ParkedPullUp_1
typedef boolean Debug_PVT_SCIM_Ctrl_ParkedPullUp_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS1_1
typedef boolean Debug_PVT_SCIM_Ctrl_WHS1_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS1_Duty_1
typedef uint8 Debug_PVT_SCIM_Ctrl_WHS1_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS1_Freq_1
typedef uint16 Debug_PVT_SCIM_Ctrl_WHS1_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS2_1
typedef boolean Debug_PVT_SCIM_Ctrl_WHS2_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS2_Duty_1
typedef uint8 Debug_PVT_SCIM_Ctrl_WHS2_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS2_Freq_1
typedef uint16 Debug_PVT_SCIM_Ctrl_WHS2_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS1_1
typedef boolean Debug_PVT_SCIM_Ctrl_WLS1_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS1_Duty_1
typedef uint8 Debug_PVT_SCIM_Ctrl_WLS1_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS1_Freq_1
typedef uint16 Debug_PVT_SCIM_Ctrl_WLS1_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS2Duty_1
typedef uint8 Debug_PVT_SCIM_Ctrl_WLS2Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS2Freq_1
typedef uint16 Debug_PVT_SCIM_Ctrl_WLS2Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS2_1
typedef boolean Debug_PVT_SCIM_Ctrl_WLS2_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS3Duty_1
typedef uint8 Debug_PVT_SCIM_Ctrl_WLS3Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS3Freq_1
typedef uint16 Debug_PVT_SCIM_Ctrl_WLS3Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS3_1
typedef boolean Debug_PVT_SCIM_Ctrl_WLS3_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_12VDCDCVolt
typedef uint8 Debug_PVT_SCIM_RD_12VDCDCVolt;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_12VLivingVolt_1
typedef uint8 Debug_PVT_SCIM_RD_12VLivingVolt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_12VParkedVolt_1
typedef uint8 Debug_PVT_SCIM_RD_12VParkedVolt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI01_1
typedef uint16 Debug_PVT_SCIM_RD_ADI01_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI02_1
typedef uint16 Debug_PVT_SCIM_RD_ADI02_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI03_1
typedef uint16 Debug_PVT_SCIM_RD_ADI03_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI04_1
typedef uint16 Debug_PVT_SCIM_RD_ADI04_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI05_1
typedef uint16 Debug_PVT_SCIM_RD_ADI05_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI06_1
typedef uint16 Debug_PVT_SCIM_RD_ADI06_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI07_1
typedef uint16 Debug_PVT_SCIM_RD_ADI07_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI08_1
typedef uint16 Debug_PVT_SCIM_RD_ADI08_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI09_1
typedef uint16 Debug_PVT_SCIM_RD_ADI09_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI10_1
typedef uint16 Debug_PVT_SCIM_RD_ADI10_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI11_1
typedef uint16 Debug_PVT_SCIM_RD_ADI11_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI12_1
typedef uint16 Debug_PVT_SCIM_RD_ADI12_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI13_1
typedef uint16 Debug_PVT_SCIM_RD_ADI13_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI14_1
typedef uint16 Debug_PVT_SCIM_RD_ADI14_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI15_1
typedef uint16 Debug_PVT_SCIM_RD_ADI15_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI16_1
typedef uint16 Debug_PVT_SCIM_RD_ADI16_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS1_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_BHS1_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS2_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_BHS2_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS3_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_BHS3_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS4_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_BHS4_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_DAI1_1
typedef uint8 Debug_PVT_SCIM_RD_DAI1_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_DAI2_1
typedef uint8 Debug_PVT_SCIM_RD_DAI2_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_VBAT_1
typedef uint16 Debug_PVT_SCIM_RD_VBAT_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Duty_1
typedef uint8 Debug_PVT_SCIM_RD_WHS1_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Freq_1
typedef uint16 Debug_PVT_SCIM_RD_WHS1_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_WHS1_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Duty_1
typedef uint8 Debug_PVT_SCIM_RD_WHS2_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Freq_1
typedef uint16 Debug_PVT_SCIM_RD_WHS2_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_WHS2_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Duty_1
typedef uint8 Debug_PVT_SCIM_RD_WLS1_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Freq_1
typedef uint16 Debug_PVT_SCIM_RD_WLS1_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_WLS1_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Duty_1
typedef uint8 Debug_PVT_SCIM_RD_WLS2_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Freq_1
typedef uint16 Debug_PVT_SCIM_RD_WLS2_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_WLS2_Volt_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Duty_1
typedef uint8 Debug_PVT_SCIM_RD_WLS3_Duty_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Freq_1
typedef uint16 Debug_PVT_SCIM_RD_WLS3_Freq_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Volt_1
typedef uint16 Debug_PVT_SCIM_RD_WLS3_Volt_1;

# define Rte_TypeDef_DiagInfoCCFW
typedef uint8 DiagInfoCCFW;

# define Rte_TypeDef_DiagInfoDLFW
typedef uint8 DiagInfoDLFW;

# define Rte_TypeDef_DiagInfoELCP1
typedef uint8 DiagInfoELCP1;

# define Rte_TypeDef_DiagInfoELCP2
typedef uint8 DiagInfoELCP2;

# define Rte_TypeDef_DiagInfoILCP1
typedef uint8 DiagInfoILCP1;

# define Rte_TypeDef_DiagInfoILCP2
typedef uint8 DiagInfoILCP2;

# define Rte_TypeDef_DiagInfoLECM2
typedef uint8 DiagInfoLECM2;

# define Rte_TypeDef_DiagInfoLECMBasic
typedef uint8 DiagInfoLECMBasic;

# define Rte_TypeDef_DiagInfoRCECS
typedef uint8 DiagInfoRCECS;

# define Rte_TypeDef_DiagInfoTCP
typedef uint8 DiagInfoTCP;

# define Rte_TypeDef_FSP1DiagInfoL1
typedef uint8 FSP1DiagInfoL1;

# define Rte_TypeDef_FSP1DiagInfoL2
typedef uint8 FSP1DiagInfoL2;

# define Rte_TypeDef_FSP1DiagInfoL3
typedef uint8 FSP1DiagInfoL3;

# define Rte_TypeDef_FSP1DiagInfoL4
typedef uint8 FSP1DiagInfoL4;

# define Rte_TypeDef_FSP1DiagInfoL5
typedef uint8 FSP1DiagInfoL5;

# define Rte_TypeDef_FSP1IndicationCmdL2
typedef uint16 FSP1IndicationCmdL2;

# define Rte_TypeDef_FSP1IndicationCmdL3
typedef uint16 FSP1IndicationCmdL3;

# define Rte_TypeDef_FSP1IndicationCmdL4
typedef uint16 FSP1IndicationCmdL4;

# define Rte_TypeDef_FSP1IndicationCmdL5
typedef uint16 FSP1IndicationCmdL5;

# define Rte_TypeDef_FSP1ResponseErrorL1
typedef boolean FSP1ResponseErrorL1;

# define Rte_TypeDef_FSP1ResponseErrorL2
typedef boolean FSP1ResponseErrorL2;

# define Rte_TypeDef_FSP1ResponseErrorL3
typedef boolean FSP1ResponseErrorL3;

# define Rte_TypeDef_FSP1ResponseErrorL4
typedef boolean FSP1ResponseErrorL4;

# define Rte_TypeDef_FSP1ResponseErrorL5
typedef boolean FSP1ResponseErrorL5;

# define Rte_TypeDef_FSP1SwitchStatusL2
typedef uint8 FSP1SwitchStatusL2;

# define Rte_TypeDef_FSP1SwitchStatusL3
typedef uint8 FSP1SwitchStatusL3;

# define Rte_TypeDef_FSP1SwitchStatusL4
typedef uint8 FSP1SwitchStatusL4;

# define Rte_TypeDef_FSP1SwitchStatusL5
typedef uint8 FSP1SwitchStatusL5;

# define Rte_TypeDef_FSP2DiagInfoL1
typedef uint8 FSP2DiagInfoL1;

# define Rte_TypeDef_FSP2DiagInfoL2
typedef uint8 FSP2DiagInfoL2;

# define Rte_TypeDef_FSP2DiagInfoL3
typedef uint8 FSP2DiagInfoL3;

# define Rte_TypeDef_FSP2IndicationCmdL1
typedef uint16 FSP2IndicationCmdL1;

# define Rte_TypeDef_FSP2IndicationCmdL2
typedef uint16 FSP2IndicationCmdL2;

# define Rte_TypeDef_FSP2IndicationCmdL3
typedef uint16 FSP2IndicationCmdL3;

# define Rte_TypeDef_FSP2ResponseErrorL1
typedef boolean FSP2ResponseErrorL1;

# define Rte_TypeDef_FSP2ResponseErrorL2
typedef boolean FSP2ResponseErrorL2;

# define Rte_TypeDef_FSP2ResponseErrorL3
typedef boolean FSP2ResponseErrorL3;

# define Rte_TypeDef_FSP2SwitchStatusL1
typedef uint8 FSP2SwitchStatusL1;

# define Rte_TypeDef_FSP2SwitchStatusL2
typedef uint8 FSP2SwitchStatusL2;

# define Rte_TypeDef_FSP2SwitchStatusL3
typedef uint8 FSP2SwitchStatusL3;

# define Rte_TypeDef_FSP3DiagInfoL2
typedef uint8 FSP3DiagInfoL2;

# define Rte_TypeDef_FSP3IndicationCmdL2
typedef uint16 FSP3IndicationCmdL2;

# define Rte_TypeDef_FSP3ResponseErrorL2
typedef boolean FSP3ResponseErrorL2;

# define Rte_TypeDef_FSP3SwitchStatusL2
typedef uint8 FSP3SwitchStatusL2;

# define Rte_TypeDef_FSP4DiagInfoL2
typedef uint8 FSP4DiagInfoL2;

# define Rte_TypeDef_FSP4IndicationCmdL2
typedef uint16 FSP4IndicationCmdL2;

# define Rte_TypeDef_FSP4ResponseErrorL2
typedef boolean FSP4ResponseErrorL2;

# define Rte_TypeDef_FSP4SwitchStatusL2
typedef uint8 FSP4SwitchStatusL2;

# define Rte_TypeDef_LIN_AlmClkCurAlarm_stat_SetHr
typedef uint8 LIN_AlmClkCurAlarm_stat_SetHr;

# define Rte_TypeDef_LIN_AlmClkCurAlarm_stat_SetMin
typedef uint8 LIN_AlmClkCurAlarm_stat_SetMin;

# define Rte_TypeDef_LIN_AlmClkSetCurAlm_rqst_SetHr
typedef uint8 LIN_AlmClkSetCurAlm_rqst_SetHr;

# define Rte_TypeDef_LIN_AlmClkSetCurAlm_rqst_SetMin
typedef uint8 LIN_AlmClkSetCurAlm_rqst_SetMin;

# define Rte_TypeDef_LIN_AudioVolumeIndicationCmd
typedef uint8 LIN_AudioVolumeIndicationCmd;

# define Rte_TypeDef_LIN_BunkH2PHTi_rqs_DurnTimeHr
typedef uint8 LIN_BunkH2PHTi_rqs_DurnTimeHr;

# define Rte_TypeDef_LIN_BunkH2PHTi_rqs_DurnTimeMin
typedef uint8 LIN_BunkH2PHTi_rqs_DurnTimeMin;

# define Rte_TypeDef_LIN_BunkH2PHTi_rqs_StartTimeHr
typedef uint8 LIN_BunkH2PHTi_rqs_StartTimeHr;

# define Rte_TypeDef_LIN_BunkH2PHTi_rqs_StartTimeMin
typedef uint8 LIN_BunkH2PHTi_rqs_StartTimeMin;

# define Rte_TypeDef_LIN_IntLghtLvlIndScaled_cmd
typedef uint8 LIN_IntLghtLvlIndScaled_cmd;

# define Rte_TypeDef_LIN_IntLghtModeInd_cmd_EventFlag
typedef boolean LIN_IntLghtModeInd_cmd_EventFlag;

# define Rte_TypeDef_LIN_ShortPulseMaxLength
typedef uint8 LIN_ShortPulseMaxLength;

# define Rte_TypeDef_ResponseErrorCCFW
typedef boolean ResponseErrorCCFW;

# define Rte_TypeDef_ResponseErrorDLFW
typedef boolean ResponseErrorDLFW;

# define Rte_TypeDef_ResponseErrorELCP1
typedef boolean ResponseErrorELCP1;

# define Rte_TypeDef_ResponseErrorELCP2
typedef boolean ResponseErrorELCP2;

# define Rte_TypeDef_ResponseErrorILCP1
typedef boolean ResponseErrorILCP1;

# define Rte_TypeDef_ResponseErrorILCP2
typedef boolean ResponseErrorILCP2;

# define Rte_TypeDef_ResponseErrorLECM2
typedef boolean ResponseErrorLECM2;

# define Rte_TypeDef_ResponseErrorLECMBasic
typedef boolean ResponseErrorLECMBasic;

# define Rte_TypeDef_ResponseErrorRCECS
typedef boolean ResponseErrorRCECS;

# define Rte_TypeDef_ResponseErrorTCP
typedef boolean ResponseErrorTCP;

# define Rte_TypeDef_SwitchDetectionNeeded1L1
typedef boolean SwitchDetectionNeeded1L1;

# define Rte_TypeDef_SwitchDetectionNeeded1L2
typedef boolean SwitchDetectionNeeded1L2;

# define Rte_TypeDef_SwitchDetectionNeeded1L3
typedef boolean SwitchDetectionNeeded1L3;

# define Rte_TypeDef_SwitchDetectionNeeded1L4
typedef boolean SwitchDetectionNeeded1L4;

# define Rte_TypeDef_SwitchDetectionNeeded1L5
typedef boolean SwitchDetectionNeeded1L5;

# define Rte_TypeDef_SwitchDetectionNeeded2L1
typedef boolean SwitchDetectionNeeded2L1;

# define Rte_TypeDef_SwitchDetectionNeeded2L2
typedef boolean SwitchDetectionNeeded2L2;

# define Rte_TypeDef_SwitchDetectionNeeded2L3
typedef boolean SwitchDetectionNeeded2L3;

# define Rte_TypeDef_SwitchDetectionNeeded3L2
typedef boolean SwitchDetectionNeeded3L2;

# define Rte_TypeDef_SwitchDetectionNeeded4L2
typedef boolean SwitchDetectionNeeded4L2;

# define Rte_TypeDef_ABSInhibitRqstDenied
typedef uint8 ABSInhibitRqstDenied;

# define Rte_TypeDef_ABS_Indication
typedef uint8 ABS_Indication;

# define Rte_TypeDef_ATC_Indication
typedef uint8 ATC_Indication;

# define Rte_TypeDef_Debug_PVT_PEPS_AntCtrl_stat
typedef sint8 Debug_PVT_PEPS_AntCtrl_stat;

# define Rte_TypeDef_Debug_PVT_PEPS_Ant_Ctrl
typedef uint8 Debug_PVT_PEPS_Ant_Ctrl;

# define Rte_TypeDef_Debug_PVT_PEPS_Logic_Ctrl
typedef uint8 Debug_PVT_PEPS_Logic_Ctrl;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_12VDCDCFault
typedef uint8 Debug_PVT_SCIM_RD_12VDCDCFault;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS1_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_BHS1_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS2_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_BHS2_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS3_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_BHS3_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS4_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_BHS4_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_WHS1_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_WHS2_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_WLS1_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_WLS2_Fault_1;

# define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Fault_1
typedef uint8 Debug_PVT_SCIM_RD_WLS3_Fault_1;

# define Rte_TypeDef_DoorLock_stat
typedef uint8 DoorLock_stat;

# define Rte_TypeDef_ESC_Indication
typedef uint8 ESC_Indication;

# define Rte_TypeDef_LIN_ACCOrCCIndication
typedef uint8 LIN_ACCOrCCIndication;

# define Rte_TypeDef_LIN_ASLIndication
typedef uint8 LIN_ASLIndication;

# define Rte_TypeDef_LIN_AdjustButtonStatus
typedef uint8 LIN_AdjustButtonStatus;

# define Rte_TypeDef_LIN_Adjust_DeviceIndication
typedef uint8 LIN_Adjust_DeviceIndication;

# define Rte_TypeDef_LIN_AlmClkCurAlarm_stat_ID
typedef uint8 LIN_AlmClkCurAlarm_stat_ID;

# define Rte_TypeDef_LIN_AlmClkCurAlarm_stat_Stat
typedef uint8 LIN_AlmClkCurAlarm_stat_Stat;

# define Rte_TypeDef_LIN_AlmClkCurAlarm_stat_Type
typedef uint8 LIN_AlmClkCurAlarm_stat_Type;

# define Rte_TypeDef_LIN_AlmClkSetCurAlm_rqst_ID
typedef uint8 LIN_AlmClkSetCurAlm_rqst_ID;

# define Rte_TypeDef_LIN_AlmClkSetCurAlm_rqst_Stat
typedef uint8 LIN_AlmClkSetCurAlm_rqst_Stat;

# define Rte_TypeDef_LIN_AlmClkSetCurAlm_rqst_Type
typedef uint8 LIN_AlmClkSetCurAlm_rqst_Type;

# define Rte_TypeDef_LIN_AudioSystemStatus
typedef uint8 LIN_AudioSystemStatus;

# define Rte_TypeDef_LIN_BTStatus
typedef uint8 LIN_BTStatus;

# define Rte_TypeDef_LIN_BackButtonStatus
typedef uint8 LIN_BackButtonStatus;

# define Rte_TypeDef_LIN_BackLightDimming_Status
typedef uint8 LIN_BackLightDimming_Status;

# define Rte_TypeDef_LIN_BlackPanelMode_ButtonStat
typedef uint8 LIN_BlackPanelMode_ButtonStat;

# define Rte_TypeDef_LIN_BunkBAudioOnOff_ButtonStat
typedef uint8 LIN_BunkBAudioOnOff_ButtonStat;

# define Rte_TypeDef_LIN_BunkBIntLightActvnBtn_stat
typedef uint8 LIN_BunkBIntLightActvnBtn_stat;

# define Rte_TypeDef_LIN_BunkBParkHeater_ButtonStat
typedef uint8 LIN_BunkBParkHeater_ButtonStat;

# define Rte_TypeDef_LIN_BunkBTempDec_ButtonStat
typedef uint8 LIN_BunkBTempDec_ButtonStat;

# define Rte_TypeDef_LIN_BunkBTempInc_ButtonStat
typedef uint8 LIN_BunkBTempInc_ButtonStat;

# define Rte_TypeDef_LIN_BunkBVolumeDown_ButtonStat
typedef uint8 LIN_BunkBVolumeDown_ButtonStat;

# define Rte_TypeDef_LIN_BunkBVolumeUp_ButtonStat
typedef uint8 LIN_BunkBVolumeUp_ButtonStat;

# define Rte_TypeDef_LIN_BunkH2AudioOnOff_ButtonSta
typedef uint8 LIN_BunkH2AudioOnOff_ButtonSta;

# define Rte_TypeDef_LIN_BunkH2Fade_ButtonStatus
typedef uint8 LIN_BunkH2Fade_ButtonStatus;

# define Rte_TypeDef_LIN_BunkH2IntLightActvnBtn_sta
typedef uint8 LIN_BunkH2IntLightActvnBtn_sta;

# define Rte_TypeDef_LIN_BunkH2IntLightDecBtn_stat
typedef uint8 LIN_BunkH2IntLightDecBtn_stat;

# define Rte_TypeDef_LIN_BunkH2IntLightIncBtn_stat
typedef uint8 LIN_BunkH2IntLightIncBtn_stat;

# define Rte_TypeDef_LIN_BunkH2LockButtonStatus
typedef uint8 LIN_BunkH2LockButtonStatus;

# define Rte_TypeDef_LIN_BunkH2OnOFF_ButtonStatus
typedef uint8 LIN_BunkH2OnOFF_ButtonStatus;

# define Rte_TypeDef_LIN_BunkH2PHTi_rqs_Timer_cmd
typedef uint8 LIN_BunkH2PHTi_rqs_Timer_cmd;

# define Rte_TypeDef_LIN_BunkH2ParkHeater_ButtonSta
typedef uint8 LIN_BunkH2ParkHeater_ButtonSta;

# define Rte_TypeDef_LIN_BunkH2Phone_ButtonStatus
typedef uint8 LIN_BunkH2Phone_ButtonStatus;

# define Rte_TypeDef_LIN_BunkH2PowerWinCloseDSBtn_s
typedef uint8 LIN_BunkH2PowerWinCloseDSBtn_s;

# define Rte_TypeDef_LIN_BunkH2PowerWinClosePSBtn_s
typedef uint8 LIN_BunkH2PowerWinClosePSBtn_s;

# define Rte_TypeDef_LIN_BunkH2PowerWinOpenDSBtn_st
typedef uint8 LIN_BunkH2PowerWinOpenDSBtn_st;

# define Rte_TypeDef_LIN_BunkH2PowerWinOpenPSBtn_st
typedef uint8 LIN_BunkH2PowerWinOpenPSBtn_st;

# define Rte_TypeDef_LIN_BunkH2RoofhatchCloseBtn_St
typedef uint8 LIN_BunkH2RoofhatchCloseBtn_St;

# define Rte_TypeDef_LIN_BunkH2RoofhatchOpenBtn_Sta
typedef uint8 LIN_BunkH2RoofhatchOpenBtn_Sta;

# define Rte_TypeDef_LIN_BunkH2TempDec_ButtonStatus
typedef uint8 LIN_BunkH2TempDec_ButtonStatus;

# define Rte_TypeDef_LIN_BunkH2TempInc_ButtonStatus
typedef uint8 LIN_BunkH2TempInc_ButtonStatus;

# define Rte_TypeDef_LIN_BunkH2VolumeDown_ButtonSta
typedef uint8 LIN_BunkH2VolumeDown_ButtonSta;

# define Rte_TypeDef_LIN_BunkH2VolumeUp_ButtonStatu
typedef uint8 LIN_BunkH2VolumeUp_ButtonStatu;

# define Rte_TypeDef_LIN_DRL_ButtonStatus
typedef uint8 LIN_DRL_ButtonStatus;

# define Rte_TypeDef_LIN_DaytimeRunningLight_Indica
typedef uint8 LIN_DaytimeRunningLight_Indica;

# define Rte_TypeDef_LIN_DifflockDeactivationBtn_st
typedef uint8 LIN_DifflockDeactivationBtn_st;

# define Rte_TypeDef_LIN_DifflockMode_Wheelstatus
typedef uint8 LIN_DifflockMode_Wheelstatus;

# define Rte_TypeDef_LIN_DifflockOnOff_Indication
typedef uint8 LIN_DifflockOnOff_Indication;

# define Rte_TypeDef_LIN_DoorAutoFuncBtn_stat
typedef uint8 LIN_DoorAutoFuncBtn_stat;

# define Rte_TypeDef_LIN_DoorAutoFuncInd_cmd
typedef uint8 LIN_DoorAutoFuncInd_cmd;

# define Rte_TypeDef_LIN_Down_DeviceIndication
typedef uint8 LIN_Down_DeviceIndication;

# define Rte_TypeDef_LIN_DrivingLightPlus_Indicatio
typedef uint8 LIN_DrivingLightPlus_Indicatio;

# define Rte_TypeDef_LIN_DrivingLight_Indication
typedef uint8 LIN_DrivingLight_Indication;

# define Rte_TypeDef_LIN_EscButtonMuddySiteDeviceIn
typedef uint8 LIN_EscButtonMuddySiteDeviceIn;

# define Rte_TypeDef_LIN_EscButtonMuddySiteStatus
typedef uint8 LIN_EscButtonMuddySiteStatus;

# define Rte_TypeDef_LIN_FCWPushButton
typedef uint8 LIN_FCWPushButton;

# define Rte_TypeDef_LIN_FCW_DeviceIndication
typedef uint8 LIN_FCW_DeviceIndication;

# define Rte_TypeDef_LIN_FogLightFront_ButtonStat_1
typedef uint8 LIN_FogLightFront_ButtonStat_1;

# define Rte_TypeDef_LIN_FogLightFront_ButtonStat_2
typedef uint8 LIN_FogLightFront_ButtonStat_2;

# define Rte_TypeDef_LIN_FogLightRear_ButtonStat_1
typedef uint8 LIN_FogLightRear_ButtonStat_1;

# define Rte_TypeDef_LIN_FogLightRear_ButtonStat_2
typedef uint8 LIN_FogLightRear_ButtonStat_2;

# define Rte_TypeDef_LIN_FrontFog_Indication
typedef uint8 LIN_FrontFog_Indication;

# define Rte_TypeDef_LIN_HeadLampUpDown_SwitchStatu
typedef uint8 LIN_HeadLampUpDown_SwitchStatu;

# define Rte_TypeDef_LIN_IntLghtCenterBtnFreeWhl_s
typedef uint8 LIN_IntLghtCenterBtnFreeWhl_s;

# define Rte_TypeDef_LIN_IntLghtDimmingLvlDecBtn_s
typedef uint8 LIN_IntLghtDimmingLvlDecBtn_s;

# define Rte_TypeDef_LIN_IntLghtDimmingLvlFreeWhl_s
typedef uint8 LIN_IntLghtDimmingLvlFreeWhl_s;

# define Rte_TypeDef_LIN_IntLghtDimmingLvlIncBtn_s
typedef uint8 LIN_IntLghtDimmingLvlIncBtn_s;

# define Rte_TypeDef_LIN_IntLghtMaxModeBtnPnl2_s
typedef uint8 LIN_IntLghtMaxModeBtnPnl2_s;

# define Rte_TypeDef_LIN_IntLghtModeInd_cmd_IL_Mode
typedef uint8 LIN_IntLghtModeInd_cmd_IL_Mode;

# define Rte_TypeDef_LIN_IntLghtModeSelrFreeWheel_s
typedef uint8 LIN_IntLghtModeSelrFreeWheel_s;

# define Rte_TypeDef_LIN_IntLghtNightModeBt2_s
typedef uint8 LIN_IntLghtNightModeBt2_s;

# define Rte_TypeDef_LIN_IntLghtOffModeInd_cmd
typedef uint8 LIN_IntLghtOffModeInd_cmd;

# define Rte_TypeDef_LIN_IntLghtRestModeBtnPnl2_s
typedef uint8 LIN_IntLghtRestModeBtnPnl2_s;

# define Rte_TypeDef_LIN_IntLightMaxModeInd_cmd
typedef uint8 LIN_IntLightMaxModeInd_cmd;

# define Rte_TypeDef_LIN_IntLightNightModeInd_cmd
typedef uint8 LIN_IntLightNightModeInd_cmd;

# define Rte_TypeDef_LIN_IntLightRestingModeInd_cmd
typedef uint8 LIN_IntLightRestingModeInd_cmd;

# define Rte_TypeDef_LIN_LKSPushButton
typedef uint8 LIN_LKSPushButton;

# define Rte_TypeDef_LIN_LKS_DeviceIndication
typedef uint8 LIN_LKS_DeviceIndication;

# define Rte_TypeDef_LIN_LevelingThumbwheel_stat
typedef uint8 LIN_LevelingThumbwheel_stat;

# define Rte_TypeDef_LIN_LightMode_Status_1
typedef uint8 LIN_LightMode_Status_1;

# define Rte_TypeDef_LIN_LightMode_Status_2
typedef uint8 LIN_LightMode_Status_2;

# define Rte_TypeDef_LIN_M1_DeviceIndication
typedef uint8 LIN_M1_DeviceIndication;

# define Rte_TypeDef_LIN_M2_DeviceIndication
typedef uint8 LIN_M2_DeviceIndication;

# define Rte_TypeDef_LIN_M3_DeviceIndication
typedef uint8 LIN_M3_DeviceIndication;

# define Rte_TypeDef_LIN_MemButtonStatus
typedef uint8 LIN_MemButtonStatus;

# define Rte_TypeDef_LIN_Offroad_ButtonStatus
typedef uint8 LIN_Offroad_ButtonStatus;

# define Rte_TypeDef_LIN_Offroad_Indication
typedef uint8 LIN_Offroad_Indication;

# define Rte_TypeDef_LIN_ParkingLight_Indication
typedef uint8 LIN_ParkingLight_Indication;

# define Rte_TypeDef_LIN_PhoneButtonIndication_cmd
typedef uint8 LIN_PhoneButtonIndication_cmd;

# define Rte_TypeDef_LIN_RearFog_Indication
typedef uint8 LIN_RearFog_Indication;

# define Rte_TypeDef_LIN_RearWorkProjector_BtnStat
typedef uint8 LIN_RearWorkProjector_BtnStat;

# define Rte_TypeDef_LIN_RearWorkProjector_Indicati
typedef uint8 LIN_RearWorkProjector_Indicati;

# define Rte_TypeDef_LIN_SelectButtonStatus
typedef uint8 LIN_SelectButtonStatus;

# define Rte_TypeDef_LIN_SpeedControlModeButtonStat
typedef uint8 LIN_SpeedControlModeButtonStat;

# define Rte_TypeDef_LIN_SpeedControlModeWheelStat
typedef uint8 LIN_SpeedControlModeWheelStat;

# define Rte_TypeDef_LIN_StopButtonStatus
typedef uint8 LIN_StopButtonStatus;

# define Rte_TypeDef_LIN_TCP_ABS_ButtonStatus
typedef uint8 LIN_TCP_ABS_ButtonStatus;

# define Rte_TypeDef_LIN_TCP_ATC_ButtonStatus
typedef uint8 LIN_TCP_ATC_ButtonStatus;

# define Rte_TypeDef_LIN_TCP_ESC_ButtonStatus
typedef uint8 LIN_TCP_ESC_ButtonStatus;

# define Rte_TypeDef_LIN_TCP_KnobPostionStatus
typedef uint8 LIN_TCP_KnobPostionStatus;

# define Rte_TypeDef_LIN_TCP_TCS_ButtonStatus
typedef uint8 LIN_TCP_TCS_ButtonStatus;

# define Rte_TypeDef_LIN_Up_DeviceIndication
typedef uint8 LIN_Up_DeviceIndication;

# define Rte_TypeDef_LIN_WRDownButtonStatus
typedef uint8 LIN_WRDownButtonStatus;

# define Rte_TypeDef_LIN_WRUpButtonStatus
typedef uint8 LIN_WRUpButtonStatus;

# define Rte_TypeDef_TCS_Indication
typedef uint8 TCS_Indication;

# define Rte_TypeDef_ArrayByteSize16
typedef uint8 ArrayByteSize16[16];

# define Rte_TypeDef_ArrayByteSize3
typedef uint8 ArrayByteSize3[3];

# define Rte_TypeDef_ArrayByteSize32
typedef uint8 ArrayByteSize32[32];

# define Rte_TypeDef_ArrayByteSize8
typedef uint8 ArrayByteSize8[8];

# define Rte_TypeDef_DataArrayType_uint8_2
typedef uint8 DataArrayType_uint8_2[2];

# define Rte_TypeDef_DataArray_Type_2
typedef uint8 DataArray_Type_2[2];

# define Rte_TypeDef_Dcm_Data2ByteType
typedef uint8 Dcm_Data2ByteType[2];

# define Rte_TypeDef_Dem_MaxDataValueType
typedef uint8 Dem_MaxDataValueType[2];

# define Rte_TypeDef_Issm_ActiveUserArrayType
typedef uint32 Issm_ActiveUserArrayType[1];

# define Rte_TypeDef_SwitchDetectionResp1L1
typedef uint8 SwitchDetectionResp1L1[8];

# define Rte_TypeDef_SwitchDetectionResp1L2
typedef uint8 SwitchDetectionResp1L2[8];

# define Rte_TypeDef_SwitchDetectionResp1L3
typedef uint8 SwitchDetectionResp1L3[8];

# define Rte_TypeDef_SwitchDetectionResp1L4
typedef uint8 SwitchDetectionResp1L4[8];

# define Rte_TypeDef_SwitchDetectionResp1L5
typedef uint8 SwitchDetectionResp1L5[8];

# define Rte_TypeDef_SwitchDetectionResp2L1
typedef uint8 SwitchDetectionResp2L1[8];

# define Rte_TypeDef_SwitchDetectionResp2L2
typedef uint8 SwitchDetectionResp2L2[8];

# define Rte_TypeDef_SwitchDetectionResp2L3
typedef uint8 SwitchDetectionResp2L3[8];

# define Rte_TypeDef_SwitchDetectionResp3L2
typedef uint8 SwitchDetectionResp3L2[8];

# define Rte_TypeDef_SwitchDetectionResp4L2
typedef uint8 SwitchDetectionResp4L2[8];

# define Rte_TypeDef_VDem42_MaxDataValueType
typedef uint8 VDem42_MaxDataValueType[2];

# define Rte_TypeDef_DtMemoryProtectionDataElementType
typedef struct
{
  uint8 Value;
  boolean InvalidAccess;
} DtMemoryProtectionDataElementType;

# define Rte_TypeDef_LIN_AlmClkCurAlarm_stat_sg
typedef struct
{
  LIN_AlmClkCurAlarm_stat_Stat LIN_AlmClkCurAlarm_stat_Stat;
  LIN_AlmClkCurAlarm_stat_SetHr LIN_AlmClkCurAlarm_stat_SetHr;
  LIN_AlmClkCurAlarm_stat_Type LIN_AlmClkCurAlarm_stat_Type;
  LIN_AlmClkCurAlarm_stat_SetMin LIN_AlmClkCurAlarm_stat_SetMin;
  LIN_AlmClkCurAlarm_stat_ID LIN_AlmClkCurAlarm_stat_ID;
} LIN_AlmClkCurAlarm_stat_sg;

# define Rte_TypeDef_LIN_AlmClkSetCurAlm_rqst_sg
typedef struct
{
  LIN_AlmClkSetCurAlm_rqst_SetMin LIN_AlmClkSetCurAlm_rqst_SetMin;
  LIN_AlmClkSetCurAlm_rqst_Type LIN_AlmClkSetCurAlm_rqst_Type;
  LIN_AlmClkSetCurAlm_rqst_ID LIN_AlmClkSetCurAlm_rqst_ID;
  LIN_AlmClkSetCurAlm_rqst_SetHr LIN_AlmClkSetCurAlm_rqst_SetHr;
  LIN_AlmClkSetCurAlm_rqst_Stat LIN_AlmClkSetCurAlm_rqst_Stat;
} LIN_AlmClkSetCurAlm_rqst_sg;

# define Rte_TypeDef_LIN_BunkH2PHTi_rqs_sg
typedef struct
{
  LIN_BunkH2PHTi_rqs_StartTimeHr LIN_BunkH2PHTi_rqs_StartTimeHr;
  LIN_BunkH2PHTi_rqs_Timer_cmd LIN_BunkH2PHTi_rqs_Timer_cmd;
  LIN_BunkH2PHTi_rqs_DurnTimeHr LIN_BunkH2PHTi_rqs_DurnTimeHr;
  LIN_BunkH2PHTi_rqs_StartTimeMin LIN_BunkH2PHTi_rqs_StartTimeMin;
  LIN_BunkH2PHTi_rqs_DurnTimeMin LIN_BunkH2PHTi_rqs_DurnTimeMin;
} LIN_BunkH2PHTi_rqs_sg;

# define Rte_TypeDef_LIN_IntLghtModeInd_cmd_sg
typedef struct
{
  LIN_IntLghtModeInd_cmd_EventFlag LIN_IntLghtModeInd_cmd_EventFlag;
  LIN_IntLghtModeInd_cmd_IL_Mode LIN_IntLghtModeInd_cmd_IL_Mode;
} LIN_IntLghtModeInd_cmd_sg;

# define Rte_TypeDef_tVAR
/* PRQA S 0750, 3629 L1 */ /* MD_MSR_18.4, MD_Rte_3629 */
typedef union
{
  uint8 new_input;
  uint8 old_input;
} tVAR;
/* PRQA L:L1 */

# define Rte_TypeDef_BswM_BswMRteMDG_LIN1Schedule
typedef uint8 BswM_BswMRteMDG_LIN1Schedule;

# define Rte_TypeDef_BswM_BswMRteMDG_LIN2Schedule
typedef uint8 BswM_BswMRteMDG_LIN2Schedule;

# define Rte_TypeDef_BswM_BswMRteMDG_LIN3Schedule
typedef uint8 BswM_BswMRteMDG_LIN3Schedule;

# define Rte_TypeDef_BswM_BswMRteMDG_LIN4Schedule
typedef uint8 BswM_BswMRteMDG_LIN4Schedule;

# define Rte_TypeDef_BswM_BswMRteMDG_LIN5Schedule
typedef uint8 BswM_BswMRteMDG_LIN5Schedule;

# define Rte_TypeDef_BswM_ESH_Mode
typedef uint8 BswM_ESH_Mode;

# define Rte_TypeDef_BswM_ESH_RunRequest
typedef uint8 BswM_ESH_RunRequest;

# define Rte_TypeDef_ComM_InhibitionStatusType
typedef uint8 ComM_InhibitionStatusType;

# define Rte_TypeDef_ComM_ModeType
typedef uint8 ComM_ModeType;

# define Rte_TypeDef_ComM_UserHandleType
typedef uint8 ComM_UserHandleType;

# define Rte_TypeDef_Dcm_CommunicationModeType
typedef uint8 Dcm_CommunicationModeType;

# define Rte_TypeDef_Dcm_ConfirmationStatusType
typedef uint8 Dcm_ConfirmationStatusType;

# define Rte_TypeDef_Dcm_DiagnosticSessionControlType
typedef uint8 Dcm_DiagnosticSessionControlType;

# define Rte_TypeDef_Dcm_EcuResetType
typedef uint8 Dcm_EcuResetType;

# define Rte_TypeDef_Dcm_NegativeResponseCodeType
typedef uint8 Dcm_NegativeResponseCodeType;

# define Rte_TypeDef_Dcm_OpStatusType
typedef uint8 Dcm_OpStatusType;

# define Rte_TypeDef_Dcm_ProtocolType
typedef uint8 Dcm_ProtocolType;

# define Rte_TypeDef_Dcm_RequestKindType
typedef uint8 Dcm_RequestKindType;

# define Rte_TypeDef_Dcm_SesCtrlType
typedef uint8 Dcm_SesCtrlType;

# define Rte_TypeDef_Dem_DTCFormatType
typedef uint8 Dem_DTCFormatType;

# define Rte_TypeDef_Dem_DTCGroupType
typedef uint32 Dem_DTCGroupType;

# define Rte_TypeDef_Dem_DTCKindType
typedef uint8 Dem_DTCKindType;

# define Rte_TypeDef_Dem_DTCOriginType
typedef uint16 Dem_DTCOriginType;

# define Rte_TypeDef_Dem_DTCSeverityType
typedef uint8 Dem_DTCSeverityType;

# define Rte_TypeDef_Dem_DTCStatusMaskType
typedef uint8 Dem_DTCStatusMaskType;

# define Rte_TypeDef_Dem_DTRControlType
typedef uint8 Dem_DTRControlType;

# define Rte_TypeDef_Dem_DebounceResetStatusType
typedef uint8 Dem_DebounceResetStatusType;

# define Rte_TypeDef_Dem_DebouncingStateType
typedef uint8 Dem_DebouncingStateType;

# define Rte_TypeDef_Dem_EventIdType
typedef uint16 Dem_EventIdType;

# define Rte_TypeDef_Dem_EventStatusType
typedef uint8 Dem_EventStatusType;

# define Rte_TypeDef_Dem_IndicatorStatusType
typedef uint8 Dem_IndicatorStatusType;

# define Rte_TypeDef_Dem_InitMonitorReasonType
typedef uint8 Dem_InitMonitorReasonType;

# define Rte_TypeDef_Dem_IumprDenomCondIdType
typedef uint8 Dem_IumprDenomCondIdType;

# define Rte_TypeDef_Dem_IumprDenomCondStatusType
typedef uint8 Dem_IumprDenomCondStatusType;

# define Rte_TypeDef_Dem_IumprReadinessGroupType
typedef uint8 Dem_IumprReadinessGroupType;

# define Rte_TypeDef_Dem_MonitorStatusType
typedef uint8 Dem_MonitorStatusType;

# define Rte_TypeDef_Dem_OperationCycleIdType
typedef uint8 Dem_OperationCycleIdType;

# define Rte_TypeDef_Dem_OperationCycleStateType
typedef uint8 Dem_OperationCycleStateType;

# define Rte_TypeDef_Dem_RatioIdType
typedef uint16 Dem_RatioIdType;

# define Rte_TypeDef_Dem_UdsStatusByteType
typedef uint8 Dem_UdsStatusByteType;

# define Rte_TypeDef_EcuM_BootTargetType
typedef uint8 EcuM_BootTargetType;

# define Rte_TypeDef_EcuM_ModeType
typedef uint8 EcuM_ModeType;

# define Rte_TypeDef_EcuM_ShutdownCauseType
typedef uint8 EcuM_ShutdownCauseType;

# define Rte_TypeDef_EcuM_SleepModeType
typedef uint8 EcuM_SleepModeType;

# define Rte_TypeDef_EcuM_StateType
typedef uint8 EcuM_StateType;

# define Rte_TypeDef_EcuM_TimeType
typedef uint32 EcuM_TimeType;

# define Rte_TypeDef_EcuM_UserType
typedef uint8 EcuM_UserType;

# define Rte_TypeDef_EnumActiveComponentType
typedef uint8 EnumActiveComponentType;

# define Rte_TypeDef_EnumNM_ApplStateType
typedef uint8 EnumNM_ApplStateType;

# define Rte_TypeDef_IOHWAB_BOOL
typedef boolean IOHWAB_BOOL;

# define Rte_TypeDef_IOHWAB_SINT8
typedef sint8 IOHWAB_SINT8;

# define Rte_TypeDef_IOHWAB_UINT16
typedef uint16 IOHWAB_UINT16;

# define Rte_TypeDef_IOHWAB_UINT8
typedef uint8 IOHWAB_UINT8;

# define Rte_TypeDef_Issm_IssHandleType
typedef uint8 Issm_IssHandleType;

# define Rte_TypeDef_Issm_IssStateType
typedef uint8 Issm_IssStateType;

# define Rte_TypeDef_Issm_UserHandleType
typedef uint8 Issm_UserHandleType;

# define Rte_TypeDef_J1939Rm_AckCode
typedef uint8 J1939Rm_AckCode;

# define Rte_TypeDef_J1939Rm_ExtIdType
typedef uint8 J1939Rm_ExtIdType;

# define Rte_TypeDef_TimeInMicrosecondsType
typedef uint32 TimeInMicrosecondsType;

# define Rte_TypeDef_VDem42_DTCFormatType
typedef uint8 VDem42_DTCFormatType;

# define Rte_TypeDef_VDem42_DTCOriginType
typedef uint8 VDem42_DTCOriginType;

# define Rte_TypeDef_VDem42_DebouncingStateType
typedef uint8 VDem42_DebouncingStateType;

# define Rte_TypeDef_VDem42_EventIdType
typedef uint16 VDem42_EventIdType;

# define Rte_TypeDef_VDem42_UdsStatusByteType
typedef uint8 VDem42_UdsStatusByteType;

# define Rte_TypeDef_VGTT_EcuPinDiagStatus
typedef IOHWAB_UINT8 VGTT_EcuPinDiagStatus;

# define Rte_TypeDef_VGTT_EcuPinVoltage_0V2
typedef IOHWAB_UINT8 VGTT_EcuPinVoltage_0V2;

# define Rte_TypeDef_VGTT_ScimAdiPinsState
typedef IOHWAB_UINT16 VGTT_ScimAdiPinsState;

# define Rte_TypeDef_J1939Rm_ExtIdInfoType
typedef struct
{
  J1939Rm_ExtIdType ExtIdType;
  uint8 ExtId1;
  uint8 ExtId2;
  uint8 ExtId3;
} J1939Rm_ExtIdInfoType;


# ifndef RTE_SUPPRESS_UNUSED_DATATYPES
/**********************************************************************************************************************
 * Unused Data type definitions
 *********************************************************************************************************************/

#  define Rte_TypeDef_Debug_PVT_Fob_RF_RollingCounter
typedef uint32 Debug_PVT_Fob_RF_RollingCounter;

#  define Rte_TypeDef_Debug_PVT_Fob_RF_RollingCounter_1
typedef uint32 Debug_PVT_Fob_RF_RollingCounter_1;

#  define Rte_TypeDef_Debug_PVT_Fob_Volt_Low
typedef boolean Debug_PVT_Fob_Volt_Low;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP1
typedef sint16 Debug_PVT_PEPS_A_AntP1;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP1_Ctrl
typedef sint16 Debug_PVT_PEPS_A_AntP1_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP2
typedef sint16 Debug_PVT_PEPS_A_AntP2;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP2_Ctrl
typedef sint16 Debug_PVT_PEPS_A_AntP2_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP3
typedef sint16 Debug_PVT_PEPS_A_AntP3;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP3_Ctrl
typedef sint16 Debug_PVT_PEPS_A_AntP3_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP4
typedef sint16 Debug_PVT_PEPS_A_AntP4;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntP4_Ctrl
typedef sint16 Debug_PVT_PEPS_A_AntP4_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntPi
typedef sint16 Debug_PVT_PEPS_A_AntPi;

#  define Rte_TypeDef_Debug_PVT_PEPS_A_AntPi_Ctrl
typedef sint16 Debug_PVT_PEPS_A_AntPi_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_AverRSSI1
typedef uint8 Debug_PVT_PEPS_AverRSSI1;

#  define Rte_TypeDef_Debug_PVT_PEPS_AverRSSI2
typedef uint8 Debug_PVT_PEPS_AverRSSI2;

#  define Rte_TypeDef_Debug_PVT_PEPS_Avercut
typedef uint8 Debug_PVT_PEPS_Avercut;

#  define Rte_TypeDef_Debug_PVT_PEPS_Avercut_Ctrl
typedef uint8 Debug_PVT_PEPS_Avercut_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_CTPoint_X1
typedef sint16 Debug_PVT_PEPS_CTPoint_X1;

#  define Rte_TypeDef_Debug_PVT_PEPS_CTPoint_X2
typedef sint16 Debug_PVT_PEPS_CTPoint_X2;

#  define Rte_TypeDef_Debug_PVT_PEPS_CTPoint_Y1
typedef sint16 Debug_PVT_PEPS_CTPoint_Y1;

#  define Rte_TypeDef_Debug_PVT_PEPS_CTPoint_Y2
typedef sint16 Debug_PVT_PEPS_CTPoint_Y2;

#  define Rte_TypeDef_Debug_PVT_PEPS_Cali_Cir
typedef sint16 Debug_PVT_PEPS_Cali_Cir;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntP1ToFob
typedef uint16 Debug_PVT_PEPS_D_AntP1ToFob;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntP1toP2_Cir
typedef uint8 Debug_PVT_PEPS_D_AntP1toP2_Cir;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntP1toP2_X
typedef sint16 Debug_PVT_PEPS_D_AntP1toP2_X;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntP1toP2_Y
typedef sint16 Debug_PVT_PEPS_D_AntP1toP2_Y;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntP2ToFob
typedef sint16 Debug_PVT_PEPS_D_AntP2ToFob;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntP3ToFob
typedef uint16 Debug_PVT_PEPS_D_AntP3ToFob;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntP4ToFob
typedef uint16 Debug_PVT_PEPS_D_AntP4ToFob;

#  define Rte_TypeDef_Debug_PVT_PEPS_D_AntPiToFob
typedef uint16 Debug_PVT_PEPS_D_AntPiToFob;

#  define Rte_TypeDef_Debug_PVT_PEPS_DecRSSI
typedef uint16 Debug_PVT_PEPS_DecRSSI;

#  define Rte_TypeDef_Debug_PVT_PEPS_GainPi_Ctrl
typedef uint8 Debug_PVT_PEPS_GainPi_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_GainPi_stat
typedef uint8 Debug_PVT_PEPS_GainPi_stat;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP1
typedef sint16 Debug_PVT_PEPS_K_AntP1;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP1_Ctrl
typedef sint16 Debug_PVT_PEPS_K_AntP1_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP2
typedef sint16 Debug_PVT_PEPS_K_AntP2;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP2_Ctrl
typedef sint16 Debug_PVT_PEPS_K_AntP2_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP3
typedef sint16 Debug_PVT_PEPS_K_AntP3;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP3_Ctrl
typedef sint16 Debug_PVT_PEPS_K_AntP3_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP4
typedef sint16 Debug_PVT_PEPS_K_AntP4;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntP4_Ctrl
typedef sint16 Debug_PVT_PEPS_K_AntP4_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntPi
typedef sint16 Debug_PVT_PEPS_K_AntPi;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_AntPi_Ctrl
typedef sint16 Debug_PVT_PEPS_K_AntPi_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_K_Cir
typedef sint16 Debug_PVT_PEPS_K_Cir;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP1
typedef uint16 Debug_PVT_PEPS_LimitRSSIP1;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP1_Ctrl
typedef uint16 Debug_PVT_PEPS_LimitRSSIP1_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP2
typedef uint16 Debug_PVT_PEPS_LimitRSSIP2;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP2_Ctrl
typedef uint16 Debug_PVT_PEPS_LimitRSSIP2_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP3
typedef uint16 Debug_PVT_PEPS_LimitRSSIP3;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP3_Ctrl
typedef uint16 Debug_PVT_PEPS_LimitRSSIP3_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP4
typedef uint16 Debug_PVT_PEPS_LimitRSSIP4;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIP4_Ctrl
typedef uint16 Debug_PVT_PEPS_LimitRSSIP4_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_LimitRSSIPi
typedef uint16 Debug_PVT_PEPS_LimitRSSIPi;

#  define Rte_TypeDef_Debug_PVT_PEPS_LmitRSSIPi_Ctrl
typedef uint16 Debug_PVT_PEPS_LmitRSSIPi_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_P2_RSSIcut
typedef uint16 Debug_PVT_PEPS_P2_RSSIcut;

#  define Rte_TypeDef_Debug_PVT_PEPS_P2_RSSIcut_Ctrl
typedef uint16 Debug_PVT_PEPS_P2_RSSIcut_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_P3_RSSIcut
typedef uint16 Debug_PVT_PEPS_P3_RSSIcut;

#  define Rte_TypeDef_Debug_PVT_PEPS_P3_RSSIcut_Ctrl
typedef uint16 Debug_PVT_PEPS_P3_RSSIcut_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_Pi_MaxRSSI
typedef uint16 Debug_PVT_PEPS_Pi_MaxRSSI;

#  define Rte_TypeDef_Debug_PVT_PEPS_Pi_RSSIcut
typedef uint16 Debug_PVT_PEPS_Pi_RSSIcut;

#  define Rte_TypeDef_Debug_PVT_PEPS_Pi_RSSIcut_Ctrl
typedef uint16 Debug_PVT_PEPS_Pi_RSSIcut_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_VSquare_Ctrl
typedef uint16 Debug_PVT_PEPS_VSquare_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_VWidth_Ctrl
typedef uint8 Debug_PVT_PEPS_VWidth_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_Vlength
typedef uint8 Debug_PVT_PEPS_Vlength;

#  define Rte_TypeDef_Debug_PVT_PEPS_Vlength_Ctrl
typedef uint8 Debug_PVT_PEPS_Vlength_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_Vsquare
typedef uint16 Debug_PVT_PEPS_Vsquare;

#  define Rte_TypeDef_Debug_PVT_PEPS_Vwidth
typedef uint8 Debug_PVT_PEPS_Vwidth;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_12VDCDC
typedef boolean Debug_PVT_SCIM_Ctrl_12VDCDC;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_12VLiving
typedef boolean Debug_PVT_SCIM_Ctrl_12VLiving;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_12VParked
typedef boolean Debug_PVT_SCIM_Ctrl_12VParked;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS1
typedef boolean Debug_PVT_SCIM_Ctrl_BHS1;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS2
typedef boolean Debug_PVT_SCIM_Ctrl_BHS2;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS3
typedef boolean Debug_PVT_SCIM_Ctrl_BHS3;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_BHS4
typedef boolean Debug_PVT_SCIM_Ctrl_BHS4;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_DaiPullUp
typedef boolean Debug_PVT_SCIM_Ctrl_DaiPullUp;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_LivingPullUp
typedef boolean Debug_PVT_SCIM_Ctrl_LivingPullUp;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_ParkedPullUp
typedef boolean Debug_PVT_SCIM_Ctrl_ParkedPullUp;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS1
typedef boolean Debug_PVT_SCIM_Ctrl_WHS1;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS1_Duty
typedef uint8 Debug_PVT_SCIM_Ctrl_WHS1_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS1_Freq
typedef uint16 Debug_PVT_SCIM_Ctrl_WHS1_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS2
typedef boolean Debug_PVT_SCIM_Ctrl_WHS2;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS2_Duty
typedef uint8 Debug_PVT_SCIM_Ctrl_WHS2_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WHS2_Freq
typedef uint16 Debug_PVT_SCIM_Ctrl_WHS2_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS1
typedef boolean Debug_PVT_SCIM_Ctrl_WLS1;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS1_Duty
typedef uint8 Debug_PVT_SCIM_Ctrl_WLS1_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS1_Freq
typedef uint16 Debug_PVT_SCIM_Ctrl_WLS1_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS2
typedef boolean Debug_PVT_SCIM_Ctrl_WLS2;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS2Duty
typedef uint8 Debug_PVT_SCIM_Ctrl_WLS2Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS2Freq
typedef uint16 Debug_PVT_SCIM_Ctrl_WLS2Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS3
typedef boolean Debug_PVT_SCIM_Ctrl_WLS3;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS3Duty
typedef uint8 Debug_PVT_SCIM_Ctrl_WLS3Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_Ctrl_WLS3Freq
typedef uint16 Debug_PVT_SCIM_Ctrl_WLS3Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VDCDCVolt_1
typedef uint8 Debug_PVT_SCIM_RD_12VDCDCVolt_1;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VLivingVolt
typedef uint8 Debug_PVT_SCIM_RD_12VLivingVolt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VParkedVolt
typedef uint8 Debug_PVT_SCIM_RD_12VParkedVolt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI01
typedef uint16 Debug_PVT_SCIM_RD_ADI01;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI02
typedef uint16 Debug_PVT_SCIM_RD_ADI02;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI03
typedef uint16 Debug_PVT_SCIM_RD_ADI03;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI04
typedef uint16 Debug_PVT_SCIM_RD_ADI04;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI05
typedef uint16 Debug_PVT_SCIM_RD_ADI05;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI06
typedef uint16 Debug_PVT_SCIM_RD_ADI06;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI07
typedef uint16 Debug_PVT_SCIM_RD_ADI07;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI08
typedef uint16 Debug_PVT_SCIM_RD_ADI08;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI09
typedef uint16 Debug_PVT_SCIM_RD_ADI09;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI10
typedef uint16 Debug_PVT_SCIM_RD_ADI10;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI11
typedef uint16 Debug_PVT_SCIM_RD_ADI11;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI12
typedef uint16 Debug_PVT_SCIM_RD_ADI12;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI13
typedef uint16 Debug_PVT_SCIM_RD_ADI13;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI14
typedef uint16 Debug_PVT_SCIM_RD_ADI14;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI15
typedef uint16 Debug_PVT_SCIM_RD_ADI15;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_ADI16
typedef uint16 Debug_PVT_SCIM_RD_ADI16;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS1_Volt
typedef uint16 Debug_PVT_SCIM_RD_BHS1_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS2_Volt
typedef uint16 Debug_PVT_SCIM_RD_BHS2_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS3_Volt
typedef uint16 Debug_PVT_SCIM_RD_BHS3_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS4_Volt
typedef uint16 Debug_PVT_SCIM_RD_BHS4_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_DAI1
typedef uint8 Debug_PVT_SCIM_RD_DAI1;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_DAI2
typedef uint8 Debug_PVT_SCIM_RD_DAI2;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_VBAT
typedef uint16 Debug_PVT_SCIM_RD_VBAT;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Duty
typedef uint8 Debug_PVT_SCIM_RD_WHS1_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Freq
typedef uint16 Debug_PVT_SCIM_RD_WHS1_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Volt
typedef uint16 Debug_PVT_SCIM_RD_WHS1_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Duty
typedef uint8 Debug_PVT_SCIM_RD_WHS2_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Freq
typedef uint16 Debug_PVT_SCIM_RD_WHS2_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Volt
typedef uint16 Debug_PVT_SCIM_RD_WHS2_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Duty
typedef uint8 Debug_PVT_SCIM_RD_WLS1_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Freq
typedef uint16 Debug_PVT_SCIM_RD_WLS1_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Volt
typedef uint16 Debug_PVT_SCIM_RD_WLS1_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Duty
typedef uint8 Debug_PVT_SCIM_RD_WLS2_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Freq
typedef uint16 Debug_PVT_SCIM_RD_WLS2_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Volt
typedef uint16 Debug_PVT_SCIM_RD_WLS2_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Duty
typedef uint8 Debug_PVT_SCIM_RD_WLS3_Duty;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Freq
typedef uint16 Debug_PVT_SCIM_RD_WLS3_Freq;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Volt
typedef uint16 Debug_PVT_SCIM_RD_WLS3_Volt;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_BAT
typedef uint8 Debug_PVT_SCIM_RF_BAT;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_BtnPressIndex
typedef uint8 Debug_PVT_SCIM_RF_BtnPressIndex;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_Button1_ID
typedef uint8 Debug_PVT_SCIM_RF_Button1_ID;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_Button1_Time
typedef uint8 Debug_PVT_SCIM_RF_Button1_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_Button2_ID
typedef uint8 Debug_PVT_SCIM_RF_Button2_ID;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_Button2_Time
typedef uint8 Debug_PVT_SCIM_RF_Button2_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_KeyfobSerialNb
typedef uint32 Debug_PVT_SCIM_RF_KeyfobSerialNb;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_KeyfobSerialNb_1
typedef uint32 Debug_PVT_SCIM_RF_KeyfobSerialNb_1;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_RollingCounter
typedef uint32 Debug_PVT_SCIM_RF_RollingCounter;

#  define Rte_TypeDef_Debug_PVT_SCIM_RF_RollingCounter_1
typedef uint32 Debug_PVT_SCIM_RF_RollingCounter_1;

#  define Rte_TypeDef_Debug_PVT_SCIM_TSincePwrOn_Long
typedef uint16 Debug_PVT_SCIM_TSincePwrOn_Long;

#  define Rte_TypeDef_Debug_PVT_SCIM_TSincePwrOn_Short
typedef uint8 Debug_PVT_SCIM_TSincePwrOn_Short;

#  define Rte_TypeDef_Debug_PVT_SCIM_TSinceWkUp_Short
typedef uint8 Debug_PVT_SCIM_TSinceWkUp_Short;

#  define Rte_TypeDef_Debug_PVT_SCIM_Task1_Time
typedef uint8 Debug_PVT_SCIM_Task1_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_Task2_Time
typedef uint8 Debug_PVT_SCIM_Task2_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_Task3_Time
typedef uint8 Debug_PVT_SCIM_Task3_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_Task4_Time
typedef uint8 Debug_PVT_SCIM_Task4_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_Task5_Time
typedef uint8 Debug_PVT_SCIM_Task5_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_Task6_Time
typedef uint8 Debug_PVT_SCIM_Task6_Time;

#  define Rte_TypeDef_Debug_PVT_SCIM_Task7_Time
typedef uint8 Debug_PVT_SCIM_Task7_Time;

#  define Rte_TypeDef_FSP1IndicationCmdL1
typedef uint16 FSP1IndicationCmdL1;

#  define Rte_TypeDef_FSP1SwitchStatusL1
typedef uint8 FSP1SwitchStatusL1;

#  define Rte_TypeDef_Rte_DT_VGTT_ScimAdiPinsState_0
typedef uint8 Rte_DT_VGTT_ScimAdiPinsState_0;

#  define Rte_TypeDef_dtRef_VOID
typedef void * dtRef_VOID;

#  define Rte_TypeDef_dtRef_const_VOID
typedef const void * dtRef_const_VOID;

#  define Rte_TypeDef_Debug_PVT_Fob_1BTN_ID
typedef uint8 Debug_PVT_Fob_1BTN_ID;

#  define Rte_TypeDef_Debug_PVT_Fob_2BTN_ID
typedef uint8 Debug_PVT_Fob_2BTN_ID;

#  define Rte_TypeDef_Debug_PVT_Fob_Found
typedef uint8 Debug_PVT_Fob_Found;

#  define Rte_TypeDef_Debug_PVT_Fob_ID
typedef uint8 Debug_PVT_Fob_ID;

#  define Rte_TypeDef_Debug_PVT_Fob_ID_1
typedef uint8 Debug_PVT_Fob_ID_1;

#  define Rte_TypeDef_Debug_PVT_Fob_Select
typedef uint8 Debug_PVT_Fob_Select;

#  define Rte_TypeDef_Debug_PVT_Fob_Select_1
typedef uint8 Debug_PVT_Fob_Select_1;

#  define Rte_TypeDef_Debug_PVT_PEPS_Fob_location
typedef uint8 Debug_PVT_PEPS_Fob_location;

#  define Rte_TypeDef_Debug_PVT_PEPS_TestPeriod_Ctrl
typedef uint8 Debug_PVT_PEPS_TestPeriod_Ctrl;

#  define Rte_TypeDef_Debug_PVT_PEPS_TestPeriod_stat
typedef uint8 Debug_PVT_PEPS_TestPeriod_stat;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VDCDCFault_1
typedef uint8 Debug_PVT_SCIM_RD_12VDCDCFault_1;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VLivingFault
typedef uint8 Debug_PVT_SCIM_RD_12VLivingFault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VLivingFault_1
typedef uint8 Debug_PVT_SCIM_RD_12VLivingFault_1;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VParkedFault
typedef uint8 Debug_PVT_SCIM_RD_12VParkedFault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_12VParkedFault_1
typedef uint8 Debug_PVT_SCIM_RD_12VParkedFault_1;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS1_Fault
typedef uint8 Debug_PVT_SCIM_RD_BHS1_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS2_Fault
typedef uint8 Debug_PVT_SCIM_RD_BHS2_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS3_Fault
typedef uint8 Debug_PVT_SCIM_RD_BHS3_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_BHS4_Fault
typedef uint8 Debug_PVT_SCIM_RD_BHS4_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_VBAT_Fault
typedef uint8 Debug_PVT_SCIM_RD_VBAT_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS1_Fault
typedef uint8 Debug_PVT_SCIM_RD_WHS1_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WHS2_Fault
typedef uint8 Debug_PVT_SCIM_RD_WHS2_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS1_Fault
typedef uint8 Debug_PVT_SCIM_RD_WLS1_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS2_Fault
typedef uint8 Debug_PVT_SCIM_RD_WLS2_Fault;

#  define Rte_TypeDef_Debug_PVT_SCIM_RD_WLS3_Fault
typedef uint8 Debug_PVT_SCIM_RD_WLS3_Fault;

#  define Rte_TypeDef_ArrayDataType
typedef uint8 ArrayDataType[1];

#  define Rte_TypeDef_NvM_BlockIdType
typedef uint16 NvM_BlockIdType;

#  define Rte_TypeDef_NvM_RequestResultType
typedef uint8 NvM_RequestResultType;

#  define Rte_TypeDef_NvM_ServiceIdType
typedef uint8 NvM_ServiceIdType;

# endif


/**********************************************************************************************************************
 * Per-Instance Memory User Types
 *********************************************************************************************************************/


/**********************************************************************************************************************
 * Constant value definitions
 *********************************************************************************************************************/

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(ArrayByteSize16, RTE_CONST) Rte_C_ArrayByteSize16_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(ArrayByteSize3, RTE_CONST) Rte_C_ArrayByteSize3_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(ArrayByteSize8, RTE_CONST) Rte_C_ArrayByteSize8_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp1L1, RTE_CONST) Rte_C_SwitchDetectionResp1L1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp1L2, RTE_CONST) Rte_C_SwitchDetectionResp1L2_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp1L3, RTE_CONST) Rte_C_SwitchDetectionResp1L3_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp1L4, RTE_CONST) Rte_C_SwitchDetectionResp1L4_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp1L5, RTE_CONST) Rte_C_SwitchDetectionResp1L5_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp2L1, RTE_CONST) Rte_C_SwitchDetectionResp2L1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp2L2, RTE_CONST) Rte_C_SwitchDetectionResp2L2_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp2L3, RTE_CONST) Rte_C_SwitchDetectionResp2L3_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp3L2, RTE_CONST) Rte_C_SwitchDetectionResp3L2_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(SwitchDetectionResp4L2, RTE_CONST) Rte_C_SwitchDetectionResp4L2_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(DtMemoryProtectionDataElementType, RTE_CONST) Rte_C_DtMemoryProtectionDataElementType_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(LIN_AlmClkCurAlarm_stat_sg, RTE_CONST) Rte_C_LIN_AlmClkCurAlarm_stat_sg_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(LIN_AlmClkSetCurAlm_rqst_sg, RTE_CONST) Rte_C_LIN_AlmClkSetCurAlm_rqst_sg_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(LIN_BunkH2PHTi_rqs_sg, RTE_CONST) Rte_C_LIN_BunkH2PHTi_rqs_sg_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(LIN_IntLghtModeInd_cmd_sg, RTE_CONST) Rte_C_LIN_IntLghtModeInd_cmd_sg_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(tVAR, RTE_CONST) Rte_C_tVAR_0; /* PRQA S 0850, 0759 */ /* MD_MSR_19.8, MD_MSR_18.4 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */
# include "Rte_DataHandleType.h"

# ifdef RTE_MICROSAR_PIM_EXPORT


/**********************************************************************************************************************
 * Rte_Pim (Per-Instance Memory)
 *********************************************************************************************************************/

#  define RTE_START_SEC_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint32, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_NM_ActiveComMUsers; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_COM_RxSigValue0; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_COM_TxSigValue1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(EnumActiveComponentType, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_ActiveComponent; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_COM_RxSigValue1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_COM_TxSigValue0; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_DIAG_LastRxData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_NM_ActiveChannelHasFullComRequest; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_NM_ActiveComMChannel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(EnumNM_ApplStateType, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_NM_ApplState; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_NM_BusSleepModeTimer; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_TxCtrlSigValue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_TxDataSigValue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplication_Uptime; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP) Rte_StartApplicationMemoryAccessState_PimMemoryAccessState; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_DEFAULT_RTE_OsApplication_Untrusted_Core0_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


# endif

/**********************************************************************************************************************
 *  LOCAL DATA TYPES AND STRUCTURES
 *********************************************************************************************************************/

typedef unsigned int Rte_BitType;
/**********************************************************************************************************************
 * type and extern declarations of RTE internal variables
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Rte Init State Variable
 *********************************************************************************************************************/

# define RTE_STATE_UNINIT    (0U)
# define RTE_STATE_SCHM_INIT (1U)
# define RTE_STATE_INIT      (2U)

# define RTE_START_SEC_VAR_ZERO_INIT_8BIT
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern volatile VAR(uint8, RTE_VAR_ZERO_INIT) Rte_InitState; /* PRQA S 0850, 3408 */ /* MD_MSR_19.8, MD_Rte_3408 */

# define RTE_STOP_SEC_VAR_ZERO_INIT_8BIT
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_CORE

/**********************************************************************************************************************
 * Buffers for unqueued S/R
 *********************************************************************************************************************/

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Debug_PVT_SCIM_Ctrl_DaiPullUp_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_DAIPullUp_oDebugCtrl1_SCIM_BB2_oBackbone2_2731869d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_LivingPullUp_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_LivingPullUp_oDebugCtrl1_SCIM_BB2_oBackbone2_666b21d3_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_ParkedPullUp_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_ParkedPullUp_oDebugCtrl1_SCIM_BB2_oBackbone2_bf982706_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_12VDCDC_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_12VDCDC_oDebugCtrl1_SCIM_BB2_oBackbone2_052e0dec_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_12VLiving_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_12VLiving_oDebugCtrl1_SCIM_BB2_oBackbone2_1cf3479b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_12VParked_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_12VParked_oDebugCtrl1_SCIM_BB2_oBackbone2_2cd9a2ad_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_BHS1_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_BHS1_oDebugCtrl1_SCIM_BB2_oBackbone2_e91d1062_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_BHS2_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_BHS2_oDebugCtrl1_SCIM_BB2_oBackbone2_b20aa177_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_BHS3_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_BHS3_oDebugCtrl1_SCIM_BB2_oBackbone2_84f83184_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_BHS4_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_BHS4_oDebugCtrl1_SCIM_BB2_oBackbone2_0425c35d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WHS1_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WHS1_oDebugCtrl1_SCIM_BB2_oBackbone2_a57cfe3c_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WHS1_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WHS1_Duty_oDebugCtrl1_SCIM_BB2_oBackbone2_aec1e12e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WHS1_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WHS1_Freq_oDebugCtrl1_SCIM_BB2_oBackbone2_31c9eab2_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WHS2_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WHS2_oDebugCtrl1_SCIM_BB2_oBackbone2_fe6b4f29_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WHS2_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WHS2_Duty_oDebugCtrl1_SCIM_BB2_oBackbone2_e329e149_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WHS2_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WHS2_Freq_oDebugCtrl1_SCIM_BB2_oBackbone2_7c21ead5_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS1_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS1_oDebugCtrl2_SCIM_BB2_oBackbone2_56f82f7d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS1_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS1_Duty_oDebugCtrl2_SCIM_BB2_oBackbone2_055e2012_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS1_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS1_Freq_oDebugCtrl2_SCIM_BB2_oBackbone2_9a562b8e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS2_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS2_oDebugCtrl2_SCIM_BB2_oBackbone2_0def9e68_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS2Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS2Duty_oDebugCtrl2_SCIM_BB2_oBackbone2_1529858b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS2Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS2Freq_oDebugCtrl2_SCIM_BB2_oBackbone2_8a218e17_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS3_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS3_oDebugCtrl2_SCIM_BB2_oBackbone2_3b1d0e9b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS3Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS3Duty_oDebugCtrl2_SCIM_BB2_oBackbone2_95d99294_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_Ctrl_WLS3Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_Ctrl_WLS3Freq_oDebugCtrl2_SCIM_BB2_oBackbone2_0ad19908_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_StartApplication_PpTrustedData_DeValue; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntP1_X_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntP1_X_Ctrl_oDebugCtrl9_SCIM_BB2_oBackbone2_fb66dba7_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntP1_Y_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntP1_Y_Ctrl_oDebugCtrl9_SCIM_BB2_oBackbone2_76ee2645_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntPi_X_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntPi_X_Ctrl_oDebugCtrl9_SCIM_BB2_oBackbone2_108c5adc_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntPi_Y_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntPi_Y_Ctrl_oDebugCtrl9_SCIM_BB2_oBackbone2_9d04a73e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_Logic_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_Logic_Ctrl_oDebugCtrl3_SCIM_BB2_oBackbone2_f1a79db4_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_Ant_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_Ant_Ctrl_oDebugCtrl3_SCIM_BB2_oBackbone2_f212143a_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP1_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP1_Ctrl_oDebugCtrl3_SCIM_BB2_oBackbone2_7b701f8e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP2_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP2_Ctrl_oDebugCtrl3_SCIM_BB2_oBackbone2_36981fe9_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP3_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP3_Ctrl_oDebugCtrl3_SCIM_BB2_oBackbone2_bb10e20b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP4_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP4_Ctrl_oDebugCtrl3_SCIM_BB2_oBackbone2_ad481f27_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_VDSI_Ctrl, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_VDSI_Ctrl_oDebugCtrl3_SCIM_BB2_oBackbone2_e74c4cec_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoCCFW, RTE_VAR_INIT) Rte_DiagInfoCCFW_oCCFWtoCIOM_L4_oLIN03_69083ad8_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoDLFW, RTE_VAR_INIT) Rte_DiagInfoDLFW_oDLFWtoCIOM_L4_oLIN03_f14b1ebc_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoELCP1, RTE_VAR_INIT) Rte_DiagInfoELCP1_oELCP1toCIOM_L4_oLIN03_e88000c8_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoELCP2, RTE_VAR_INIT) Rte_DiagInfoELCP2_oELCP2toCIOM_L4_oLIN03_e304f264_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoILCP1, RTE_VAR_INIT) Rte_DiagInfoILCP1_oILCP1toCIOM_L1_oLIN00_051a4e47_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoILCP2, RTE_VAR_INIT) Rte_DiagInfoILCP2_oILCP2toCIOM_L4_oLIN03_df77e335_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoLECM2, RTE_VAR_INIT) Rte_DiagInfoLECM2_oLECM2toCIOM_FR1_L1_oLIN00_427132ed_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoLECMBasic, RTE_VAR_INIT) Rte_DiagInfoLECMBasic_oLECMBasic2CIOM_L1_oLIN00_209584a0_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoRCECS, RTE_VAR_INIT) Rte_DiagInfoRCECS_oRCECStoCIOM_L5_oLIN04_46e60a03_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DiagInfoTCP, RTE_VAR_INIT) Rte_DiagInfoTCP_oTCPtoMaster_oLIN02_23eac2a6_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1DiagInfoL1, RTE_VAR_INIT) Rte_FSP1DiagInfoL1_oFSP1_Frame_L1_oLIN00_f04712d6_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1DiagInfoL2, RTE_VAR_INIT) Rte_FSP1DiagInfoL2_oFSP1_Frame_L2_oLIN01_7f2a1c9e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1DiagInfoL3, RTE_VAR_INIT) Rte_FSP1DiagInfoL3_oFSP1_Frame_L3_oLIN02_b1faa76e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1DiagInfoL4, RTE_VAR_INIT) Rte_FSP1DiagInfoL4_oFSP1_Frame_L4_oLIN03_ba81064f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1DiagInfoL5, RTE_VAR_INIT) Rte_FSP1DiagInfoL5_oFSP1_Frame_L5_oLIN04_733c79a6_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1ResponseErrorL1, RTE_VAR_INIT) Rte_FSP1ResponseErrorL1_oFSP1_Frame_L1_oLIN00_b9e1fc6c_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1ResponseErrorL2, RTE_VAR_INIT) Rte_FSP1ResponseErrorL2_oFSP1_Frame_L2_oLIN01_368cf224_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1ResponseErrorL3, RTE_VAR_INIT) Rte_FSP1ResponseErrorL3_oFSP1_Frame_L3_oLIN02_f85c49d4_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1ResponseErrorL4, RTE_VAR_INIT) Rte_FSP1ResponseErrorL4_oFSP1_Frame_L4_oLIN03_f327e8f5_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1ResponseErrorL5, RTE_VAR_INIT) Rte_FSP1ResponseErrorL5_oFSP1_Frame_L5_oLIN04_3a9a971c_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1SwitchStatusL2, RTE_VAR_INIT) Rte_FSP1SwitchStatusL2_oFSP1_Frame_L2_oLIN01_68e68ffa_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1SwitchStatusL3, RTE_VAR_INIT) Rte_FSP1SwitchStatusL3_oFSP1_Frame_L3_oLIN02_a636340a_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1SwitchStatusL4, RTE_VAR_INIT) Rte_FSP1SwitchStatusL4_oFSP1_Frame_L4_oLIN03_ad4d952b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1SwitchStatusL5, RTE_VAR_INIT) Rte_FSP1SwitchStatusL5_oFSP1_Frame_L5_oLIN04_64f0eac2_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2DiagInfoL1, RTE_VAR_INIT) Rte_FSP2DiagInfoL1_oFSP2_Frame_L1_oLIN00_f8caf847_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2DiagInfoL2, RTE_VAR_INIT) Rte_FSP2DiagInfoL2_oFSP2_Frame_L2_oLIN01_77a7f60f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2DiagInfoL3, RTE_VAR_INIT) Rte_FSP2DiagInfoL3_oFSP2_Frame_L3_oLIN02_b9774dff_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2ResponseErrorL1, RTE_VAR_INIT) Rte_FSP2ResponseErrorL1_oFSP2_Frame_L1_oLIN00_a793a78f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2ResponseErrorL2, RTE_VAR_INIT) Rte_FSP2ResponseErrorL2_oFSP2_Frame_L2_oLIN01_28fea9c7_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2ResponseErrorL3, RTE_VAR_INIT) Rte_FSP2ResponseErrorL3_oFSP2_Frame_L3_oLIN02_e62e1237_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2SwitchStatusL2, RTE_VAR_INIT) Rte_FSP2SwitchStatusL2_oFSP2_Frame_L2_oLIN01_611deb1e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2SwitchStatusL3, RTE_VAR_INIT) Rte_FSP2SwitchStatusL3_oFSP2_Frame_L3_oLIN02_afcd50ee_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP3DiagInfoL2, RTE_VAR_INIT) Rte_FSP3DiagInfoL2_oFSP3_Frame_L2_oLIN01_c6f3adbf_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP3ResponseErrorL2, RTE_VAR_INIT) Rte_FSP3ResponseErrorL2_oFSP3_Frame_L2_oLIN01_22d09f66_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP3SwitchStatusL2, RTE_VAR_INIT) Rte_FSP3SwitchStatusL2_oFSP3_Frame_L2_oLIN01_664b3742_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP4DiagInfoL2, RTE_VAR_INIT) Rte_FSP4DiagInfoL2_oFSP4_Frame_L2_oLIN01_66bc232d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP4ResponseErrorL2, RTE_VAR_INIT) Rte_FSP4ResponseErrorL2_oFSP4_Frame_L2_oLIN01_141a1e01_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP4SwitchStatusL2, RTE_VAR_INIT) Rte_FSP4SwitchStatusL2_oFSP4_Frame_L2_oLIN01_72eb22d6_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_AdjustButtonStatus, RTE_VAR_INIT) Rte_LIN_AdjustButtonStatus_oRCECStoCIOM_L5_oLIN04_52fa0034_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_AlmClkSetCurAlm_rqst_sg, RTE_VAR_INIT) Rte_SG_LIN_AlmClkSetCurAlm_rqst_sg_oLECM2toCIOM_FR1_L1_oLIN00_05d68799_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BackButtonStatus, RTE_VAR_INIT) Rte_LIN_BackButtonStatus_oRCECStoCIOM_L5_oLIN04_91249976_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BackLightDimming_Status, RTE_VAR_INIT) Rte_LIN_BackLightDimming_Status_oELCP1toCIOM_L4_oLIN03_ff25f41e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BlackPanelMode_ButtonStat, RTE_VAR_INIT) Rte_LIN_BlackPanelMode_ButtonStat_oELCP1toCIOM_L4_oLIN03_dece2221_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkBAudioOnOff_ButtonStat, RTE_VAR_INIT) Rte_LIN_BunkBAudioOnOff_ButtonStat_oLECMBasic2CIOM_L1_oLIN00_a735a09a_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkBIntLightActvnBtn_stat, RTE_VAR_INIT) Rte_LIN_BunkBIntLightActvnBtn_stat_oLECMBasic2CIOM_L1_oLIN00_5d53684c_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkBParkHeater_ButtonStat, RTE_VAR_INIT) Rte_LIN_BunkBParkHeater_ButtonStat_oLECMBasic2CIOM_L1_oLIN00_0c567d49_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkBTempDec_ButtonStat, RTE_VAR_INIT) Rte_LIN_BunkBTempDec_ButtonStat_oLECMBasic2CIOM_L1_oLIN00_bad7c8e9_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkBTempInc_ButtonStat, RTE_VAR_INIT) Rte_LIN_BunkBTempInc_ButtonStat_oLECMBasic2CIOM_L1_oLIN00_7521d3fe_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkBVolumeDown_ButtonStat, RTE_VAR_INIT) Rte_LIN_BunkBVolumeDown_ButtonStat_oLECMBasic2CIOM_L1_oLIN00_c7ff11cb_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkBVolumeUp_ButtonStat, RTE_VAR_INIT) Rte_LIN_BunkBVolumeUp_ButtonStat_oLECMBasic2CIOM_L1_oLIN00_4fd90c4b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2AudioOnOff_ButtonSta, RTE_VAR_INIT) Rte_LIN_BunkH2AudioOnOff_ButtonSta_oLECM2toCIOM_FR1_L1_oLIN00_8085e670_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2Fade_ButtonStatus, RTE_VAR_INIT) Rte_LIN_BunkH2Fade_ButtonStatus_oLECM2toCIOM_FR1_L1_oLIN00_64ae31ec_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2IntLightActvnBtn_sta, RTE_VAR_INIT) Rte_LIN_BunkH2IntLightActvnBtn_sta_oLECM2toCIOM_FR1_L1_oLIN00_7ae32ea6_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2IntLightDecBtn_stat, RTE_VAR_INIT) Rte_LIN_BunkH2IntLightDecBtn_stat_oLECM2toCIOM_FR1_L1_oLIN00_445fc32a_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2IntLightIncBtn_stat, RTE_VAR_INIT) Rte_LIN_BunkH2IntLightIncBtn_stat_oLECM2toCIOM_FR1_L1_oLIN00_a3c1ab0b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2LockButtonStatus, RTE_VAR_INIT) Rte_LIN_BunkH2LockButtonStatus_oLECM2toCIOM_FR1_L1_oLIN00_d71d2857_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2OnOFF_ButtonStatus, RTE_VAR_INIT) Rte_LIN_BunkH2OnOFF_ButtonStatus_oLECM2toCIOM_FR1_L1_oLIN00_6a259b90_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2PHTi_rqs_sg, RTE_VAR_INIT) Rte_SG_LIN_BunkH2PHTi_rqs_sg_oLECM2toCIOM_FR3_L1_oLIN00_0bf5fe80_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2ParkHeater_ButtonSta, RTE_VAR_INIT) Rte_LIN_BunkH2ParkHeater_ButtonSta_oLECM2toCIOM_FR1_L1_oLIN00_2be63ba3_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2Phone_ButtonStatus, RTE_VAR_INIT) Rte_LIN_BunkH2Phone_ButtonStatus_oLECM2toCIOM_FR1_L1_oLIN00_99e0fe87_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2PowerWinCloseDSBtn_s, RTE_VAR_INIT) Rte_LIN_BunkH2PowerWinCloseDSBtn_s_oLECM2toCIOM_FR2_L1_oLIN00_9fa2715d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2PowerWinClosePSBtn_s, RTE_VAR_INIT) Rte_LIN_BunkH2PowerWinClosePSBtn_s_oLECM2toCIOM_FR2_L1_oLIN00_281d2c26_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2PowerWinOpenDSBtn_st, RTE_VAR_INIT) Rte_LIN_BunkH2PowerWinOpenDSBtn_st_oLECM2toCIOM_FR2_L1_oLIN00_0df6d397_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2PowerWinOpenPSBtn_st, RTE_VAR_INIT) Rte_LIN_BunkH2PowerWinOpenPSBtn_st_oLECM2toCIOM_FR2_L1_oLIN00_ca96c47e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2RoofhatchCloseBtn_St, RTE_VAR_INIT) Rte_LIN_BunkH2RoofhatchCloseBtn_St_oLECM2toCIOM_FR1_L1_oLIN00_c184d263_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2RoofhatchOpenBtn_Sta, RTE_VAR_INIT) Rte_LIN_BunkH2RoofhatchOpenBtn_Sta_oLECM2toCIOM_FR1_L1_oLIN00_dd2458bc_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2TempDec_ButtonStatus, RTE_VAR_INIT) Rte_LIN_BunkH2TempDec_ButtonStatus_oLECM2toCIOM_FR1_L1_oLIN00_857664ae_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2TempInc_ButtonStatus, RTE_VAR_INIT) Rte_LIN_BunkH2TempInc_ButtonStatus_oLECM2toCIOM_FR1_L1_oLIN00_61f74d27_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2VolumeDown_ButtonSta, RTE_VAR_INIT) Rte_LIN_BunkH2VolumeDown_ButtonSta_oLECM2toCIOM_FR1_L1_oLIN00_e04f5721_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BunkH2VolumeUp_ButtonStatu, RTE_VAR_INIT) Rte_LIN_BunkH2VolumeUp_ButtonStatu_oLECM2toCIOM_FR1_L1_oLIN00_92cefa8d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DRL_ButtonStatus, RTE_VAR_INIT) Rte_LIN_DRL_ButtonStatus_oELCP2toCIOM_L4_oLIN03_e8cb5735_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DifflockDeactivationBtn_st, RTE_VAR_INIT) Rte_LIN_DifflockDeactivationBtn_st_oDLFWtoCIOM_L4_oLIN03_7700113d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DifflockMode_Wheelstatus, RTE_VAR_INIT) Rte_LIN_DifflockMode_Wheelstatus_oDLFWtoCIOM_L4_oLIN03_80a746c7_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DoorAutoFuncBtn_stat, RTE_VAR_INIT) Rte_LIN_DoorAutoFuncBtn_stat_oILCP1toCIOM_L1_oLIN00_0dc2e67f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_EscButtonMuddySiteStatus, RTE_VAR_INIT) Rte_LIN_EscButtonMuddySiteStatus_oDLFWtoCIOM_L4_oLIN03_ac37f393_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_FCWPushButton, RTE_VAR_INIT) Rte_LIN_FCWPushButton_oCCFWtoCIOM_L4_oLIN03_242f5462_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_FogLightFront_ButtonStat_1, RTE_VAR_INIT) Rte_LIN_FogLightFront_ButtonStat_1_oELCP1toCIOM_L4_oLIN03_e1a5bfc2_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_FogLightFront_ButtonStat_2, RTE_VAR_INIT) Rte_LIN_FogLightFront_ButtonStat_2_oELCP2toCIOM_L4_oLIN03_ea214d6e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_FogLightRear_ButtonStat_1, RTE_VAR_INIT) Rte_LIN_FogLightRear_ButtonStat_1_oELCP1toCIOM_L4_oLIN03_14baadea_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_FogLightRear_ButtonStat_2, RTE_VAR_INIT) Rte_LIN_FogLightRear_ButtonStat_2_oELCP2toCIOM_L4_oLIN03_1f3e5f46_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_HeadLampUpDown_SwitchStatu, RTE_VAR_INIT) Rte_LIN_HeadLampUpDown_SwitchStatu_oELCP2toCIOM_L4_oLIN03_ea48cea1_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtCenterBtnFreeWhl_s, RTE_VAR_INIT) Rte_LIN_IntLghtCenterBtnFreeWhl_s_oILCP2toCIOM_L4_oLIN03_27a7dc09_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtDimmingLvlDecBtn_s, RTE_VAR_INIT) Rte_LIN_IntLghtDimmingLvlDecBtn_s_oILCP1toCIOM_L1_oLIN00_0a50c243_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtDimmingLvlFreeWhl_s, RTE_VAR_INIT) Rte_LIN_IntLghtDimmingLvlFreeWhl_s_oILCP2toCIOM_L4_oLIN03_9d9afdd7_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtDimmingLvlIncBtn_s, RTE_VAR_INIT) Rte_LIN_IntLghtDimmingLvlIncBtn_s_oILCP1toCIOM_L1_oLIN00_34c0f447_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtMaxModeBtnPnl2_s, RTE_VAR_INIT) Rte_LIN_IntLghtMaxModeBtnPnl2_s_oILCP2toCIOM_L4_oLIN03_eeb895fc_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtModeSelrFreeWheel_s, RTE_VAR_INIT) Rte_LIN_IntLghtModeSelrFreeWheel_s_oILCP1toCIOM_L1_oLIN00_98c2e509_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtNightModeBt2_s, RTE_VAR_INIT) Rte_LIN_IntLghtNightModeBt2_s_oILCP2toCIOM_L4_oLIN03_c1a85f21_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtRestModeBtnPnl2_s, RTE_VAR_INIT) Rte_LIN_IntLghtRestModeBtnPnl2_s_oILCP2toCIOM_L4_oLIN03_46e1f77a_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_LKSPushButton, RTE_VAR_INIT) Rte_LIN_LKSPushButton_oCCFWtoCIOM_L4_oLIN03_8e8e108b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_LevelingThumbwheel_stat, RTE_VAR_INIT) Rte_LIN_LevelingThumbwheel_stat_oELCP1toCIOM_L4_oLIN03_cb03d712_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_LightMode_Status_1, RTE_VAR_INIT) Rte_LIN_LightMode_Status_1_oELCP1toCIOM_L4_oLIN03_c62c6da2_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_LightMode_Status_2, RTE_VAR_INIT) Rte_LIN_LightMode_Status_2_oELCP2toCIOM_L4_oLIN03_cda89f0e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_MemButtonStatus, RTE_VAR_INIT) Rte_LIN_MemButtonStatus_oRCECStoCIOM_L5_oLIN04_0975e3a6_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_Offroad_ButtonStatus, RTE_VAR_INIT) Rte_LIN_Offroad_ButtonStatus_oDLFWtoCIOM_L4_oLIN03_2199360f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_RearWorkProjector_BtnStat, RTE_VAR_INIT) Rte_LIN_RearWorkProjector_BtnStat_oELCP2toCIOM_L4_oLIN03_bb9bb1f8_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_SelectButtonStatus, RTE_VAR_INIT) Rte_LIN_SelectButtonStatus_oRCECStoCIOM_L5_oLIN04_07d81d0f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_SpeedControlModeButtonStat, RTE_VAR_INIT) Rte_LIN_SpeedControlModeButtonStat_oCCFWtoCIOM_L4_oLIN03_0f6013d7_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_SpeedControlModeWheelStat, RTE_VAR_INIT) Rte_LIN_SpeedControlModeWheelStat_oCCFWtoCIOM_L4_oLIN03_cc9e59ce_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_StopButtonStatus, RTE_VAR_INIT) Rte_LIN_StopButtonStatus_oRCECStoCIOM_L5_oLIN04_c8659d40_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_TCP_ABS_ButtonStatus, RTE_VAR_INIT) Rte_LIN_TCP_ABS_ButtonStatus_oTCPtoMaster_oLIN02_7968eb64_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_TCP_ATC_ButtonStatus, RTE_VAR_INIT) Rte_LIN_TCP_ATC_ButtonStatus_oTCPtoMaster_oLIN02_dff3ccff_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_TCP_ESC_ButtonStatus, RTE_VAR_INIT) Rte_LIN_TCP_ESC_ButtonStatus_oTCPtoMaster_oLIN02_e4eaf9d3_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_TCP_KnobPostionStatus, RTE_VAR_INIT) Rte_LIN_TCP_KnobPostionStatus_oTCPtoMaster_oLIN02_d1058f2b_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_TCP_TCS_ButtonStatus, RTE_VAR_INIT) Rte_LIN_TCP_TCS_ButtonStatus_oTCPtoMaster_oLIN02_fa9712f2_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_WRDownButtonStatus, RTE_VAR_INIT) Rte_LIN_WRDownButtonStatus_oRCECStoCIOM_L5_oLIN04_48a8dab2_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_WRUpButtonStatus, RTE_VAR_INIT) Rte_LIN_WRUpButtonStatus_oRCECStoCIOM_L5_oLIN04_a2873536_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorCCFW, RTE_VAR_INIT) Rte_ResponseErrorCCFW_oCCFWtoCIOM_L4_oLIN03_38ff59f8_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorDLFW, RTE_VAR_INIT) Rte_ResponseErrorDLFW_oDLFWtoCIOM_L4_oLIN03_a0bc7d9c_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorELCP1, RTE_VAR_INIT) Rte_ResponseErrorELCP1_oELCP1toCIOM_L4_oLIN03_a9bf457f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorELCP2, RTE_VAR_INIT) Rte_ResponseErrorELCP2_oELCP2toCIOM_L4_oLIN03_a23bb7d3_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorILCP1, RTE_VAR_INIT) Rte_ResponseErrorILCP1_oILCP1toCIOM_L1_oLIN00_44250bf0_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorILCP2, RTE_VAR_INIT) Rte_ResponseErrorILCP2_oILCP2toCIOM_L4_oLIN03_9e48a682_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorLECM2, RTE_VAR_INIT) Rte_ResponseErrorLECM2_oLECM2toCIOM_FR1_L1_oLIN00_ed8050df_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorLECMBasic, RTE_VAR_INIT) Rte_ResponseErrorLECMBasic_oLECMBasic2CIOM_L1_oLIN00_9a0b7e5e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorRCECS, RTE_VAR_INIT) Rte_ResponseErrorRCECS_oRCECStoCIOM_L5_oLIN04_07d94fb4_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ResponseErrorTCP, RTE_VAR_INIT) Rte_ResponseErrorTCP_oTCPtoMaster_oLIN02_2075be52_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded1L1, RTE_VAR_INIT) Rte_SwitchDetectionNeeded1L1_oFSP1_Frame_L1_oLIN00_099b825d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded1L2, RTE_VAR_INIT) Rte_SwitchDetectionNeeded1L2_oFSP1_Frame_L2_oLIN01_86f68c15_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded1L3, RTE_VAR_INIT) Rte_SwitchDetectionNeeded1L3_oFSP1_Frame_L3_oLIN02_482637e5_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded1L4, RTE_VAR_INIT) Rte_SwitchDetectionNeeded1L4_oFSP1_Frame_L4_oLIN03_435d96c4_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded1L5, RTE_VAR_INIT) Rte_SwitchDetectionNeeded1L5_oFSP1_Frame_L5_oLIN04_8ae0e92d_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded2L1, RTE_VAR_INIT) Rte_SwitchDetectionNeeded2L1_oFSP2_Frame_L1_oLIN00_6fec6f8a_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded2L2, RTE_VAR_INIT) Rte_SwitchDetectionNeeded2L2_oFSP2_Frame_L2_oLIN01_e08161c2_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded2L3, RTE_VAR_INIT) Rte_SwitchDetectionNeeded2L3_oFSP2_Frame_L3_oLIN02_2e51da32_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded3L2, RTE_VAR_INIT) Rte_SwitchDetectionNeeded3L2_oFSP3_Frame_L2_oLIN01_c2ac3a8f_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionNeeded4L2, RTE_VAR_INIT) Rte_SwitchDetectionNeeded4L2_oFSP4_Frame_L2_oLIN01_2c6eba6c_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp1L1, RTE_VAR_INIT) Rte_SwitchDetectionResp1L1_oFSP1_SwitchDetResp_L1_oLIN00_e8a163d5_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp1L2, RTE_VAR_INIT) Rte_SwitchDetectionResp1L2_oFSP1_SwitchDetResp_L2_oLIN01_02016dd3_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp1L3, RTE_VAR_INIT) Rte_SwitchDetectionResp1L3_oFSP1_SwitchDetResp_L3_oLIN02_5945d426_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp1L4, RTE_VAR_INIT) Rte_SwitchDetectionResp1L4_oFSP1_SwitchDetResp_L4_oLIN03_0c30779e_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp1L5, RTE_VAR_INIT) Rte_SwitchDetectionResp1L5_oFSP1_SwitchDetResp_L5_oLIN04_50190a72_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp2L1, RTE_VAR_INIT) Rte_SwitchDetectionResp2L1_oFSP2_SwitchDetResp_L1_oLIN00_865b6493_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp2L2, RTE_VAR_INIT) Rte_SwitchDetectionResp2L2_oFSP2_SwitchDetResp_L2_oLIN01_6cfb6a95_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp2L3, RTE_VAR_INIT) Rte_SwitchDetectionResp2L3_oFSP2_SwitchDetResp_L3_oLIN02_37bfd360_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp3L2, RTE_VAR_INIT) Rte_SwitchDetectionResp3L2_oFSP3_SwitchDetResp_L2_oLIN01_ff826a68_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SwitchDetectionResp4L2, RTE_VAR_INIT) Rte_SwitchDetectionResp4L2_oFSP4_SwitchDetResp_L2_oLIN01_b10f6419_Rx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_LFIC_b_DST_ResponseNG_P_SR; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_LFIC_b_DST_RxCompleteFlag_P_SR; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_RFIC_RficSysModeConfirm_P_SR_RficSysModeConfirm; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ABSInhibitRqstDenied, RTE_VAR_INIT) Rte_ABSInhibitRqstDenied_oCIOM_BB2_25P_oBackbone2_b939a8e2_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_12VLivingVolt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_12VLivingVolt_oDebug2_SCIM_BB2_oBackbone2_74d816f4_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_12VParkedVolt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_12VParkedVolt_oDebug2_SCIM_BB2_oBackbone2_44f2f3c2_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI01_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI01_oDebug7_SCIM_BB2_oBackbone2_d2059597_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI02_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI02_oDebug7_SCIM_BB2_oBackbone2_770dfefb_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI03_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI03_oDebug7_SCIM_BB2_oBackbone2_140a27df_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI04_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI04_oDebug7_SCIM_BB2_oBackbone2_e66c2e62_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI05_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI05_oDebug7_SCIM_BB2_oBackbone2_856bf746_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI06_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI06_oDebug7_SCIM_BB2_oBackbone2_20639c2a_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI07_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI07_oDebug8_SCIM_BB2_oBackbone2_0f71ca20_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI08_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI08_oDebug8_SCIM_BB2_oBackbone2_53cb063f_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI09_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI09_oDebug8_SCIM_BB2_oBackbone2_30ccdf1b_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI10_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI10_oDebug8_SCIM_BB2_oBackbone2_c1772095_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI11_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI11_oDebug8_SCIM_BB2_oBackbone2_a270f9b1_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI12_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI12_oDebug8_SCIM_BB2_oBackbone2_077892dd_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI13_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI13_oDebug28_SCIM_BB2_oBackbone2_f1e56b1c_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI14_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI14_oDebug28_SCIM_BB2_oBackbone2_44c7c224_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI15_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI15_oDebug28_SCIM_BB2_oBackbone2_78a7212c_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_ADI16_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_ADI16_oDebug28_SCIM_BB2_oBackbone2_3c060434_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_DAI1_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_DAI1_oDebug9_SCIM_BB2_oBackbone2_179e2272_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_DAI2_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_DAI2_oDebug9_SCIM_BB2_oBackbone2_b296491e_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_12VDCDCFault, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_12VDCDCFault_oDebug2_SCIM_BB2_oBackbone2_a76feb3e_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_12VDCDCVolt, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_12VDCDCVolt_oDebug2_SCIM_BB2_oBackbone2_cecf5c09_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_VBAT_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_VBAT_oDebug2_SCIM_BB2_oBackbone2_d3887400_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS1_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS1_Fault_oDebug3_SCIM_BB2_oBackbone2_66b07d64_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS1_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS1_Volt_oDebug3_SCIM_BB2_oBackbone2_8af915ef_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS2_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS2_Fault_oDebug3_SCIM_BB2_oBackbone2_ed63437d_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS2_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS2_Volt_oDebug3_SCIM_BB2_oBackbone2_e77fe6b5_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS3_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS3_Fault_oDebug3_SCIM_BB2_oBackbone2_22fd54b5_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS3_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS3_Volt_oDebug3_SCIM_BB2_oBackbone2_c3fdb783_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS4_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS4_Fault_oDebug3_SCIM_BB2_oBackbone2_21b4390e_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_BHS4_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_BHS4_Volt_oDebug3_SCIM_BB2_oBackbone2_3c720001_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS1_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS1_Duty_oDebug10_SCIM_BB2_oBackbone2_e4964bec_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS1_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS1_Fault_oDebug10_SCIM_BB2_oBackbone2_7f82e8ff_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS1_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS1_Freq_oDebug10_SCIM_BB2_oBackbone2_e909035f_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS1_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS1_Volt_oDebug10_SCIM_BB2_oBackbone2_fae484a1_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS2_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS2_Duty_oDebug10_SCIM_BB2_oBackbone2_6f4575f5_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS2_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS2_Fault_oDebug10_SCIM_BB2_oBackbone2_1b629301_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS2_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS2_Freq_oDebug10_SCIM_BB2_oBackbone2_62da3d46_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WHS2_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WHS2_Volt_oDebug10_SCIM_BB2_oBackbone2_7137bab8_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS1_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS1_Duty_oDebug11_SCIM_BB2_oBackbone2_151f9ecd_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS1_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS1_Fault_oDebug11_SCIM_BB2_oBackbone2_bbe8962a_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS1_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS1_Freq_oDebug11_SCIM_BB2_oBackbone2_1880d67e_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS1_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS1_Volt_oDebug11_SCIM_BB2_oBackbone2_0b6d5180_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS2_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS2_Duty_oDebug11_SCIM_BB2_oBackbone2_9ecca0d4_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS2_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS2_Fault_oDebug11_SCIM_BB2_oBackbone2_df08edd4_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS2_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS2_Freq_oDebug11_SCIM_BB2_oBackbone2_9353e867_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS2_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS2_Volt_oDebug11_SCIM_BB2_oBackbone2_80be6f99_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS3_Duty_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS3_Duty_oDebug9_SCIM_BB2_oBackbone2_c539df90_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS3_Fault_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS3_Fault_oDebug9_SCIM_BB2_oBackbone2_ee12f9c5_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS3_Freq_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS3_Freq_oDebug9_SCIM_BB2_oBackbone2_371b521a_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_SCIM_RD_WLS3_Volt_1, RTE_VAR_INIT) Rte_Debug_PVT_SCIM_RD_WLS3_Volt_oDebug9_SCIM_BB2_oBackbone2_b604fa02_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_StartApplicationTrusted_PpTrustedDataVerification_DeValue; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntP1_X, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntP1_X_oDebug22_SCIM_BB2_oBackbone2_3e4f02fb_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntP1_Y, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntP1_Y_oDebug22_SCIM_BB2_oBackbone2_022fe1f3_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntPi_X, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntPi_X_oDebug22_SCIM_BB2_oBackbone2_b567e3e2_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntPi_Y, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntPi_Y_oDebug22_SCIM_BB2_oBackbone2_890700ea_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ArrayByteSize8, RTE_VAR_INIT) Rte_TP_st_DstBlock_P_challenge; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ArrayByteSize16, RTE_VAR_INIT) Rte_TP_st_DstBlock_P_encryption; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ArrayByteSize3, RTE_VAR_INIT) Rte_TP_st_DstBlock_P_security_key_number; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ArrayByteSize3, RTE_VAR_INIT) Rte_TP_st_DstBlock_P_vehicle_serial; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_TP_st_DstBlock_P_write_fob_number; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_AntCtrl_stat, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_AntCtrl_stat_oDebug15_SCIM_BB2_oBackbone2_2877d1d6_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP1_stat, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP1_stat_oDebug15_SCIM_BB2_oBackbone2_7d778ea0_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP2_stat, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP2_stat_oDebug15_SCIM_BB2_oBackbone2_f6a4b0b9_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP3_stat, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP3_stat_oDebug15_SCIM_BB2_oBackbone2_393aa771_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_GainP4_stat, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_GainP4_stat_oDebug15_SCIM_BB2_oBackbone2_3a73caca_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_Logic_stat, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_Logic_stat_oDebug15_SCIM_BB2_oBackbone2_19626c75_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_P1_MaxRSSI, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_P1_MaxRSSI_oDebug16_SCIM_BB2_oBackbone2_6c5ea403_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_P2_MaxRSSI, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_P2_MaxRSSI_oDebug16_SCIM_BB2_oBackbone2_21b6a464_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_P3_MaxRSSI, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_P3_MaxRSSI_oDebug16_SCIM_BB2_oBackbone2_ac3e5986_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_P4_MaxRSSI, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_P4_MaxRSSI_oDebug16_SCIM_BB2_oBackbone2_ba66a4aa_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Debug_PVT_PEPS_VDSI_stat, RTE_VAR_INIT) Rte_Debug_PVT_PEPS_VDSI_stat_oDebug15_SCIM_BB2_oBackbone2_cba0b8aa_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ABS_Indication, RTE_VAR_INIT) Rte_ABS_Indication_oMastertoTCP_oLIN02_826b948e_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ATC_Indication, RTE_VAR_INIT) Rte_ATC_Indication_oMastertoTCP_oLIN02_f0d69bff_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BswM_BswMRteMDG_LIN1Schedule, RTE_VAR_INIT) Rte_TestLin_BswM_SRI_BswM_MSI_BswMRteMDG_LIN1Schedule_BswM_MDGP_BswMRteMDG_LIN1Schedule_requestedMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BswM_BswMRteMDG_LIN2Schedule, RTE_VAR_INIT) Rte_TestLin_BswM_SRI_BswM_MSI_BswMRteMDG_LIN2Schedule_BswM_MDGP_BswMRteMDG_LIN2Schedule_requestedMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BswM_BswMRteMDG_LIN3Schedule, RTE_VAR_INIT) Rte_TestLin_BswM_SRI_BswM_MSI_BswMRteMDG_LIN3Schedule_BswM_MDGP_BswMRteMDG_LIN3Schedule_requestedMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BswM_BswMRteMDG_LIN4Schedule, RTE_VAR_INIT) Rte_TestLin_BswM_SRI_BswM_MSI_BswMRteMDG_LIN4Schedule_BswM_MDGP_BswMRteMDG_LIN4Schedule_requestedMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BswM_BswMRteMDG_LIN5Schedule, RTE_VAR_INIT) Rte_TestLin_BswM_SRI_BswM_MSI_BswMRteMDG_LIN5Schedule_BswM_MDGP_BswMRteMDG_LIN5Schedule_requestedMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DoorLock_stat, RTE_VAR_INIT) Rte_DoorLock_stat_ISig_13_oCIOMtoSlaves2_FR1_L1_oLIN00_66228e20_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(ESC_Indication, RTE_VAR_INIT) Rte_ESC_Indication_oMastertoTCP_oLIN02_e2022dfe_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1IndicationCmdL2, RTE_VAR_INIT) Rte_FSP1IndicationCmdL2_oFSP_1_2_Req_L2_oLIN01_635660cd_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1IndicationCmdL3, RTE_VAR_INIT) Rte_FSP1IndicationCmdL3_oFSP_1_2_Req_L3_oLIN02_b7d054ce_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1IndicationCmdL4, RTE_VAR_INIT) Rte_FSP1IndicationCmdL4_oFSP_1_2_Req_L4_oLIN03_fb0a5a36_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP1IndicationCmdL5, RTE_VAR_INIT) Rte_FSP1IndicationCmdL5_oFSP_1_2_Req_L5_oLIN04_28e1aa2c_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2IndicationCmdL1, RTE_VAR_INIT) Rte_FSP2IndicationCmdL1_oFSP_1_2_Req_L1_oLIN00_115be26b_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2IndicationCmdL2, RTE_VAR_INIT) Rte_FSP2IndicationCmdL2_oFSP_1_2_Req_L2_oLIN01_b0cd7c36_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP2IndicationCmdL3, RTE_VAR_INIT) Rte_FSP2IndicationCmdL3_oFSP_1_2_Req_L3_oLIN02_644b4835_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP3IndicationCmdL2, RTE_VAR_INIT) Rte_FSP3IndicationCmdL2_oFSP_3_4_Req_L2_oLIN01_088233aa_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(FSP4IndicationCmdL2, RTE_VAR_INIT) Rte_FSP4IndicationCmdL2_oFSP_3_4_Req_L2_oLIN01_3a4c07b4_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_ACCOrCCIndication, RTE_VAR_INIT) Rte_LIN_ACCOrCCIndication_oCIOMtoSlaves2_L4_oLIN03_9dcb84e7_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_ASLIndication, RTE_VAR_INIT) Rte_LIN_ASLIndication_oCIOMtoSlaves2_L4_oLIN03_70f56c35_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_Adjust_DeviceIndication, RTE_VAR_INIT) Rte_LIN_Adjust_DeviceIndication_oCIOMtoSlaves_L5_oLIN04_2e36f0fb_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_AlmClkCurAlarm_stat_sg, RTE_VAR_INIT) Rte_SG_LIN_AlmClkCurAlarm_stat_sg_oCIOMtoSlaves2_FR2_L1_oLIN00_ff5b96ab_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_AudioSystemStatus, RTE_VAR_INIT) Rte_LIN_AudioSystemStatus_oCIOMtoSlaves2_FR1_L1_oLIN00_13393810_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_AudioVolumeIndicationCmd, RTE_VAR_INIT) Rte_LIN_AudioVolumeIndicationCmd_oCIOMtoSlaves2_FR1_L1_oLIN00_e9108a0f_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_BTStatus, RTE_VAR_INIT) Rte_LIN_BTStatus_oCIOMtoSlaves2_FR2_L1_oLIN00_71f34a0b_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DaytimeRunningLight_Indica, RTE_VAR_INIT) Rte_LIN_DaytimeRunningLight_Indica_oCIOMtoSlaves1_L4_oLIN03_f7c9701b_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DifflockOnOff_Indication, RTE_VAR_INIT) Rte_LIN_DifflockOnOff_Indication_oCIOMtoSlaves2_L4_oLIN03_eaa1e19e_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DoorAutoFuncInd_cmd, RTE_VAR_INIT) Rte_LIN_DoorAutoFuncInd_cmd_oCIOMtoSlaves1_L1_oLIN00_52fafc3c_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_Down_DeviceIndication, RTE_VAR_INIT) Rte_LIN_Down_DeviceIndication_oCIOMtoSlaves_L5_oLIN04_c9ef6b77_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DrivingLightPlus_Indicatio, RTE_VAR_INIT) Rte_LIN_DrivingLightPlus_Indicatio_oCIOMtoSlaves1_L4_oLIN03_e75acc52_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_DrivingLight_Indication, RTE_VAR_INIT) Rte_LIN_DrivingLight_Indication_oCIOMtoSlaves1_L4_oLIN03_e3d131c9_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_EscButtonMuddySiteDeviceIn, RTE_VAR_INIT) Rte_LIN_EscButtonMuddySiteDeviceIn_oCIOMtoSlaves2_L4_oLIN03_b87af696_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_FCW_DeviceIndication, RTE_VAR_INIT) Rte_LIN_FCW_DeviceIndication_oCIOMtoSlaves2_L4_oLIN03_246586c3_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_FrontFog_Indication, RTE_VAR_INIT) Rte_LIN_FrontFog_Indication_oCIOMtoSlaves1_L4_oLIN03_890ecb12_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtLvlIndScaled_cmd, RTE_VAR_INIT) Rte_LIN_IntLghtLvlIndScaled_cmd_oCIOMtoSlaves2_FR1_L1_oLIN00_9d28ed83_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtModeInd_cmd_sg, RTE_VAR_INIT) Rte_SG_LIN_IntLghtModeInd_cmd_sg_oCIOMtoSlaves2_FR1_L1_oLIN00_daaab64c_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLghtOffModeInd_cmd, RTE_VAR_INIT) Rte_LIN_IntLghtOffModeInd_cmd_oCIOMtoSlaves1_L1_oLIN00_00d309d6_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLightMaxModeInd_cmd, RTE_VAR_INIT) Rte_LIN_IntLightMaxModeInd_cmd_oCIOMtoSlaves1_L1_oLIN00_523a53e3_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLightNightModeInd_cmd, RTE_VAR_INIT) Rte_LIN_IntLightNightModeInd_cmd_oCIOMtoSlaves1_L1_oLIN00_8c1fb2a2_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_IntLightRestingModeInd_cmd, RTE_VAR_INIT) Rte_LIN_IntLightRestingModeInd_cmd_oCIOMtoSlaves1_L1_oLIN00_df4802bd_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_LKS_DeviceIndication, RTE_VAR_INIT) Rte_LIN_LKS_DeviceIndication_oCIOMtoSlaves2_L4_oLIN03_e9d09941_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_M1_DeviceIndication, RTE_VAR_INIT) Rte_LIN_M1_DeviceIndication_oCIOMtoSlaves_L5_oLIN04_d4ecc99f_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_M2_DeviceIndication, RTE_VAR_INIT) Rte_LIN_M2_DeviceIndication_oCIOMtoSlaves_L5_oLIN04_ecd742ec_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_M3_DeviceIndication, RTE_VAR_INIT) Rte_LIN_M3_DeviceIndication_oCIOMtoSlaves_L5_oLIN04_4deec602_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_Offroad_Indication, RTE_VAR_INIT) Rte_LIN_Offroad_Indication_oCIOMtoSlaves2_L4_oLIN03_f70e4ef2_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_ParkingLight_Indication, RTE_VAR_INIT) Rte_LIN_ParkingLight_Indication_oCIOMtoSlaves1_L4_oLIN03_de9a5a8c_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_PhoneButtonIndication_cmd, RTE_VAR_INIT) Rte_LIN_PhoneButtonIndication_cmd_oCIOMtoSlaves2_FR1_L1_oLIN00_a04041c2_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_RearFog_Indication, RTE_VAR_INIT) Rte_LIN_RearFog_Indication_oCIOMtoSlaves1_L4_oLIN03_9af57169_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_RearWorkProjector_Indicati, RTE_VAR_INIT) Rte_LIN_RearWorkProjector_Indicati_oCIOMtoSlaves2_L4_oLIN03_d4496a61_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_ShortPulseMaxLength, RTE_VAR_INIT) Rte_LIN_ShortPulseMaxLength_oCIOMtoSlaves_L5_oLIN04_83fa06d3_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LIN_Up_DeviceIndication, RTE_VAR_INIT) Rte_LIN_Up_DeviceIndication_oCIOMtoSlaves_L5_oLIN04_c6192fe4_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(TCS_Indication, RTE_VAR_INIT) Rte_TCS_Indication_oMastertoTCP_oLIN02_27a40830_Tx; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */
/* TxUpdateFlags for ComSendSignalProxy without IOCs */

typedef struct
{
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_ABSInhibitRqstDenied_ABSInhibitRqstDenied : 2;
  Rte_BitType Rte_TxUpdate_TestLin_ABS_Indication_ABS_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_ATC_Indication_ATC_Indication : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_AntCtrl_stat_P_Debug_PVT_PEPS_AntCtrl_stat : 2;
  Rte_BitType Rte_TxUpdate_TP_Debug_PVT_PEPS_AntP1_X_Debug_PVT_PEPS_AntP1_X : 2;
  Rte_BitType Rte_TxUpdate_TP_Debug_PVT_PEPS_AntP1_Y_Debug_PVT_PEPS_AntP1_Y : 2;
  Rte_BitType Rte_TxUpdate_TP_Debug_PVT_PEPS_AntPi_X_Debug_PVT_PEPS_AntPi_X : 2;
  Rte_BitType Rte_TxUpdate_TP_Debug_PVT_PEPS_AntPi_Y_Debug_PVT_PEPS_AntPi_Y : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_GainP1_stat_P_Debug_PVT_PEPS_GainP1_stat : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_GainP2_stat_P_Debug_PVT_PEPS_GainP2_stat : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_GainP3_stat_P_Debug_PVT_PEPS_GainP3_stat : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_GainP4_stat_P_Debug_PVT_PEPS_GainP4_stat : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_Logic_stat_P_Debug_PVT_PEPS_Logic_stat : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_P1_MaxRSSI_P_Debug_PVT_PEPS_P1_MaxRSSI : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_P2_MaxRSSI_P_Debug_PVT_PEPS_P2_MaxRSSI : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_P3_MaxRSSI_P_Debug_PVT_PEPS_P3_MaxRSSI : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_P4_MaxRSSI_P_Debug_PVT_PEPS_P4_MaxRSSI : 2;
  Rte_BitType Rte_TxUpdate_Telegram_Debug_PVT_PEPS_VDSI_stat_P_Debug_PVT_PEPS_VDSI_stat : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_12VDCDCFault_Debug_PVT_SCIM_RD_12VDCDCFault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_12VDCDCVolt_Debug_PVT_SCIM_RD_12VDCDCVolt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_12VLivingVolt_Debug_PVT_SCIM_RD_12VLivingVolt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_12VParkedVolt_Debug_PVT_SCIM_RD_12VParkedVolt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI01_1_Debug_PVT_SCIM_RD_ADI01 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI02_1_Debug_PVT_SCIM_RD_ADI02 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI03_1_Debug_PVT_SCIM_RD_ADI03 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI04_1_Debug_PVT_SCIM_RD_ADI04 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI05_1_Debug_PVT_SCIM_RD_ADI05 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI06_1_Debug_PVT_SCIM_RD_ADI06 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI07_1_Debug_PVT_SCIM_RD_ADI07 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI08_1_Debug_PVT_SCIM_RD_ADI08 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI09_1_Debug_PVT_SCIM_RD_ADI09 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI10_1_Debug_PVT_SCIM_RD_ADI10 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI11_1_Debug_PVT_SCIM_RD_ADI11 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI12_1_Debug_PVT_SCIM_RD_ADI12 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI13_1_Debug_PVT_SCIM_RD_ADI13 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI14_1_Debug_PVT_SCIM_RD_ADI14 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI15_1_Debug_PVT_SCIM_RD_ADI15 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI16_1_Debug_PVT_SCIM_RD_ADI16 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS1_Fault_1_Debug_PVT_SCIM_RD_BHS1_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS1_Volt_1_Debug_PVT_SCIM_RD_BHS1_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS2_Fault_1_Debug_PVT_SCIM_RD_BHS2_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS2_Volt_1_Debug_PVT_SCIM_RD_BHS2_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS3_Fault_1_Debug_PVT_SCIM_RD_BHS3_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS3_Volt_1_Debug_PVT_SCIM_RD_BHS3_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS4_Fault_1_Debug_PVT_SCIM_RD_BHS4_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS4_Volt_1_Debug_PVT_SCIM_RD_BHS4_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_DAI1_1_Debug_PVT_SCIM_RD_DAI1 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_DAI2_1_Debug_PVT_SCIM_RD_DAI2 : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_VBAT_Debug_PVT_SCIM_RD_VBAT : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Duty_Debug_PVT_SCIM_RD_WHS1_Duty : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Fault_Debug_PVT_SCIM_RD_WHS1_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Freq_Debug_PVT_SCIM_RD_WHS1_Freq : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Volt_Debug_PVT_SCIM_RD_WHS1_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Duty_Debug_PVT_SCIM_RD_WHS2_Duty : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Fault_Debug_PVT_SCIM_RD_WHS2_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Freq_Debug_PVT_SCIM_RD_WHS2_Freq : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Volt_Debug_PVT_SCIM_RD_WHS2_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Duty_Debug_PVT_SCIM_RD_WLS1_Duty : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Fault_Debug_PVT_SCIM_RD_WLS1_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Freq_Debug_PVT_SCIM_RD_WLS1_Freq : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Volt_Debug_PVT_SCIM_RD_WLS1_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Duty_Debug_PVT_SCIM_RD_WLS2_Duty : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Fault_Debug_PVT_SCIM_RD_WLS2_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Freq_Debug_PVT_SCIM_RD_WLS2_Freq : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Volt_Debug_PVT_SCIM_RD_WLS2_Volt : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Duty_Debug_PVT_SCIM_RD_WLS3_Duty : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Fault_Debug_PVT_SCIM_RD_WLS3_Fault : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Freq_Debug_PVT_SCIM_RD_WLS3_Freq : 2;
  Rte_BitType Rte_TxUpdate_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Volt_Debug_PVT_SCIM_RD_WLS3_Volt : 2;
  Rte_BitType Rte_TxUpdate_TestLin_DoorLock_stat_DoorLock_stat : 2;
  Rte_BitType Rte_TxUpdate_TestLin_ESC_Indication_ESC_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP1IndicationCmdL2_FSP1IndicationCmdL2 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP1IndicationCmdL3_FSP1IndicationCmdL3 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP1IndicationCmdL4_FSP1IndicationCmdL4 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP1IndicationCmdL5_FSP1IndicationCmdL5 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP2IndicationCmdL1_FSP2IndicationCmdL1 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP2IndicationCmdL2_FSP2IndicationCmdL2 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP2IndicationCmdL3_FSP2IndicationCmdL3 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP3IndicationCmdL2_FSP3IndicationCmdL2 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_FSP4IndicationCmdL2_FSP4IndicationCmdL2 : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_ACCOrCCIndication_LIN_ACCOrCCIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_ASLIndication_LIN_ASLIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_Adjust_DeviceIndication_LIN_Adjust_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_AudioSystemStatus_LIN_AudioSystemStatus : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_AudioVolumeIndicationCmd_LIN_AudioVolumeIndicationCmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_BTStatus_LIN_BTStatus : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_DaytimeRunningLight_Indica_LIN_DaytimeRunningLight_Indica : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_DifflockOnOff_Indication_LIN_DifflockOnOff_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_DoorAutoFuncInd_cmd_LIN_DoorAutoFuncInd_cmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_Down_DeviceIndication_LIN_Down_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_DrivingLightPlus_Indicatio_LIN_DrivingLightPlus_Indicatio : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_DrivingLight_Indication_LIN_DrivingLight_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_EscButtonMuddySiteDeviceIn_LIN_EscButtonMuddySiteDeviceIn : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_FCW_DeviceIndication_LIN_FCW_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_FrontFog_Indication_LIN_FrontFog_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_IntLghtLvlIndScaled_cmd_LIN_IntLghtLvlIndScaled_cmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_IntLghtOffModeInd_cmd_LIN_IntLghtOffModeInd_cmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_IntLightMaxModeInd_cmd_LIN_IntLightMaxModeInd_cmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_IntLightNightModeInd_cmd_LIN_IntLightNightModeInd_cmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_IntLightRestingModeInd_cmd_LIN_IntLightRestingModeInd_cmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_LKS_DeviceIndication_LIN_LKS_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_M1_DeviceIndication_LIN_M1_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_M2_DeviceIndication_LIN_M2_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_M3_DeviceIndication_LIN_M3_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_Offroad_Indication_LIN_Offroad_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_ParkingLight_Indication_LIN_ParkingLight_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_PhoneButtonIndication_cmd_LIN_PhoneButtonIndication_cmd : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_RearFog_Indication_LIN_RearFog_Indication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_RearWorkProjector_Indicati_LIN_RearWorkProjector_Indicati : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_ShortPulseMaxLength_LIN_ShortPulseMaxLength : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_Up_DeviceIndication_LIN_Up_DeviceIndication : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_AlmClkCurAlarm_stat_sg_LIN_AlmClkCurAlarm_stat_sg : 2;
  Rte_BitType Rte_TxUpdate_TestLin_LIN_IntLghtModeInd_cmd_sg_LIN_IntLghtModeInd_cmd_sg : 2;
  Rte_BitType Rte_TxUpdate_TestLin_TCS_Indication_TCS_Indication : 2;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_ABSInhibitRqstDenied_ABSInhibitRqstDenied : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_ABS_Indication_ABS_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_ATC_Indication_ATC_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_AntCtrl_stat_P_Debug_PVT_PEPS_AntCtrl_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntP1_X_Debug_PVT_PEPS_AntP1_X : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntP1_Y_Debug_PVT_PEPS_AntP1_Y : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntPi_X_Debug_PVT_PEPS_AntPi_X : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntPi_Y_Debug_PVT_PEPS_AntPi_Y : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP1_stat_P_Debug_PVT_PEPS_GainP1_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP2_stat_P_Debug_PVT_PEPS_GainP2_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP3_stat_P_Debug_PVT_PEPS_GainP3_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP4_stat_P_Debug_PVT_PEPS_GainP4_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_Logic_stat_P_Debug_PVT_PEPS_Logic_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P1_MaxRSSI_P_Debug_PVT_PEPS_P1_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P2_MaxRSSI_P_Debug_PVT_PEPS_P2_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P3_MaxRSSI_P_Debug_PVT_PEPS_P3_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P4_MaxRSSI_P_Debug_PVT_PEPS_P4_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_VDSI_stat_P_Debug_PVT_PEPS_VDSI_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_12VDCDCFault_Debug_PVT_SCIM_RD_12VDCDCFault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_12VDCDCVolt_Debug_PVT_SCIM_RD_12VDCDCVolt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_12VLivingVolt_Debug_PVT_SCIM_RD_12VLivingVolt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_12VParkedVolt_Debug_PVT_SCIM_RD_12VParkedVolt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI01_1_Debug_PVT_SCIM_RD_ADI01 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI02_1_Debug_PVT_SCIM_RD_ADI02 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI03_1_Debug_PVT_SCIM_RD_ADI03 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI04_1_Debug_PVT_SCIM_RD_ADI04 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI05_1_Debug_PVT_SCIM_RD_ADI05 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI06_1_Debug_PVT_SCIM_RD_ADI06 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI07_1_Debug_PVT_SCIM_RD_ADI07 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI08_1_Debug_PVT_SCIM_RD_ADI08 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI09_1_Debug_PVT_SCIM_RD_ADI09 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI10_1_Debug_PVT_SCIM_RD_ADI10 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI11_1_Debug_PVT_SCIM_RD_ADI11 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI12_1_Debug_PVT_SCIM_RD_ADI12 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI13_1_Debug_PVT_SCIM_RD_ADI13 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI14_1_Debug_PVT_SCIM_RD_ADI14 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI15_1_Debug_PVT_SCIM_RD_ADI15 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI16_1_Debug_PVT_SCIM_RD_ADI16 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS1_Fault_1_Debug_PVT_SCIM_RD_BHS1_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS1_Volt_1_Debug_PVT_SCIM_RD_BHS1_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS2_Fault_1_Debug_PVT_SCIM_RD_BHS2_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS2_Volt_1_Debug_PVT_SCIM_RD_BHS2_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS3_Fault_1_Debug_PVT_SCIM_RD_BHS3_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS3_Volt_1_Debug_PVT_SCIM_RD_BHS3_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS4_Fault_1_Debug_PVT_SCIM_RD_BHS4_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS4_Volt_1_Debug_PVT_SCIM_RD_BHS4_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_DAI1_1_Debug_PVT_SCIM_RD_DAI1 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_DAI2_1_Debug_PVT_SCIM_RD_DAI2 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_VBAT_Debug_PVT_SCIM_RD_VBAT : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Duty_Debug_PVT_SCIM_RD_WHS1_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Fault_Debug_PVT_SCIM_RD_WHS1_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Freq_Debug_PVT_SCIM_RD_WHS1_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Volt_Debug_PVT_SCIM_RD_WHS1_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Duty_Debug_PVT_SCIM_RD_WHS2_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Fault_Debug_PVT_SCIM_RD_WHS2_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Freq_Debug_PVT_SCIM_RD_WHS2_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Volt_Debug_PVT_SCIM_RD_WHS2_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Duty_Debug_PVT_SCIM_RD_WLS1_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Fault_Debug_PVT_SCIM_RD_WLS1_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Freq_Debug_PVT_SCIM_RD_WLS1_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Volt_Debug_PVT_SCIM_RD_WLS1_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Duty_Debug_PVT_SCIM_RD_WLS2_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Fault_Debug_PVT_SCIM_RD_WLS2_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Freq_Debug_PVT_SCIM_RD_WLS2_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Volt_Debug_PVT_SCIM_RD_WLS2_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Duty_Debug_PVT_SCIM_RD_WLS3_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Fault_Debug_PVT_SCIM_RD_WLS3_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Freq_Debug_PVT_SCIM_RD_WLS3_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Volt_Debug_PVT_SCIM_RD_WLS3_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_DoorLock_stat_DoorLock_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_ESC_Indication_ESC_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL2_FSP1IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL3_FSP1IndicationCmdL3 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL4_FSP1IndicationCmdL4 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL5_FSP1IndicationCmdL5 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP2IndicationCmdL1_FSP2IndicationCmdL1 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP2IndicationCmdL2_FSP2IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP2IndicationCmdL3_FSP2IndicationCmdL3 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP3IndicationCmdL2_FSP3IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP4IndicationCmdL2_FSP4IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ACCOrCCIndication_LIN_ACCOrCCIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ASLIndication_LIN_ASLIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Adjust_DeviceIndication_LIN_Adjust_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_AudioSystemStatus_LIN_AudioSystemStatus : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_AudioVolumeIndicationCmd_LIN_AudioVolumeIndicationCmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_BTStatus_LIN_BTStatus : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DaytimeRunningLight_Indica_LIN_DaytimeRunningLight_Indica : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DifflockOnOff_Indication_LIN_DifflockOnOff_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DoorAutoFuncInd_cmd_LIN_DoorAutoFuncInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Down_DeviceIndication_LIN_Down_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DrivingLightPlus_Indicatio_LIN_DrivingLightPlus_Indicatio : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DrivingLight_Indication_LIN_DrivingLight_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_EscButtonMuddySiteDeviceIn_LIN_EscButtonMuddySiteDeviceIn : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_FCW_DeviceIndication_LIN_FCW_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_FrontFog_Indication_LIN_FrontFog_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLghtLvlIndScaled_cmd_LIN_IntLghtLvlIndScaled_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLghtOffModeInd_cmd_LIN_IntLghtOffModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLightMaxModeInd_cmd_LIN_IntLightMaxModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLightNightModeInd_cmd_LIN_IntLightNightModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLightRestingModeInd_cmd_LIN_IntLightRestingModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_LKS_DeviceIndication_LIN_LKS_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_M1_DeviceIndication_LIN_M1_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_M2_DeviceIndication_LIN_M2_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_M3_DeviceIndication_LIN_M3_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Offroad_Indication_LIN_Offroad_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ParkingLight_Indication_LIN_ParkingLight_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_PhoneButtonIndication_cmd_LIN_PhoneButtonIndication_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_RearFog_Indication_LIN_RearFog_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_RearWorkProjector_Indicati_LIN_RearWorkProjector_Indicati : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ShortPulseMaxLength_LIN_ShortPulseMaxLength : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Up_DeviceIndication_LIN_Up_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_AlmClkCurAlarm_stat_sg_LIN_AlmClkCurAlarm_stat_sg : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLghtModeInd_cmd_sg_LIN_IntLghtModeInd_cmd_sg : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_TCS_Indication_TCS_Indication : 1;
} Rte_OsApplication_Trusted_Core0_TxUpdateFlagsType;

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_OsApplication_Trusted_Core0_TxUpdateFlagsType, RTE_VAR_ZERO_INIT) Rte_OsApplication_Trusted_Core0_TxUpdateFlags; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

/* TxUpdateFlags for ComSendSignalProxy without IOCs */

typedef struct
{
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_ABSInhibitRqstDenied_ABSInhibitRqstDenied : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_ABS_Indication_ABS_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_ATC_Indication_ATC_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_AntCtrl_stat_P_Debug_PVT_PEPS_AntCtrl_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntP1_X_Debug_PVT_PEPS_AntP1_X : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntP1_Y_Debug_PVT_PEPS_AntP1_Y : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntPi_X_Debug_PVT_PEPS_AntPi_X : 1;
  Rte_BitType Rte_TxUpdateProxy_TP_Debug_PVT_PEPS_AntPi_Y_Debug_PVT_PEPS_AntPi_Y : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP1_stat_P_Debug_PVT_PEPS_GainP1_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP2_stat_P_Debug_PVT_PEPS_GainP2_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP3_stat_P_Debug_PVT_PEPS_GainP3_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_GainP4_stat_P_Debug_PVT_PEPS_GainP4_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_Logic_stat_P_Debug_PVT_PEPS_Logic_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P1_MaxRSSI_P_Debug_PVT_PEPS_P1_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P2_MaxRSSI_P_Debug_PVT_PEPS_P2_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P3_MaxRSSI_P_Debug_PVT_PEPS_P3_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_P4_MaxRSSI_P_Debug_PVT_PEPS_P4_MaxRSSI : 1;
  Rte_BitType Rte_TxUpdateProxy_Telegram_Debug_PVT_PEPS_VDSI_stat_P_Debug_PVT_PEPS_VDSI_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_12VDCDCFault_Debug_PVT_SCIM_RD_12VDCDCFault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_12VDCDCVolt_Debug_PVT_SCIM_RD_12VDCDCVolt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_12VLivingVolt_Debug_PVT_SCIM_RD_12VLivingVolt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_12VParkedVolt_Debug_PVT_SCIM_RD_12VParkedVolt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI01_1_Debug_PVT_SCIM_RD_ADI01 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI02_1_Debug_PVT_SCIM_RD_ADI02 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI03_1_Debug_PVT_SCIM_RD_ADI03 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI04_1_Debug_PVT_SCIM_RD_ADI04 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI05_1_Debug_PVT_SCIM_RD_ADI05 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI06_1_Debug_PVT_SCIM_RD_ADI06 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI07_1_Debug_PVT_SCIM_RD_ADI07 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI08_1_Debug_PVT_SCIM_RD_ADI08 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI09_1_Debug_PVT_SCIM_RD_ADI09 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI10_1_Debug_PVT_SCIM_RD_ADI10 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI11_1_Debug_PVT_SCIM_RD_ADI11 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI12_1_Debug_PVT_SCIM_RD_ADI12 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI13_1_Debug_PVT_SCIM_RD_ADI13 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI14_1_Debug_PVT_SCIM_RD_ADI14 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI15_1_Debug_PVT_SCIM_RD_ADI15 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_ADI16_1_Debug_PVT_SCIM_RD_ADI16 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS1_Fault_1_Debug_PVT_SCIM_RD_BHS1_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS1_Volt_1_Debug_PVT_SCIM_RD_BHS1_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS2_Fault_1_Debug_PVT_SCIM_RD_BHS2_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS2_Volt_1_Debug_PVT_SCIM_RD_BHS2_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS3_Fault_1_Debug_PVT_SCIM_RD_BHS3_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS3_Volt_1_Debug_PVT_SCIM_RD_BHS3_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS4_Fault_1_Debug_PVT_SCIM_RD_BHS4_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DobhsCtrlInterface_Debug_PVT_SCIM_RD_BHS4_Volt_1_Debug_PVT_SCIM_RD_BHS4_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_DAI1_1_Debug_PVT_SCIM_RD_DAI1 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_AdiInterfaces_Debug_PVT_SCIM_RD_DAI2_1_Debug_PVT_SCIM_RD_DAI2 : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_Do12VInterface_Debug_PVT_SCIM_RD_VBAT_Debug_PVT_SCIM_RD_VBAT : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Duty_Debug_PVT_SCIM_RD_WHS1_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Fault_Debug_PVT_SCIM_RD_WHS1_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Freq_Debug_PVT_SCIM_RD_WHS1_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS1_Volt_Debug_PVT_SCIM_RD_WHS1_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Duty_Debug_PVT_SCIM_RD_WHS2_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Fault_Debug_PVT_SCIM_RD_WHS2_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Freq_Debug_PVT_SCIM_RD_WHS2_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WHS2_Volt_Debug_PVT_SCIM_RD_WHS2_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Duty_Debug_PVT_SCIM_RD_WLS1_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Fault_Debug_PVT_SCIM_RD_WLS1_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Freq_Debug_PVT_SCIM_RD_WLS1_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS1_Volt_Debug_PVT_SCIM_RD_WLS1_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Duty_Debug_PVT_SCIM_RD_WLS2_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Fault_Debug_PVT_SCIM_RD_WLS2_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Freq_Debug_PVT_SCIM_RD_WLS2_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS2_Volt_Debug_PVT_SCIM_RD_WLS2_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Duty_Debug_PVT_SCIM_RD_WLS3_Duty : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Fault_Debug_PVT_SCIM_RD_WLS3_Fault : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Freq_Debug_PVT_SCIM_RD_WLS3_Freq : 1;
  Rte_BitType Rte_TxUpdateProxy_PVTApp_DowhsDowlsInterface_Debug_PVT_SCIM_RD_WLS3_Volt_Debug_PVT_SCIM_RD_WLS3_Volt : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_DoorLock_stat_DoorLock_stat : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_ESC_Indication_ESC_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL2_FSP1IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL3_FSP1IndicationCmdL3 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL4_FSP1IndicationCmdL4 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP1IndicationCmdL5_FSP1IndicationCmdL5 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP2IndicationCmdL1_FSP2IndicationCmdL1 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP2IndicationCmdL2_FSP2IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP2IndicationCmdL3_FSP2IndicationCmdL3 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP3IndicationCmdL2_FSP3IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_FSP4IndicationCmdL2_FSP4IndicationCmdL2 : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ACCOrCCIndication_LIN_ACCOrCCIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ASLIndication_LIN_ASLIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Adjust_DeviceIndication_LIN_Adjust_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_AudioSystemStatus_LIN_AudioSystemStatus : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_AudioVolumeIndicationCmd_LIN_AudioVolumeIndicationCmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_BTStatus_LIN_BTStatus : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DaytimeRunningLight_Indica_LIN_DaytimeRunningLight_Indica : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DifflockOnOff_Indication_LIN_DifflockOnOff_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DoorAutoFuncInd_cmd_LIN_DoorAutoFuncInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Down_DeviceIndication_LIN_Down_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DrivingLightPlus_Indicatio_LIN_DrivingLightPlus_Indicatio : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_DrivingLight_Indication_LIN_DrivingLight_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_EscButtonMuddySiteDeviceIn_LIN_EscButtonMuddySiteDeviceIn : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_FCW_DeviceIndication_LIN_FCW_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_FrontFog_Indication_LIN_FrontFog_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLghtLvlIndScaled_cmd_LIN_IntLghtLvlIndScaled_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLghtOffModeInd_cmd_LIN_IntLghtOffModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLightMaxModeInd_cmd_LIN_IntLightMaxModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLightNightModeInd_cmd_LIN_IntLightNightModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLightRestingModeInd_cmd_LIN_IntLightRestingModeInd_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_LKS_DeviceIndication_LIN_LKS_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_M1_DeviceIndication_LIN_M1_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_M2_DeviceIndication_LIN_M2_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_M3_DeviceIndication_LIN_M3_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Offroad_Indication_LIN_Offroad_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ParkingLight_Indication_LIN_ParkingLight_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_PhoneButtonIndication_cmd_LIN_PhoneButtonIndication_cmd : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_RearFog_Indication_LIN_RearFog_Indication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_RearWorkProjector_Indicati_LIN_RearWorkProjector_Indicati : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_ShortPulseMaxLength_LIN_ShortPulseMaxLength : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_Up_DeviceIndication_LIN_Up_DeviceIndication : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_AlmClkCurAlarm_stat_sg_LIN_AlmClkCurAlarm_stat_sg : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_LIN_IntLghtModeInd_cmd_sg_LIN_IntLghtModeInd_cmd_sg : 1;
  Rte_BitType Rte_TxUpdateProxy_TestLin_TCS_Indication_TCS_Indication : 1;
} Rte_OsApplication_Untrusted_Core0_TxUpdateFlagsType;

#  define RTE_START_SEC_VAR_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_OsApplication_Untrusted_Core0_TxUpdateFlagsType, RTE_VAR_ZERO_INIT) Rte_OsApplication_Untrusted_Core0_TxUpdateFlags; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


typedef struct
{
  Rte_BitType Rte_RxTimeout_DiagInfoILCP1_oILCP1toCIOM_L1_oLIN00_051a4e47_Rx : 1;
  Rte_BitType Rte_RxTimeout_FSP1DiagInfoL1_oFSP1_Frame_L1_oLIN00_f04712d6_Rx : 1;
  Rte_BitType Rte_RxTimeout_FSP1ResponseErrorL1_oFSP1_Frame_L1_oLIN00_b9e1fc6c_Rx : 1;
  Rte_BitType Rte_RxTimeout_FSP2DiagInfoL1_oFSP2_Frame_L1_oLIN00_f8caf847_Rx : 1;
  Rte_BitType Rte_RxTimeout_FSP2ResponseErrorL1_oFSP2_Frame_L1_oLIN00_a793a78f_Rx : 1;
  Rte_BitType Rte_RxTimeout_LIN_DoorAutoFuncBtn_stat_oILCP1toCIOM_L1_oLIN00_0dc2e67f_Rx : 1;
  Rte_BitType Rte_RxTimeout_LIN_IntLghtDimmingLvlDecBtn_s_oILCP1toCIOM_L1_oLIN00_0a50c243_Rx : 1;
  Rte_BitType Rte_RxTimeout_LIN_IntLghtDimmingLvlIncBtn_s_oILCP1toCIOM_L1_oLIN00_34c0f447_Rx : 1;
  Rte_BitType Rte_RxTimeout_LIN_IntLghtModeSelrFreeWheel_s_oILCP1toCIOM_L1_oLIN00_98c2e509_Rx : 1;
  Rte_BitType Rte_RxTimeout_ResponseErrorILCP1_oILCP1toCIOM_L1_oLIN00_44250bf0_Rx : 1;
  Rte_BitType Rte_RxTimeout_SwitchDetectionNeeded1L1_oFSP1_Frame_L1_oLIN00_099b825d_Rx : 1;
  Rte_BitType Rte_RxTimeout_SwitchDetectionNeeded2L1_oFSP2_Frame_L1_oLIN00_6fec6f8a_Rx : 1;
} Rte_OsApplication_Untrusted_Core0_RxTimeoutFlagsType;

#  define RTE_START_SEC_VAR_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_OsApplication_Untrusted_Core0_RxTimeoutFlagsType, RTE_VAR_ZERO_INIT) Rte_OsApplication_Untrusted_Core0_RxTimeoutFlags;

#  define RTE_STOP_SEC_VAR_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


/**********************************************************************************************************************
 * Buffer for inter-runnable variables
 *********************************************************************************************************************/
#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(DtMemoryProtectionDataElementType, RTE_VAR_INIT) Rte_Irv_StartApplication_IrvMemoryProtectionData; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_Irv_StartApplication_IrvOccuranceCounterDid; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_INIT) Rte_Irv_StartApplicationTrusted_IrvValue; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


/**********************************************************************************************************************
 * RTE internal IOC replacement
 *********************************************************************************************************************/

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_NOINIT) Rte_ioc_Rte_CS_ServerQueue_IOHWAB_RficNRESDio_P_Read_Queue[1U];

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_ZERO_INIT) Rte_ioc_Rte_CS_ServerQueue_IOHWAB_RficNRESDio_P_Read_tail;

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_ZERO_INIT) Rte_ioc_Rte_CS_ServerQueue_IOHWAB_RficNRESDio_P_Read_head;

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  Rte_BitType Rte_CS_ServerQueue_IOHWAB_RficNRESDio_P_Read_overflow0 : 1;
  Rte_BitType Rte_CS_ServerQueue_IOHWAB_RficNRESDio_P_Read_overflow1 : 1;
} Rte_OsApplication_Trusted_Core0_IocOverflowFlagsType;

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_OsApplication_Trusted_Core0_IocOverflowFlagsType, RTE_VAR_ZERO_INIT) Rte_OsApplication_Trusted_Core0_IocOverflowFlags;

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */



/**********************************************************************************************************************
 * Internal C/S connections
 *********************************************************************************************************************/

/* Queue element type definitions for internal C/S connections */

typedef struct
{
  Rte_BitType Rte_Idle_CDD_RFIC_RficNRESDio_R_Read : 1;
} Rte_OsApplication_Trusted_Core0_ClientIdleFlagsType;

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_OsApplication_Trusted_Core0_ClientIdleFlagsType, RTE_VAR_INIT) Rte_OsApplication_Trusted_Core0_ClientIdleFlags;

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN01_4323cd84_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN01_4323cd84_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN01_4323cd84_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN01_4323cd84_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN01_4323cd84_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN02_a8147687_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN02_a8147687_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN02_a8147687_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN02_a8147687_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN02_a8147687_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN03_47d61db9_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN03_47d61db9_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN03_47d61db9_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN03_47d61db9_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN03_47d61db9_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode;

typedef struct
{
  uint8 Rte_ClientId;
  ComM_ModeType ComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState;

typedef struct
{
  uint8 Rte_ClientId;
  Dem_OperationCycleStateType CycleState; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState;


typedef struct
{
  boolean Rte_CallCompleted;
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget;

typedef struct
{
  uint8 Rte_ClientId;
  EcuM_StateType targetState; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  EcuM_ModeType resetSleepMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget;


typedef struct
{
  boolean Rte_CallCompleted;
  IOHWAB_UINT8 ReadValue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_IOHWAB_RficNRESDio_P_Read;

typedef struct
{
  boolean Rte_CallCompleted;
} Rte_CS_ClientQueue2Type_IOHWAB_RficNRESDio_P_Read;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_IOHWAB_RficNRESDio_P_Read, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  P2VAR(Rte_CS_ClientQueue2Type_IOHWAB_RficNRESDio_P_Read, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_IOHWAB_RficNRESDio_P_Read;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_IOHWAB_RficNRESDio_P_Read;

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_Backbone1J1939_2a22de3d_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_Backbone1J1939_2a22de3d_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_Backbone1J1939_2a22de3d_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_Backbone2_3f947ba3_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_Backbone2_3f947ba3_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_Backbone2_3f947ba3_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_Backbone2_3f947ba3_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_CabSubnet_aa77b0b0_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_CabSubnet_aa77b0b0_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_CabSubnet_aa77b0b0_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_FMSNet_05490e3d_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_FMSNet_05490e3d_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_FMSNet_05490e3d_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_FMSNet_05490e3d_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_FMSNet_05490e3d_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_FMSNet_05490e3d_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_FMSNet_05490e3d_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN00_ace1a6ba_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN00_ace1a6ba_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN00_ace1a6ba_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN00_ace1a6ba_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN01_4323cd84_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN01_4323cd84_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN01_4323cd84_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN01_4323cd84_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN01_4323cd84_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN01_4323cd84_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN01_4323cd84_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN01_4323cd84_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN01_4323cd84_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN01_4323cd84_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN02_a8147687_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN02_a8147687_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN02_a8147687_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN02_a8147687_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN02_a8147687_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN02_a8147687_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN02_a8147687_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN02_a8147687_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN02_a8147687_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN02_a8147687_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN03_47d61db9_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN03_47d61db9_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN03_47d61db9_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN03_47d61db9_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN03_47d61db9_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN03_47d61db9_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN03_47d61db9_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN03_47d61db9_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN03_47d61db9_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN03_47d61db9_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN04_a50a06c0_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN04_a50a06c0_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_LIN04_a50a06c0_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_LIN04_a50a06c0_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_LIN04_a50a06c0_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_LIN04_a50a06c0_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_LIN04_a50a06c0_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_SecuritySubnet_7cec9a61_GetCurrentComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueue_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_UR_CN_SecuritySubnet_7cec9a61_RequestComMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode, RTE_CONST) Rte_CS_ClientConfig_ComM_UR_CN_SecuritySubnet_7cec9a61_RequestComMode[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState, RTE_VAR_NOINIT) Rte_CS_ServerQueue_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_PpDemOpCycle_DemOperationCycle_0_SetOperationCycleState; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState, RTE_CONST) Rte_CS_ClientConfig_DemMaster_OsApplication_Untrusted_Core0_OpCycle_DemOperationCycle_0_SetOperationCycleState[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget, RTE_VAR_NOINIT) Rte_CS_ServerQueue_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget, RTE_VAR_NOINIT) Rte_CS_ClientQueue_StartApplication_EcuM_ShutdownTarget_SelectShutdownTarget; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget, RTE_CONST) Rte_CS_ClientConfig_EcuM_EcuM_ShutdownTarget_SelectShutdownTarget[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ClientQueueType_IOHWAB_RficNRESDio_P_Read, RTE_VAR_ZERO_INIT) Rte_CS_ClientQueue_CDD_RFIC_RficNRESDio_R_Read; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ClientQueue2Type_IOHWAB_RficNRESDio_P_Read, RTE_VAR_ZERO_INIT) Rte_CS_ClientQueue2_CDD_RFIC_RficNRESDio_R_Read; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_OsApplication_Trusted_Core0_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_IOHWAB_RficNRESDio_P_Read, RTE_CONST) Rte_CS_ClientConfig_IOHWAB_RficNRESDio_P_Read[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */



/**********************************************************************************************************************
 * Data structures for mode management
 *********************************************************************************************************************/


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(BswM_ESH_Mode, RTE_VAR_INIT) Rte_ModeMachine_BswM_Switch_ESH_ModeSwitch_BswM_MDGP_ESH_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


# endif /* defined(RTE_CORE) */

#endif /* _RTE_TYPE_H */

/**********************************************************************************************************************
 MISRA 2004 violations and justifications
 *********************************************************************************************************************/

/* module specific MISRA deviations:
   MD_Rte_3408:  MISRA rule: 8.8
     Reason:     For the purpose of monitoring during calibration or debugging it is necessary to use non-static declarations.
                 This is covered in the MISRA C compliance section of the Rte specification.
     Risk:       No functional risk.
     Prevention: Not required.

   MD_Rte_3629:  MISRA rule: 12.12
     Reason:     For an efficient usage of memory the swapping of memory is essential. If data is sequential accessed
                 and not affected by other data the only solution with a type safety access is the usage of unions.
     Risk:       Wrong implementations could remain undetected.
     Prevention: Code inspection and test of different source code variants by the component test suites.

   MD_Rte_Qac:
     Reason:     This justification is used as summary justification for all deviations caused by wrong analysis tool results.
                 The used analysis tool QAC 7.0 sometimes creates wrong messages. Those deviations are no issues in the RTE code.
     Risk:       No functional risk.
     Prevention: Not required.

*/
