$date
	Fri Oct 22 02:38:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tmux $end
$var wire 1 ! ty $end
$var integer 32 " i [31:0] $end
$var integer 32 # j [31:0] $end
$var reg 1 $ t1 $end
$var reg 1 % t2 $end
$var reg 1 & t3 $end
$var reg 1 ' t4 $end
$var reg 1 ( ts1 $end
$var reg 1 ) ts2 $end
$scope module uut $end
$var wire 1 * i1 $end
$var wire 1 + i2 $end
$var wire 1 , i3 $end
$var wire 1 - i4 $end
$var wire 1 . s1 $end
$var wire 1 / s2 $end
$var reg 1 0 y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
0/
0.
0-
0,
0+
1*
0)
0(
0'
0&
0%
1$
b0 #
b0 "
1!
$end
#5
00
0!
1)
1/
b1 "
#10
1(
1.
0)
0/
b10 "
#15
1)
1/
b11 "
#20
0(
0.
0)
0/
1%
1+
0$
0*
b1 #
b0 "
#25
10
1!
1)
1/
b1 "
#30
00
0!
1(
1.
0)
0/
b10 "
#35
1)
1/
b11 "
#40
0(
0.
0)
0/
1&
1,
0%
0+
b10 #
b0 "
#45
1)
1/
b1 "
#50
10
1!
1(
1.
0)
0/
b10 "
#55
00
0!
1)
1/
b11 "
#60
0(
0.
0)
0/
1'
1-
0&
0,
b11 #
b0 "
#65
1)
1/
b1 "
#70
1(
1.
0)
0/
b10 "
#75
10
1!
1)
1/
b11 "
#80
b100 #
b100 "
