/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [14:0] _02_;
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [33:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_7z | celloutsig_1_2z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z | celloutsig_0_4z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_2z | celloutsig_0_7z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[133]);
  assign celloutsig_1_7z = celloutsig_1_3z[9] | celloutsig_1_0z;
  assign celloutsig_0_25z = celloutsig_0_9z[20] | celloutsig_0_10z;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { in_data[31:30], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  reg [14:0] _10_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 15'h0000;
    else _10_ <= in_data[32:18];
  assign { _02_[14:8], _00_, _02_[6:0] } = _10_;
  assign celloutsig_1_10z = in_data[164:144] & { celloutsig_1_1z[5:3], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_4z[9:0] & { celloutsig_1_10z[12:9], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_18z };
  assign celloutsig_0_4z = { _01_, _01_ } / { 1'h1, _01_[2:0], _01_, celloutsig_0_2z };
  assign celloutsig_0_26z = { _02_[6:0], celloutsig_0_25z } / { 1'h1, _01_[3:0], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_1_9z = celloutsig_1_3z[10:6] == { celloutsig_1_5z[7:4], celloutsig_1_7z };
  assign celloutsig_1_13z = celloutsig_1_10z[11:9] == celloutsig_1_4z[11:9];
  assign celloutsig_0_2z = in_data[85:76] > { celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[158:150] > in_data[182:174];
  assign celloutsig_1_6z = celloutsig_1_5z[12:8] || celloutsig_1_5z[11:7];
  assign celloutsig_0_8z = in_data[26:3] || { celloutsig_0_7z, _02_[14:8], _00_, _02_[6:0], celloutsig_0_7z, _01_, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_12z[9:0] || celloutsig_0_12z[16:7];
  assign celloutsig_1_15z = - { in_data[149:140], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_9z = - { in_data[85:83], _02_[14:8], _00_, _02_[6:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_3z = - { celloutsig_1_1z[7:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = - { in_data[172], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_11z = & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_27z = & { celloutsig_0_23z, _01_[3:2] };
  assign celloutsig_1_14z = | celloutsig_1_1z[7:4];
  assign celloutsig_0_10z = | in_data[64:54];
  assign celloutsig_0_1z = ~^ { in_data[47:43], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[135:125], celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_3z[12:2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[139:129] >> { in_data[179:171], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_3z[5], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_6z } >>> { celloutsig_1_15z[8:6], celloutsig_1_12z };
  assign celloutsig_0_12z = { _02_[14:8], _00_, _02_[6:2], celloutsig_0_8z, _01_, celloutsig_0_11z } >>> { celloutsig_0_0z[4:1], celloutsig_0_1z, _02_[14:8], _00_, _02_[6:0] };
  assign celloutsig_1_8z = ~((celloutsig_1_1z[9] & celloutsig_1_5z[8]) | celloutsig_1_3z[4]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z & _01_[2]) | celloutsig_0_2z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[46:41];
  assign _02_[7] = _00_;
  assign { out_data[131:128], out_data[105:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
