
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 754604                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489436                       # Number of bytes of host memory used
host_op_rate                                   850729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3814.55                       # Real time elapsed on the host
host_tick_rate                              278564645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2878478054                       # Number of instructions simulated
sim_ops                                    3245151353                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       411144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        822245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 173325527                       # Number of branches fetched
system.switch_cpus.committedInsts           878478053                       # Number of instructions committed
system.switch_cpus.committedOps             997393899                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200322                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200322                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    268595259                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    258817292                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    139271541                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19640655                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     806242596                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            806242596                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1362170341                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    710129342                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           197218956                       # Number of load instructions
system.switch_cpus.num_mem_refs             331099693                       # number of memory refs
system.switch_cpus.num_store_insts          133880737                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     155710075                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            155710075                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    209158403                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    124513552                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         559448943     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3682006      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        20329709      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        13444984      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5534218      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       18333892      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     22064805      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         3088144      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       19145381      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1222199      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        197218956     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       133880737     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          997393974                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1932316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3864632                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            229                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             410570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       228387                       # Transaction distribution
system.membus.trans_dist::CleanEvict           182716                       # Transaction distribution
system.membus.trans_dist::ReadExReq               572                       # Transaction distribution
system.membus.trans_dist::ReadExResp              572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        410570                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       617972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       615415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1233387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1233387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     41018112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     40841600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     81859712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81859712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            411142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  411142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              411142                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1516419201                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1509607417                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3912319348                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1931360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       967584                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1375942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1931360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5796948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5796948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    341953664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341953664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          411210                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29233536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2343526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010871                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2343249     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    277      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2343526                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2844532140                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4028878860                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     26366976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          26366976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     14651136                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       14651136                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       205992                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             205992                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       114462                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            114462                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     24813653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             24813653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      13788013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            13788013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      13788013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     24813653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            38601666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    228924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    411440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001165065444                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        12783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        12783                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1003657                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            216272                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     205992                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    114462                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   411984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  228924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   544                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            27922                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            27892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            30095                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            29213                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            28000                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            29828                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            32104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            27128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            24437                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            21882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           24044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           21067                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           19667                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           18892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           24524                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           24745                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            14394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            13514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            14992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13570                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            15642                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            17402                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            16652                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            14970                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            13132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           14648                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           12448                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           12172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           11324                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           14690                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           14993                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  8990515210                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2057200000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            16705015210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21851.34                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40601.34                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  206791                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 107256                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.26                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.85                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               411984                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              228924                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 205730                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 205710                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 12172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 12179                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 12789                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 12789                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 12784                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 12786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 12786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 12784                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 12784                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 12784                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 12783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       326296                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.597470                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.253739                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    24.197407                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        23229      7.12%      7.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       297385     91.14%     98.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          985      0.30%     98.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319         4404      1.35%     99.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           63      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447          209      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       326296                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        12783                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     32.186185                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.499229                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.389161                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              5      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            52      0.41%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          254      1.99%      2.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          766      5.99%      8.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1350     10.56%     18.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1876     14.68%     33.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2028     15.86%     49.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1891     14.79%     64.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         1480     11.58%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1178      9.22%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          790      6.18%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          493      3.86%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          280      2.19%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          177      1.38%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           86      0.67%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           46      0.36%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           17      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            6      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            5      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        12783                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        12783                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.906829                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.901312                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.429694                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             605      4.73%      4.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               7      0.05%      4.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12154     95.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               8      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               9      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        12783                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              26332160                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  34816                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               14649792                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               26366976                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            14651136                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       24.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       13.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    24.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    13.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.30                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062582790056                       # Total gap between requests
system.mem_ctrls0.avgGap                   3315866.83                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     26332160                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     14649792                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 24780887.940094981343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 13786747.987924268469                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       411984                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       228924                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  16705015210                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24491846364503                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40547.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 106986800.70                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1052086140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           559197045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1279902120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         565727940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    142592276730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    287959588800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      517889314215                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       487.379579                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 747137991718                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 279979083200                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1277667300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           679096275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1657779480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         629145720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    171651643380                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    263487005280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      523262872875                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       492.436572                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 683227391785                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 343889683133                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     26259200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          26259200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     14582400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       14582400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       205150                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             205150                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       113925                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            113925                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     24712226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             24712226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      13723326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            13723326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      13723326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     24712226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            38435552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    227850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    409803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001258234924                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        12721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        12721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1000739                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            215234                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     205150                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    113925                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   410300                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  227850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   497                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            28308                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            27905                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            29509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            29051                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            27761                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            29975                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            32096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            27202                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            24110                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            21372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           23435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           21132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           20259                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           18950                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           24131                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           24607                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            14654                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            13466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            14316                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            14300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15860                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            17466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            16525                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            12784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           14192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           12624                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           12584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           11170                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           14750                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           14900                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  8957371216                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2049015000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            16641177466                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21857.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40607.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  205978                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 106682                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.26                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.82                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               410300                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              227850                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 204912                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 204891                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 12137                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 12142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 12723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 12723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 12722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 12721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 12721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 12721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 12721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       324964                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.576790                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.217381                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    24.576614                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        23246      7.15%      7.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       297069     91.42%     98.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4423      1.36%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          191      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           16      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       324964                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        12721                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.212483                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    30.470174                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.578245                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              4      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            58      0.46%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          289      2.27%      2.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          750      5.90%      8.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1411     11.09%     19.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1844     14.50%     34.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1937     15.23%     49.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1821     14.31%     63.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         1566     12.31%     76.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1101      8.65%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          787      6.19%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          494      3.88%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          283      2.22%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          182      1.43%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          107      0.84%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           45      0.35%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           24      0.19%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           12      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        12721                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        12721                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.909048                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.903798                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.418684                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             580      4.56%      4.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               5      0.04%      4.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           12129     95.35%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        12721                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              26227392                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  31808                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               14580544                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               26259200                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            14582400                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       24.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       13.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    24.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    13.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.30                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062581596185                       # Total gap between requests
system.mem_ctrls1.avgGap                   3330193.83                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     26227392                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     14580544                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 24682292.000084441155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 13721579.504667457193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       410300                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       227850                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  16641177466                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24510182303305                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40558.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 107571570.35                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1044860460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           555356505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1270891440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         562016520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    142399286130                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    288122057280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      517835003775                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       487.328468                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 747562702910                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 279554372008                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1275382500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           677881875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1655101980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         627209100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    171728710230                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    263423454720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      523268275845                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       492.441657                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 683059940053                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 344057134865                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1521174                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1521174                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1521174                       # number of overall hits
system.l2.overall_hits::total                 1521174                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       411142                       # number of demand (read+write) misses
system.l2.demand_misses::total                 411142                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       411142                       # number of overall misses
system.l2.overall_misses::total                411142                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  37563541395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37563541395                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37563541395                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37563541395                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1932316                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1932316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1932316                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1932316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.212772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212772                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.212772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212772                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91363.911726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91363.911726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91363.911726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91363.911726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              228387                       # number of writebacks
system.l2.writebacks::total                    228387                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       411142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            411142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       411142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           411142                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  34044054225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34044054225                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  34044054225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34044054225                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.212772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212772                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.212772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212772                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82803.640166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82803.640166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82803.640166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82803.640166                       # average overall mshr miss latency
system.l2.replacements                         411210                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       739197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           739197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       739197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       739197                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          122                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           122                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   384                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 572                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     47234841                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      47234841                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.598326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.598326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82578.393357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82578.393357                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     42344461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     42344461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.598326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.598326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74028.777972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74028.777972                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1520790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1520790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       410570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          410570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  37516306554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37516306554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1931360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1931360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.212581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91376.151580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91376.151580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       410570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       410570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34001709764                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34001709764                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.212581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82815.865173                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82815.865173                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     8385158                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    419402                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.993128                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.516340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       688.175489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7502.308170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.084006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.915809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4416                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62244554                       # Number of tag accesses
system.l2.tags.data_accesses                 62244554                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    878478129                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2878682555                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    878478129                       # number of overall hits
system.cpu.icache.overall_hits::total      2878682555                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    878478129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2878683423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    878478129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2878683423                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    878478129                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2878682555                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    878478129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2878683423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2878683423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3316455.556452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112268654365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112268654365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    308389506                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        982772943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    308389506                       # number of overall hits
system.cpu.dcache.overall_hits::total       982772943                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1932282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6630040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1932282                       # number of overall misses
system.cpu.dcache.overall_misses::total       6630040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  54913001118                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54913001118                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  54913001118                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54913001118                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    310321788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    989402983                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    310321788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    989402983                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006227                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006701                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006701                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28418.730350                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8282.453970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28418.730350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8282.453970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3000871                       # number of writebacks
system.cpu.dcache.writebacks::total           3000871                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1932282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1932282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1932282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1932282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  53301477930                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53301477930                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  53301477930                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53301477930                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001953                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27584.730350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27584.730350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27584.730350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27584.730350                       # average overall mshr miss latency
system.cpu.dcache.replacements                6629917                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    185509983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       569850304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1931326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5876811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  54860410329                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54860410329                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    187441309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    575727115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28405.567123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9335.064600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1931326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1931326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  53249684445                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53249684445                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27571.567123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27571.567123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    122879523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      412922639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     52590789                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52590789                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    122880479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    413675868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001821                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55011.285565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    69.820452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     51793485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     51793485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54177.285565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54177.285565                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     11000224                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33685367                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           34                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       374466                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       374466                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     11000258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33685500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11013.705882                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2815.533835                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       346110                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       346110                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10179.705882                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10179.705882                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     11000258                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33685500                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     11000258                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33685500                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1056773983                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6630173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.388599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.639836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.359478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33823397629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33823397629                       # Number of data accesses

---------- End Simulation Statistics   ----------
