
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549815 heartbeat IPC: 3.92185 cumulative IPC: 3.92185 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242315 heartbeat IPC: 3.71402 cumulative IPC: 3.81511 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005840 heartbeat IPC: 3.61857 cumulative IPC: 3.74727 (Simulation time: 0 hr 0 min 42 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005840 (Simulation time: 0 hr 0 min 42 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 48142532 heartbeat IPC: 0.249148 cumulative IPC: 0.249148 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 88432153 heartbeat IPC: 0.248203 cumulative IPC: 0.248675 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 129430659 heartbeat IPC: 0.243911 cumulative IPC: 0.247066 (Simulation time: 0 hr 2 min 28 sec) 
Finished CPU 0 instructions: 30000004 cycles: 121424820 cumulative IPC: 0.247066 (Simulation time: 0 hr 2 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.247066 instructions: 30000004 cycles: 121424820
cpu0_DTLB TOTAL     ACCESS:    7874053  HIT:    6296321  MISS:    1577732
cpu0_DTLB LOAD      ACCESS:    7767432  HIT:    6189700  MISS:    1577732
cpu0_DTLB RFO       ACCESS:     106621  HIT:     106621  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74833 cycles
cpu0_ITLB TOTAL     ACCESS:    3254989  HIT:    3254989  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3254989  HIT:    3254989  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577732  HIT:    1575394  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577732  HIT:    1575394  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.191 cycles
cpu0_L1D TOTAL     ACCESS:    7154810  HIT:    4767776  MISS:    2387034
cpu0_L1D LOAD      ACCESS:    6296570  HIT:    3911715  MISS:    2384855
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     748970  HIT:     748970  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        159  MISS:       2179
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 48.3144 cycles
cpu0_L2C TOTAL     ACCESS:    6262269  HIT:    2237478  MISS:    4024791
cpu0_L2C LOAD      ACCESS:    2384767  HIT:     746899  MISS:    1637868
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    3875326  HIT:    1488508  MISS:    2386818
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2071  MISS:        105
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 21.9796 cycles
LLC TOTAL     ACCESS:    4024803  HIT:    2237410  MISS:    1787393
LLC LOAD      ACCESS:    1637847  HIT:    1488182  MISS:     149665
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386851  HIT:     749123  MISS:    1637728
LLC TRANSLATION ACCESS:        105  HIT:        105  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 30.2487 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         93  ROW_BUFFER_MISS:     149572
 DBUS AVG_CONGESTED_CYCLE:    4.00335
 WQ ROW_BUFFER_HIT:       5768  ROW_BUFFER_MISS:    1482176  FULL:      67158


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6308
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

