Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/testPlacaMae_isim_beh.exe" -prj "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/testPlacaMae_beh.prj" "work.testPlacaMae" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/ROM.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/RegistoFlags.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PerifericoSaida.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PerifericoEntrada.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PC.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/MUX_R.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/MUX_PC.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/BancoRegistos.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/ALU.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/RAM.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/Processador.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/MemoriaInstrucoes.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/PlacaMae.vhd" into library work
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/testPlacaMae.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity MemoriaInstrucoes [memoriainstrucoes_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PerifericoEntrada [perifericoentrada_default]
Compiling architecture behavioral of entity PerifericoSaida [perifericosaida_default]
Compiling architecture behavioral of entity MUX_R [mux_r_default]
Compiling architecture behavioral of entity BancoRegistos [bancoregistos_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity ROM [rom_default]
Compiling architecture behavioral of entity RegistoFlags [registoflags_default]
Compiling architecture behavioral of entity MUX_PC [mux_pc_default]
Compiling architecture struct of entity Processador [processador_default]
Compiling architecture struct of entity PlacaMae [placamae_default]
Compiling architecture behavior of entity testplacamae
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 33 VHDL Units
Built simulation executable C:/Xilinx/14.7/ISE_DS/ISE/CA-Project/testPlacaMae_isim_beh.exe
Fuse Memory Usage: 36660 KB
Fuse CPU Usage: 718 ms
