
SMART_HOME_ADMIN.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005300  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000720  00800060  00005300  00005394  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000014  00800780  00800780  00005ab4  2**0
                  ALLOC
  3 .stab         000055b0  00000000  00000000  00005ab4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001eef  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  0000cf53  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000232  00000000  00000000  0000d133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002891  00000000  00000000  0000d365  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001628  00000000  00000000  0000fbf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000013de  00000000  00000000  0001121e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000200  00000000  00000000  000125fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000030f  00000000  00000000  000127fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a56  00000000  00000000  00012b0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00013561  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 60 0e 	jmp	0x1cc0	; 0x1cc0 <__vector_1>
       8:	0c 94 90 0e 	jmp	0x1d20	; 0x1d20 <__vector_2>
       c:	0c 94 c0 0e 	jmp	0x1d80	; 0x1d80 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 42 0b 	jmp	0x1684	; 0x1684 <__vector_12>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	17 e0       	ldi	r17, 0x07	; 7
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e0       	ldi	r30, 0x00	; 0
      68:	f3 e5       	ldi	r31, 0x53	; 83
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	17 e0       	ldi	r17, 0x07	; 7
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b7 e0       	ldi	r27, 0x07	; 7
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 39       	cpi	r26, 0x94	; 148
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 fd 28 	call	0x51fa	; 0x51fa <main>
      8a:	0c 94 7e 29 	jmp	0x52fc	; 0x52fc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 47 29 	jmp	0x528e	; 0x528e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e5       	ldi	r26, 0x55	; 85
     128:	b6 e0       	ldi	r27, 0x06	; 6
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 63 29 	jmp	0x52c6	; 0x52c6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 53 29 	jmp	0x52a6	; 0x52a6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 6f 29 	jmp	0x52de	; 0x52de <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 53 29 	jmp	0x52a6	; 0x52a6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 6f 29 	jmp	0x52de	; 0x52de <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 47 29 	jmp	0x528e	; 0x528e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	85 e5       	ldi	r24, 0x55	; 85
     496:	96 e0       	ldi	r25, 0x06	; 6
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 63 29 	jmp	0x52c6	; 0x52c6 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 4f 29 	jmp	0x529e	; 0x529e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	65 e5       	ldi	r22, 0x55	; 85
     69c:	76 e0       	ldi	r23, 0x06	; 6
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 6b 29 	jmp	0x52d6	; 0x52d6 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 53 29 	jmp	0x52a6	; 0x52a6 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 6f 29 	jmp	0x52de	; 0x52de <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 53 29 	jmp	0x52a6	; 0x52a6 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 6f 29 	jmp	0x52de	; 0x52de <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 53 29 	jmp	0x52a6	; 0x52a6 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 6f 29 	jmp	0x52de	; 0x52de <__epilogue_restores__+0x18>

000008aa <__lesf2>:
     8aa:	a8 e1       	ldi	r26, 0x18	; 24
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 53 29 	jmp	0x52a6	; 0x52a6 <__prologue_saves__+0x18>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	2d 83       	std	Y+5, r18	; 0x05
     8c0:	3e 83       	std	Y+6, r19	; 0x06
     8c2:	4f 83       	std	Y+7, r20	; 0x07
     8c4:	58 87       	std	Y+8, r21	; 0x08
     8c6:	89 e0       	ldi	r24, 0x09	; 9
     8c8:	e8 2e       	mov	r14, r24
     8ca:	f1 2c       	mov	r15, r1
     8cc:	ec 0e       	add	r14, r28
     8ce:	fd 1e       	adc	r15, r29
     8d0:	ce 01       	movw	r24, r28
     8d2:	01 96       	adiw	r24, 0x01	; 1
     8d4:	b7 01       	movw	r22, r14
     8d6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     8da:	8e 01       	movw	r16, r28
     8dc:	0f 5e       	subi	r16, 0xEF	; 239
     8de:	1f 4f       	sbci	r17, 0xFF	; 255
     8e0:	ce 01       	movw	r24, r28
     8e2:	05 96       	adiw	r24, 0x05	; 5
     8e4:	b8 01       	movw	r22, r16
     8e6:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     8ea:	89 85       	ldd	r24, Y+9	; 0x09
     8ec:	82 30       	cpi	r24, 0x02	; 2
     8ee:	40 f0       	brcs	.+16     	; 0x900 <__lesf2+0x56>
     8f0:	89 89       	ldd	r24, Y+17	; 0x11
     8f2:	82 30       	cpi	r24, 0x02	; 2
     8f4:	28 f0       	brcs	.+10     	; 0x900 <__lesf2+0x56>
     8f6:	c7 01       	movw	r24, r14
     8f8:	b8 01       	movw	r22, r16
     8fa:	0e 94 4c 07 	call	0xe98	; 0xe98 <__fpcmp_parts_f>
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <__lesf2+0x58>
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	68 96       	adiw	r28, 0x18	; 24
     904:	e6 e0       	ldi	r30, 0x06	; 6
     906:	0c 94 6f 29 	jmp	0x52de	; 0x52de <__epilogue_restores__+0x18>

0000090a <__floatsisf>:
     90a:	a8 e0       	ldi	r26, 0x08	; 8
     90c:	b0 e0       	ldi	r27, 0x00	; 0
     90e:	eb e8       	ldi	r30, 0x8B	; 139
     910:	f4 e0       	ldi	r31, 0x04	; 4
     912:	0c 94 50 29 	jmp	0x52a0	; 0x52a0 <__prologue_saves__+0x12>
     916:	9b 01       	movw	r18, r22
     918:	ac 01       	movw	r20, r24
     91a:	83 e0       	ldi	r24, 0x03	; 3
     91c:	89 83       	std	Y+1, r24	; 0x01
     91e:	da 01       	movw	r26, r20
     920:	c9 01       	movw	r24, r18
     922:	88 27       	eor	r24, r24
     924:	b7 fd       	sbrc	r27, 7
     926:	83 95       	inc	r24
     928:	99 27       	eor	r25, r25
     92a:	aa 27       	eor	r26, r26
     92c:	bb 27       	eor	r27, r27
     92e:	b8 2e       	mov	r11, r24
     930:	21 15       	cp	r18, r1
     932:	31 05       	cpc	r19, r1
     934:	41 05       	cpc	r20, r1
     936:	51 05       	cpc	r21, r1
     938:	19 f4       	brne	.+6      	; 0x940 <__floatsisf+0x36>
     93a:	82 e0       	ldi	r24, 0x02	; 2
     93c:	89 83       	std	Y+1, r24	; 0x01
     93e:	3a c0       	rjmp	.+116    	; 0x9b4 <__floatsisf+0xaa>
     940:	88 23       	and	r24, r24
     942:	a9 f0       	breq	.+42     	; 0x96e <__floatsisf+0x64>
     944:	20 30       	cpi	r18, 0x00	; 0
     946:	80 e0       	ldi	r24, 0x00	; 0
     948:	38 07       	cpc	r19, r24
     94a:	80 e0       	ldi	r24, 0x00	; 0
     94c:	48 07       	cpc	r20, r24
     94e:	80 e8       	ldi	r24, 0x80	; 128
     950:	58 07       	cpc	r21, r24
     952:	29 f4       	brne	.+10     	; 0x95e <__floatsisf+0x54>
     954:	60 e0       	ldi	r22, 0x00	; 0
     956:	70 e0       	ldi	r23, 0x00	; 0
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	9f ec       	ldi	r25, 0xCF	; 207
     95c:	30 c0       	rjmp	.+96     	; 0x9be <__floatsisf+0xb4>
     95e:	ee 24       	eor	r14, r14
     960:	ff 24       	eor	r15, r15
     962:	87 01       	movw	r16, r14
     964:	e2 1a       	sub	r14, r18
     966:	f3 0a       	sbc	r15, r19
     968:	04 0b       	sbc	r16, r20
     96a:	15 0b       	sbc	r17, r21
     96c:	02 c0       	rjmp	.+4      	; 0x972 <__floatsisf+0x68>
     96e:	79 01       	movw	r14, r18
     970:	8a 01       	movw	r16, r20
     972:	8e e1       	ldi	r24, 0x1E	; 30
     974:	c8 2e       	mov	r12, r24
     976:	d1 2c       	mov	r13, r1
     978:	dc 82       	std	Y+4, r13	; 0x04
     97a:	cb 82       	std	Y+3, r12	; 0x03
     97c:	ed 82       	std	Y+5, r14	; 0x05
     97e:	fe 82       	std	Y+6, r15	; 0x06
     980:	0f 83       	std	Y+7, r16	; 0x07
     982:	18 87       	std	Y+8, r17	; 0x08
     984:	c8 01       	movw	r24, r16
     986:	b7 01       	movw	r22, r14
     988:	0e 94 b0 05 	call	0xb60	; 0xb60 <__clzsi2>
     98c:	01 97       	sbiw	r24, 0x01	; 1
     98e:	18 16       	cp	r1, r24
     990:	19 06       	cpc	r1, r25
     992:	84 f4       	brge	.+32     	; 0x9b4 <__floatsisf+0xaa>
     994:	08 2e       	mov	r0, r24
     996:	04 c0       	rjmp	.+8      	; 0x9a0 <__floatsisf+0x96>
     998:	ee 0c       	add	r14, r14
     99a:	ff 1c       	adc	r15, r15
     99c:	00 1f       	adc	r16, r16
     99e:	11 1f       	adc	r17, r17
     9a0:	0a 94       	dec	r0
     9a2:	d2 f7       	brpl	.-12     	; 0x998 <__floatsisf+0x8e>
     9a4:	ed 82       	std	Y+5, r14	; 0x05
     9a6:	fe 82       	std	Y+6, r15	; 0x06
     9a8:	0f 83       	std	Y+7, r16	; 0x07
     9aa:	18 87       	std	Y+8, r17	; 0x08
     9ac:	c8 1a       	sub	r12, r24
     9ae:	d9 0a       	sbc	r13, r25
     9b0:	dc 82       	std	Y+4, r13	; 0x04
     9b2:	cb 82       	std	Y+3, r12	; 0x03
     9b4:	ba 82       	std	Y+2, r11	; 0x02
     9b6:	ce 01       	movw	r24, r28
     9b8:	01 96       	adiw	r24, 0x01	; 1
     9ba:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     9be:	28 96       	adiw	r28, 0x08	; 8
     9c0:	e9 e0       	ldi	r30, 0x09	; 9
     9c2:	0c 94 6c 29 	jmp	0x52d8	; 0x52d8 <__epilogue_restores__+0x12>

000009c6 <__fixsfsi>:
     9c6:	ac e0       	ldi	r26, 0x0C	; 12
     9c8:	b0 e0       	ldi	r27, 0x00	; 0
     9ca:	e9 ee       	ldi	r30, 0xE9	; 233
     9cc:	f4 e0       	ldi	r31, 0x04	; 4
     9ce:	0c 94 57 29 	jmp	0x52ae	; 0x52ae <__prologue_saves__+0x20>
     9d2:	69 83       	std	Y+1, r22	; 0x01
     9d4:	7a 83       	std	Y+2, r23	; 0x02
     9d6:	8b 83       	std	Y+3, r24	; 0x03
     9d8:	9c 83       	std	Y+4, r25	; 0x04
     9da:	ce 01       	movw	r24, r28
     9dc:	01 96       	adiw	r24, 0x01	; 1
     9de:	be 01       	movw	r22, r28
     9e0:	6b 5f       	subi	r22, 0xFB	; 251
     9e2:	7f 4f       	sbci	r23, 0xFF	; 255
     9e4:	0e 94 d4 06 	call	0xda8	; 0xda8 <__unpack_f>
     9e8:	8d 81       	ldd	r24, Y+5	; 0x05
     9ea:	82 30       	cpi	r24, 0x02	; 2
     9ec:	61 f1       	breq	.+88     	; 0xa46 <__fixsfsi+0x80>
     9ee:	82 30       	cpi	r24, 0x02	; 2
     9f0:	50 f1       	brcs	.+84     	; 0xa46 <__fixsfsi+0x80>
     9f2:	84 30       	cpi	r24, 0x04	; 4
     9f4:	21 f4       	brne	.+8      	; 0x9fe <__fixsfsi+0x38>
     9f6:	8e 81       	ldd	r24, Y+6	; 0x06
     9f8:	88 23       	and	r24, r24
     9fa:	51 f1       	breq	.+84     	; 0xa50 <__fixsfsi+0x8a>
     9fc:	2e c0       	rjmp	.+92     	; 0xa5a <__fixsfsi+0x94>
     9fe:	2f 81       	ldd	r18, Y+7	; 0x07
     a00:	38 85       	ldd	r19, Y+8	; 0x08
     a02:	37 fd       	sbrc	r19, 7
     a04:	20 c0       	rjmp	.+64     	; 0xa46 <__fixsfsi+0x80>
     a06:	6e 81       	ldd	r22, Y+6	; 0x06
     a08:	2f 31       	cpi	r18, 0x1F	; 31
     a0a:	31 05       	cpc	r19, r1
     a0c:	1c f0       	brlt	.+6      	; 0xa14 <__fixsfsi+0x4e>
     a0e:	66 23       	and	r22, r22
     a10:	f9 f0       	breq	.+62     	; 0xa50 <__fixsfsi+0x8a>
     a12:	23 c0       	rjmp	.+70     	; 0xa5a <__fixsfsi+0x94>
     a14:	8e e1       	ldi	r24, 0x1E	; 30
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	82 1b       	sub	r24, r18
     a1a:	93 0b       	sbc	r25, r19
     a1c:	29 85       	ldd	r18, Y+9	; 0x09
     a1e:	3a 85       	ldd	r19, Y+10	; 0x0a
     a20:	4b 85       	ldd	r20, Y+11	; 0x0b
     a22:	5c 85       	ldd	r21, Y+12	; 0x0c
     a24:	04 c0       	rjmp	.+8      	; 0xa2e <__fixsfsi+0x68>
     a26:	56 95       	lsr	r21
     a28:	47 95       	ror	r20
     a2a:	37 95       	ror	r19
     a2c:	27 95       	ror	r18
     a2e:	8a 95       	dec	r24
     a30:	d2 f7       	brpl	.-12     	; 0xa26 <__fixsfsi+0x60>
     a32:	66 23       	and	r22, r22
     a34:	b1 f0       	breq	.+44     	; 0xa62 <__fixsfsi+0x9c>
     a36:	50 95       	com	r21
     a38:	40 95       	com	r20
     a3a:	30 95       	com	r19
     a3c:	21 95       	neg	r18
     a3e:	3f 4f       	sbci	r19, 0xFF	; 255
     a40:	4f 4f       	sbci	r20, 0xFF	; 255
     a42:	5f 4f       	sbci	r21, 0xFF	; 255
     a44:	0e c0       	rjmp	.+28     	; 0xa62 <__fixsfsi+0x9c>
     a46:	20 e0       	ldi	r18, 0x00	; 0
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	40 e0       	ldi	r20, 0x00	; 0
     a4c:	50 e0       	ldi	r21, 0x00	; 0
     a4e:	09 c0       	rjmp	.+18     	; 0xa62 <__fixsfsi+0x9c>
     a50:	2f ef       	ldi	r18, 0xFF	; 255
     a52:	3f ef       	ldi	r19, 0xFF	; 255
     a54:	4f ef       	ldi	r20, 0xFF	; 255
     a56:	5f e7       	ldi	r21, 0x7F	; 127
     a58:	04 c0       	rjmp	.+8      	; 0xa62 <__fixsfsi+0x9c>
     a5a:	20 e0       	ldi	r18, 0x00	; 0
     a5c:	30 e0       	ldi	r19, 0x00	; 0
     a5e:	40 e0       	ldi	r20, 0x00	; 0
     a60:	50 e8       	ldi	r21, 0x80	; 128
     a62:	b9 01       	movw	r22, r18
     a64:	ca 01       	movw	r24, r20
     a66:	2c 96       	adiw	r28, 0x0c	; 12
     a68:	e2 e0       	ldi	r30, 0x02	; 2
     a6a:	0c 94 73 29 	jmp	0x52e6	; 0x52e6 <__epilogue_restores__+0x20>

00000a6e <__floatunsisf>:
     a6e:	a8 e0       	ldi	r26, 0x08	; 8
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	ed e3       	ldi	r30, 0x3D	; 61
     a74:	f5 e0       	ldi	r31, 0x05	; 5
     a76:	0c 94 4f 29 	jmp	0x529e	; 0x529e <__prologue_saves__+0x10>
     a7a:	7b 01       	movw	r14, r22
     a7c:	8c 01       	movw	r16, r24
     a7e:	61 15       	cp	r22, r1
     a80:	71 05       	cpc	r23, r1
     a82:	81 05       	cpc	r24, r1
     a84:	91 05       	cpc	r25, r1
     a86:	19 f4       	brne	.+6      	; 0xa8e <__floatunsisf+0x20>
     a88:	82 e0       	ldi	r24, 0x02	; 2
     a8a:	89 83       	std	Y+1, r24	; 0x01
     a8c:	60 c0       	rjmp	.+192    	; 0xb4e <__floatunsisf+0xe0>
     a8e:	83 e0       	ldi	r24, 0x03	; 3
     a90:	89 83       	std	Y+1, r24	; 0x01
     a92:	8e e1       	ldi	r24, 0x1E	; 30
     a94:	c8 2e       	mov	r12, r24
     a96:	d1 2c       	mov	r13, r1
     a98:	dc 82       	std	Y+4, r13	; 0x04
     a9a:	cb 82       	std	Y+3, r12	; 0x03
     a9c:	ed 82       	std	Y+5, r14	; 0x05
     a9e:	fe 82       	std	Y+6, r15	; 0x06
     aa0:	0f 83       	std	Y+7, r16	; 0x07
     aa2:	18 87       	std	Y+8, r17	; 0x08
     aa4:	c8 01       	movw	r24, r16
     aa6:	b7 01       	movw	r22, r14
     aa8:	0e 94 b0 05 	call	0xb60	; 0xb60 <__clzsi2>
     aac:	fc 01       	movw	r30, r24
     aae:	31 97       	sbiw	r30, 0x01	; 1
     ab0:	f7 ff       	sbrs	r31, 7
     ab2:	3b c0       	rjmp	.+118    	; 0xb2a <__floatunsisf+0xbc>
     ab4:	22 27       	eor	r18, r18
     ab6:	33 27       	eor	r19, r19
     ab8:	2e 1b       	sub	r18, r30
     aba:	3f 0b       	sbc	r19, r31
     abc:	57 01       	movw	r10, r14
     abe:	68 01       	movw	r12, r16
     ac0:	02 2e       	mov	r0, r18
     ac2:	04 c0       	rjmp	.+8      	; 0xacc <__floatunsisf+0x5e>
     ac4:	d6 94       	lsr	r13
     ac6:	c7 94       	ror	r12
     ac8:	b7 94       	ror	r11
     aca:	a7 94       	ror	r10
     acc:	0a 94       	dec	r0
     ace:	d2 f7       	brpl	.-12     	; 0xac4 <__floatunsisf+0x56>
     ad0:	40 e0       	ldi	r20, 0x00	; 0
     ad2:	50 e0       	ldi	r21, 0x00	; 0
     ad4:	60 e0       	ldi	r22, 0x00	; 0
     ad6:	70 e0       	ldi	r23, 0x00	; 0
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	04 c0       	rjmp	.+8      	; 0xaea <__floatunsisf+0x7c>
     ae2:	88 0f       	add	r24, r24
     ae4:	99 1f       	adc	r25, r25
     ae6:	aa 1f       	adc	r26, r26
     ae8:	bb 1f       	adc	r27, r27
     aea:	2a 95       	dec	r18
     aec:	d2 f7       	brpl	.-12     	; 0xae2 <__floatunsisf+0x74>
     aee:	01 97       	sbiw	r24, 0x01	; 1
     af0:	a1 09       	sbc	r26, r1
     af2:	b1 09       	sbc	r27, r1
     af4:	8e 21       	and	r24, r14
     af6:	9f 21       	and	r25, r15
     af8:	a0 23       	and	r26, r16
     afa:	b1 23       	and	r27, r17
     afc:	00 97       	sbiw	r24, 0x00	; 0
     afe:	a1 05       	cpc	r26, r1
     b00:	b1 05       	cpc	r27, r1
     b02:	21 f0       	breq	.+8      	; 0xb0c <__floatunsisf+0x9e>
     b04:	41 e0       	ldi	r20, 0x01	; 1
     b06:	50 e0       	ldi	r21, 0x00	; 0
     b08:	60 e0       	ldi	r22, 0x00	; 0
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	4a 29       	or	r20, r10
     b0e:	5b 29       	or	r21, r11
     b10:	6c 29       	or	r22, r12
     b12:	7d 29       	or	r23, r13
     b14:	4d 83       	std	Y+5, r20	; 0x05
     b16:	5e 83       	std	Y+6, r21	; 0x06
     b18:	6f 83       	std	Y+7, r22	; 0x07
     b1a:	78 87       	std	Y+8, r23	; 0x08
     b1c:	8e e1       	ldi	r24, 0x1E	; 30
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	8e 1b       	sub	r24, r30
     b22:	9f 0b       	sbc	r25, r31
     b24:	9c 83       	std	Y+4, r25	; 0x04
     b26:	8b 83       	std	Y+3, r24	; 0x03
     b28:	12 c0       	rjmp	.+36     	; 0xb4e <__floatunsisf+0xe0>
     b2a:	30 97       	sbiw	r30, 0x00	; 0
     b2c:	81 f0       	breq	.+32     	; 0xb4e <__floatunsisf+0xe0>
     b2e:	0e 2e       	mov	r0, r30
     b30:	04 c0       	rjmp	.+8      	; 0xb3a <__floatunsisf+0xcc>
     b32:	ee 0c       	add	r14, r14
     b34:	ff 1c       	adc	r15, r15
     b36:	00 1f       	adc	r16, r16
     b38:	11 1f       	adc	r17, r17
     b3a:	0a 94       	dec	r0
     b3c:	d2 f7       	brpl	.-12     	; 0xb32 <__floatunsisf+0xc4>
     b3e:	ed 82       	std	Y+5, r14	; 0x05
     b40:	fe 82       	std	Y+6, r15	; 0x06
     b42:	0f 83       	std	Y+7, r16	; 0x07
     b44:	18 87       	std	Y+8, r17	; 0x08
     b46:	ce 1a       	sub	r12, r30
     b48:	df 0a       	sbc	r13, r31
     b4a:	dc 82       	std	Y+4, r13	; 0x04
     b4c:	cb 82       	std	Y+3, r12	; 0x03
     b4e:	1a 82       	std	Y+2, r1	; 0x02
     b50:	ce 01       	movw	r24, r28
     b52:	01 96       	adiw	r24, 0x01	; 1
     b54:	0e 94 ff 05 	call	0xbfe	; 0xbfe <__pack_f>
     b58:	28 96       	adiw	r28, 0x08	; 8
     b5a:	ea e0       	ldi	r30, 0x0A	; 10
     b5c:	0c 94 6b 29 	jmp	0x52d6	; 0x52d6 <__epilogue_restores__+0x10>

00000b60 <__clzsi2>:
     b60:	ef 92       	push	r14
     b62:	ff 92       	push	r15
     b64:	0f 93       	push	r16
     b66:	1f 93       	push	r17
     b68:	7b 01       	movw	r14, r22
     b6a:	8c 01       	movw	r16, r24
     b6c:	80 e0       	ldi	r24, 0x00	; 0
     b6e:	e8 16       	cp	r14, r24
     b70:	80 e0       	ldi	r24, 0x00	; 0
     b72:	f8 06       	cpc	r15, r24
     b74:	81 e0       	ldi	r24, 0x01	; 1
     b76:	08 07       	cpc	r16, r24
     b78:	80 e0       	ldi	r24, 0x00	; 0
     b7a:	18 07       	cpc	r17, r24
     b7c:	88 f4       	brcc	.+34     	; 0xba0 <__clzsi2+0x40>
     b7e:	8f ef       	ldi	r24, 0xFF	; 255
     b80:	e8 16       	cp	r14, r24
     b82:	f1 04       	cpc	r15, r1
     b84:	01 05       	cpc	r16, r1
     b86:	11 05       	cpc	r17, r1
     b88:	31 f0       	breq	.+12     	; 0xb96 <__clzsi2+0x36>
     b8a:	28 f0       	brcs	.+10     	; 0xb96 <__clzsi2+0x36>
     b8c:	88 e0       	ldi	r24, 0x08	; 8
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	a0 e0       	ldi	r26, 0x00	; 0
     b92:	b0 e0       	ldi	r27, 0x00	; 0
     b94:	17 c0       	rjmp	.+46     	; 0xbc4 <__clzsi2+0x64>
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	a0 e0       	ldi	r26, 0x00	; 0
     b9c:	b0 e0       	ldi	r27, 0x00	; 0
     b9e:	12 c0       	rjmp	.+36     	; 0xbc4 <__clzsi2+0x64>
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	e8 16       	cp	r14, r24
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	f8 06       	cpc	r15, r24
     ba8:	80 e0       	ldi	r24, 0x00	; 0
     baa:	08 07       	cpc	r16, r24
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	18 07       	cpc	r17, r24
     bb0:	28 f0       	brcs	.+10     	; 0xbbc <__clzsi2+0x5c>
     bb2:	88 e1       	ldi	r24, 0x18	; 24
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	a0 e0       	ldi	r26, 0x00	; 0
     bb8:	b0 e0       	ldi	r27, 0x00	; 0
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <__clzsi2+0x64>
     bbc:	80 e1       	ldi	r24, 0x10	; 16
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	a0 e0       	ldi	r26, 0x00	; 0
     bc2:	b0 e0       	ldi	r27, 0x00	; 0
     bc4:	20 e2       	ldi	r18, 0x20	; 32
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	40 e0       	ldi	r20, 0x00	; 0
     bca:	50 e0       	ldi	r21, 0x00	; 0
     bcc:	28 1b       	sub	r18, r24
     bce:	39 0b       	sbc	r19, r25
     bd0:	4a 0b       	sbc	r20, r26
     bd2:	5b 0b       	sbc	r21, r27
     bd4:	04 c0       	rjmp	.+8      	; 0xbde <__clzsi2+0x7e>
     bd6:	16 95       	lsr	r17
     bd8:	07 95       	ror	r16
     bda:	f7 94       	ror	r15
     bdc:	e7 94       	ror	r14
     bde:	8a 95       	dec	r24
     be0:	d2 f7       	brpl	.-12     	; 0xbd6 <__clzsi2+0x76>
     be2:	f7 01       	movw	r30, r14
     be4:	e3 5a       	subi	r30, 0xA3	; 163
     be6:	f9 4f       	sbci	r31, 0xF9	; 249
     be8:	80 81       	ld	r24, Z
     bea:	28 1b       	sub	r18, r24
     bec:	31 09       	sbc	r19, r1
     bee:	41 09       	sbc	r20, r1
     bf0:	51 09       	sbc	r21, r1
     bf2:	c9 01       	movw	r24, r18
     bf4:	1f 91       	pop	r17
     bf6:	0f 91       	pop	r16
     bf8:	ff 90       	pop	r15
     bfa:	ef 90       	pop	r14
     bfc:	08 95       	ret

00000bfe <__pack_f>:
     bfe:	df 92       	push	r13
     c00:	ef 92       	push	r14
     c02:	ff 92       	push	r15
     c04:	0f 93       	push	r16
     c06:	1f 93       	push	r17
     c08:	fc 01       	movw	r30, r24
     c0a:	e4 80       	ldd	r14, Z+4	; 0x04
     c0c:	f5 80       	ldd	r15, Z+5	; 0x05
     c0e:	06 81       	ldd	r16, Z+6	; 0x06
     c10:	17 81       	ldd	r17, Z+7	; 0x07
     c12:	d1 80       	ldd	r13, Z+1	; 0x01
     c14:	80 81       	ld	r24, Z
     c16:	82 30       	cpi	r24, 0x02	; 2
     c18:	48 f4       	brcc	.+18     	; 0xc2c <__pack_f+0x2e>
     c1a:	80 e0       	ldi	r24, 0x00	; 0
     c1c:	90 e0       	ldi	r25, 0x00	; 0
     c1e:	a0 e1       	ldi	r26, 0x10	; 16
     c20:	b0 e0       	ldi	r27, 0x00	; 0
     c22:	e8 2a       	or	r14, r24
     c24:	f9 2a       	or	r15, r25
     c26:	0a 2b       	or	r16, r26
     c28:	1b 2b       	or	r17, r27
     c2a:	a5 c0       	rjmp	.+330    	; 0xd76 <__pack_f+0x178>
     c2c:	84 30       	cpi	r24, 0x04	; 4
     c2e:	09 f4       	brne	.+2      	; 0xc32 <__pack_f+0x34>
     c30:	9f c0       	rjmp	.+318    	; 0xd70 <__pack_f+0x172>
     c32:	82 30       	cpi	r24, 0x02	; 2
     c34:	21 f4       	brne	.+8      	; 0xc3e <__pack_f+0x40>
     c36:	ee 24       	eor	r14, r14
     c38:	ff 24       	eor	r15, r15
     c3a:	87 01       	movw	r16, r14
     c3c:	05 c0       	rjmp	.+10     	; 0xc48 <__pack_f+0x4a>
     c3e:	e1 14       	cp	r14, r1
     c40:	f1 04       	cpc	r15, r1
     c42:	01 05       	cpc	r16, r1
     c44:	11 05       	cpc	r17, r1
     c46:	19 f4       	brne	.+6      	; 0xc4e <__pack_f+0x50>
     c48:	e0 e0       	ldi	r30, 0x00	; 0
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	96 c0       	rjmp	.+300    	; 0xd7a <__pack_f+0x17c>
     c4e:	62 81       	ldd	r22, Z+2	; 0x02
     c50:	73 81       	ldd	r23, Z+3	; 0x03
     c52:	9f ef       	ldi	r25, 0xFF	; 255
     c54:	62 38       	cpi	r22, 0x82	; 130
     c56:	79 07       	cpc	r23, r25
     c58:	0c f0       	brlt	.+2      	; 0xc5c <__pack_f+0x5e>
     c5a:	5b c0       	rjmp	.+182    	; 0xd12 <__pack_f+0x114>
     c5c:	22 e8       	ldi	r18, 0x82	; 130
     c5e:	3f ef       	ldi	r19, 0xFF	; 255
     c60:	26 1b       	sub	r18, r22
     c62:	37 0b       	sbc	r19, r23
     c64:	2a 31       	cpi	r18, 0x1A	; 26
     c66:	31 05       	cpc	r19, r1
     c68:	2c f0       	brlt	.+10     	; 0xc74 <__pack_f+0x76>
     c6a:	20 e0       	ldi	r18, 0x00	; 0
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	40 e0       	ldi	r20, 0x00	; 0
     c70:	50 e0       	ldi	r21, 0x00	; 0
     c72:	2a c0       	rjmp	.+84     	; 0xcc8 <__pack_f+0xca>
     c74:	b8 01       	movw	r22, r16
     c76:	a7 01       	movw	r20, r14
     c78:	02 2e       	mov	r0, r18
     c7a:	04 c0       	rjmp	.+8      	; 0xc84 <__pack_f+0x86>
     c7c:	76 95       	lsr	r23
     c7e:	67 95       	ror	r22
     c80:	57 95       	ror	r21
     c82:	47 95       	ror	r20
     c84:	0a 94       	dec	r0
     c86:	d2 f7       	brpl	.-12     	; 0xc7c <__pack_f+0x7e>
     c88:	81 e0       	ldi	r24, 0x01	; 1
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	a0 e0       	ldi	r26, 0x00	; 0
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	04 c0       	rjmp	.+8      	; 0xc9a <__pack_f+0x9c>
     c92:	88 0f       	add	r24, r24
     c94:	99 1f       	adc	r25, r25
     c96:	aa 1f       	adc	r26, r26
     c98:	bb 1f       	adc	r27, r27
     c9a:	2a 95       	dec	r18
     c9c:	d2 f7       	brpl	.-12     	; 0xc92 <__pack_f+0x94>
     c9e:	01 97       	sbiw	r24, 0x01	; 1
     ca0:	a1 09       	sbc	r26, r1
     ca2:	b1 09       	sbc	r27, r1
     ca4:	8e 21       	and	r24, r14
     ca6:	9f 21       	and	r25, r15
     ca8:	a0 23       	and	r26, r16
     caa:	b1 23       	and	r27, r17
     cac:	00 97       	sbiw	r24, 0x00	; 0
     cae:	a1 05       	cpc	r26, r1
     cb0:	b1 05       	cpc	r27, r1
     cb2:	21 f0       	breq	.+8      	; 0xcbc <__pack_f+0xbe>
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	a0 e0       	ldi	r26, 0x00	; 0
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	9a 01       	movw	r18, r20
     cbe:	ab 01       	movw	r20, r22
     cc0:	28 2b       	or	r18, r24
     cc2:	39 2b       	or	r19, r25
     cc4:	4a 2b       	or	r20, r26
     cc6:	5b 2b       	or	r21, r27
     cc8:	da 01       	movw	r26, r20
     cca:	c9 01       	movw	r24, r18
     ccc:	8f 77       	andi	r24, 0x7F	; 127
     cce:	90 70       	andi	r25, 0x00	; 0
     cd0:	a0 70       	andi	r26, 0x00	; 0
     cd2:	b0 70       	andi	r27, 0x00	; 0
     cd4:	80 34       	cpi	r24, 0x40	; 64
     cd6:	91 05       	cpc	r25, r1
     cd8:	a1 05       	cpc	r26, r1
     cda:	b1 05       	cpc	r27, r1
     cdc:	39 f4       	brne	.+14     	; 0xcec <__pack_f+0xee>
     cde:	27 ff       	sbrs	r18, 7
     ce0:	09 c0       	rjmp	.+18     	; 0xcf4 <__pack_f+0xf6>
     ce2:	20 5c       	subi	r18, 0xC0	; 192
     ce4:	3f 4f       	sbci	r19, 0xFF	; 255
     ce6:	4f 4f       	sbci	r20, 0xFF	; 255
     ce8:	5f 4f       	sbci	r21, 0xFF	; 255
     cea:	04 c0       	rjmp	.+8      	; 0xcf4 <__pack_f+0xf6>
     cec:	21 5c       	subi	r18, 0xC1	; 193
     cee:	3f 4f       	sbci	r19, 0xFF	; 255
     cf0:	4f 4f       	sbci	r20, 0xFF	; 255
     cf2:	5f 4f       	sbci	r21, 0xFF	; 255
     cf4:	e0 e0       	ldi	r30, 0x00	; 0
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	20 30       	cpi	r18, 0x00	; 0
     cfa:	a0 e0       	ldi	r26, 0x00	; 0
     cfc:	3a 07       	cpc	r19, r26
     cfe:	a0 e0       	ldi	r26, 0x00	; 0
     d00:	4a 07       	cpc	r20, r26
     d02:	a0 e4       	ldi	r26, 0x40	; 64
     d04:	5a 07       	cpc	r21, r26
     d06:	10 f0       	brcs	.+4      	; 0xd0c <__pack_f+0x10e>
     d08:	e1 e0       	ldi	r30, 0x01	; 1
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	79 01       	movw	r14, r18
     d0e:	8a 01       	movw	r16, r20
     d10:	27 c0       	rjmp	.+78     	; 0xd60 <__pack_f+0x162>
     d12:	60 38       	cpi	r22, 0x80	; 128
     d14:	71 05       	cpc	r23, r1
     d16:	64 f5       	brge	.+88     	; 0xd70 <__pack_f+0x172>
     d18:	fb 01       	movw	r30, r22
     d1a:	e1 58       	subi	r30, 0x81	; 129
     d1c:	ff 4f       	sbci	r31, 0xFF	; 255
     d1e:	d8 01       	movw	r26, r16
     d20:	c7 01       	movw	r24, r14
     d22:	8f 77       	andi	r24, 0x7F	; 127
     d24:	90 70       	andi	r25, 0x00	; 0
     d26:	a0 70       	andi	r26, 0x00	; 0
     d28:	b0 70       	andi	r27, 0x00	; 0
     d2a:	80 34       	cpi	r24, 0x40	; 64
     d2c:	91 05       	cpc	r25, r1
     d2e:	a1 05       	cpc	r26, r1
     d30:	b1 05       	cpc	r27, r1
     d32:	39 f4       	brne	.+14     	; 0xd42 <__pack_f+0x144>
     d34:	e7 fe       	sbrs	r14, 7
     d36:	0d c0       	rjmp	.+26     	; 0xd52 <__pack_f+0x154>
     d38:	80 e4       	ldi	r24, 0x40	; 64
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	a0 e0       	ldi	r26, 0x00	; 0
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	04 c0       	rjmp	.+8      	; 0xd4a <__pack_f+0x14c>
     d42:	8f e3       	ldi	r24, 0x3F	; 63
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	a0 e0       	ldi	r26, 0x00	; 0
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	e8 0e       	add	r14, r24
     d4c:	f9 1e       	adc	r15, r25
     d4e:	0a 1f       	adc	r16, r26
     d50:	1b 1f       	adc	r17, r27
     d52:	17 ff       	sbrs	r17, 7
     d54:	05 c0       	rjmp	.+10     	; 0xd60 <__pack_f+0x162>
     d56:	16 95       	lsr	r17
     d58:	07 95       	ror	r16
     d5a:	f7 94       	ror	r15
     d5c:	e7 94       	ror	r14
     d5e:	31 96       	adiw	r30, 0x01	; 1
     d60:	87 e0       	ldi	r24, 0x07	; 7
     d62:	16 95       	lsr	r17
     d64:	07 95       	ror	r16
     d66:	f7 94       	ror	r15
     d68:	e7 94       	ror	r14
     d6a:	8a 95       	dec	r24
     d6c:	d1 f7       	brne	.-12     	; 0xd62 <__pack_f+0x164>
     d6e:	05 c0       	rjmp	.+10     	; 0xd7a <__pack_f+0x17c>
     d70:	ee 24       	eor	r14, r14
     d72:	ff 24       	eor	r15, r15
     d74:	87 01       	movw	r16, r14
     d76:	ef ef       	ldi	r30, 0xFF	; 255
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	6e 2f       	mov	r22, r30
     d7c:	67 95       	ror	r22
     d7e:	66 27       	eor	r22, r22
     d80:	67 95       	ror	r22
     d82:	90 2f       	mov	r25, r16
     d84:	9f 77       	andi	r25, 0x7F	; 127
     d86:	d7 94       	ror	r13
     d88:	dd 24       	eor	r13, r13
     d8a:	d7 94       	ror	r13
     d8c:	8e 2f       	mov	r24, r30
     d8e:	86 95       	lsr	r24
     d90:	49 2f       	mov	r20, r25
     d92:	46 2b       	or	r20, r22
     d94:	58 2f       	mov	r21, r24
     d96:	5d 29       	or	r21, r13
     d98:	b7 01       	movw	r22, r14
     d9a:	ca 01       	movw	r24, r20
     d9c:	1f 91       	pop	r17
     d9e:	0f 91       	pop	r16
     da0:	ff 90       	pop	r15
     da2:	ef 90       	pop	r14
     da4:	df 90       	pop	r13
     da6:	08 95       	ret

00000da8 <__unpack_f>:
     da8:	fc 01       	movw	r30, r24
     daa:	db 01       	movw	r26, r22
     dac:	40 81       	ld	r20, Z
     dae:	51 81       	ldd	r21, Z+1	; 0x01
     db0:	22 81       	ldd	r18, Z+2	; 0x02
     db2:	62 2f       	mov	r22, r18
     db4:	6f 77       	andi	r22, 0x7F	; 127
     db6:	70 e0       	ldi	r23, 0x00	; 0
     db8:	22 1f       	adc	r18, r18
     dba:	22 27       	eor	r18, r18
     dbc:	22 1f       	adc	r18, r18
     dbe:	93 81       	ldd	r25, Z+3	; 0x03
     dc0:	89 2f       	mov	r24, r25
     dc2:	88 0f       	add	r24, r24
     dc4:	82 2b       	or	r24, r18
     dc6:	28 2f       	mov	r18, r24
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	99 1f       	adc	r25, r25
     dcc:	99 27       	eor	r25, r25
     dce:	99 1f       	adc	r25, r25
     dd0:	11 96       	adiw	r26, 0x01	; 1
     dd2:	9c 93       	st	X, r25
     dd4:	11 97       	sbiw	r26, 0x01	; 1
     dd6:	21 15       	cp	r18, r1
     dd8:	31 05       	cpc	r19, r1
     dda:	a9 f5       	brne	.+106    	; 0xe46 <__unpack_f+0x9e>
     ddc:	41 15       	cp	r20, r1
     dde:	51 05       	cpc	r21, r1
     de0:	61 05       	cpc	r22, r1
     de2:	71 05       	cpc	r23, r1
     de4:	11 f4       	brne	.+4      	; 0xdea <__unpack_f+0x42>
     de6:	82 e0       	ldi	r24, 0x02	; 2
     de8:	37 c0       	rjmp	.+110    	; 0xe58 <__unpack_f+0xb0>
     dea:	82 e8       	ldi	r24, 0x82	; 130
     dec:	9f ef       	ldi	r25, 0xFF	; 255
     dee:	13 96       	adiw	r26, 0x03	; 3
     df0:	9c 93       	st	X, r25
     df2:	8e 93       	st	-X, r24
     df4:	12 97       	sbiw	r26, 0x02	; 2
     df6:	9a 01       	movw	r18, r20
     df8:	ab 01       	movw	r20, r22
     dfa:	67 e0       	ldi	r22, 0x07	; 7
     dfc:	22 0f       	add	r18, r18
     dfe:	33 1f       	adc	r19, r19
     e00:	44 1f       	adc	r20, r20
     e02:	55 1f       	adc	r21, r21
     e04:	6a 95       	dec	r22
     e06:	d1 f7       	brne	.-12     	; 0xdfc <__unpack_f+0x54>
     e08:	83 e0       	ldi	r24, 0x03	; 3
     e0a:	8c 93       	st	X, r24
     e0c:	0d c0       	rjmp	.+26     	; 0xe28 <__unpack_f+0x80>
     e0e:	22 0f       	add	r18, r18
     e10:	33 1f       	adc	r19, r19
     e12:	44 1f       	adc	r20, r20
     e14:	55 1f       	adc	r21, r21
     e16:	12 96       	adiw	r26, 0x02	; 2
     e18:	8d 91       	ld	r24, X+
     e1a:	9c 91       	ld	r25, X
     e1c:	13 97       	sbiw	r26, 0x03	; 3
     e1e:	01 97       	sbiw	r24, 0x01	; 1
     e20:	13 96       	adiw	r26, 0x03	; 3
     e22:	9c 93       	st	X, r25
     e24:	8e 93       	st	-X, r24
     e26:	12 97       	sbiw	r26, 0x02	; 2
     e28:	20 30       	cpi	r18, 0x00	; 0
     e2a:	80 e0       	ldi	r24, 0x00	; 0
     e2c:	38 07       	cpc	r19, r24
     e2e:	80 e0       	ldi	r24, 0x00	; 0
     e30:	48 07       	cpc	r20, r24
     e32:	80 e4       	ldi	r24, 0x40	; 64
     e34:	58 07       	cpc	r21, r24
     e36:	58 f3       	brcs	.-42     	; 0xe0e <__unpack_f+0x66>
     e38:	14 96       	adiw	r26, 0x04	; 4
     e3a:	2d 93       	st	X+, r18
     e3c:	3d 93       	st	X+, r19
     e3e:	4d 93       	st	X+, r20
     e40:	5c 93       	st	X, r21
     e42:	17 97       	sbiw	r26, 0x07	; 7
     e44:	08 95       	ret
     e46:	2f 3f       	cpi	r18, 0xFF	; 255
     e48:	31 05       	cpc	r19, r1
     e4a:	79 f4       	brne	.+30     	; 0xe6a <__unpack_f+0xc2>
     e4c:	41 15       	cp	r20, r1
     e4e:	51 05       	cpc	r21, r1
     e50:	61 05       	cpc	r22, r1
     e52:	71 05       	cpc	r23, r1
     e54:	19 f4       	brne	.+6      	; 0xe5c <__unpack_f+0xb4>
     e56:	84 e0       	ldi	r24, 0x04	; 4
     e58:	8c 93       	st	X, r24
     e5a:	08 95       	ret
     e5c:	64 ff       	sbrs	r22, 4
     e5e:	03 c0       	rjmp	.+6      	; 0xe66 <__unpack_f+0xbe>
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	8c 93       	st	X, r24
     e64:	12 c0       	rjmp	.+36     	; 0xe8a <__unpack_f+0xe2>
     e66:	1c 92       	st	X, r1
     e68:	10 c0       	rjmp	.+32     	; 0xe8a <__unpack_f+0xe2>
     e6a:	2f 57       	subi	r18, 0x7F	; 127
     e6c:	30 40       	sbci	r19, 0x00	; 0
     e6e:	13 96       	adiw	r26, 0x03	; 3
     e70:	3c 93       	st	X, r19
     e72:	2e 93       	st	-X, r18
     e74:	12 97       	sbiw	r26, 0x02	; 2
     e76:	83 e0       	ldi	r24, 0x03	; 3
     e78:	8c 93       	st	X, r24
     e7a:	87 e0       	ldi	r24, 0x07	; 7
     e7c:	44 0f       	add	r20, r20
     e7e:	55 1f       	adc	r21, r21
     e80:	66 1f       	adc	r22, r22
     e82:	77 1f       	adc	r23, r23
     e84:	8a 95       	dec	r24
     e86:	d1 f7       	brne	.-12     	; 0xe7c <__unpack_f+0xd4>
     e88:	70 64       	ori	r23, 0x40	; 64
     e8a:	14 96       	adiw	r26, 0x04	; 4
     e8c:	4d 93       	st	X+, r20
     e8e:	5d 93       	st	X+, r21
     e90:	6d 93       	st	X+, r22
     e92:	7c 93       	st	X, r23
     e94:	17 97       	sbiw	r26, 0x07	; 7
     e96:	08 95       	ret

00000e98 <__fpcmp_parts_f>:
     e98:	1f 93       	push	r17
     e9a:	dc 01       	movw	r26, r24
     e9c:	fb 01       	movw	r30, r22
     e9e:	9c 91       	ld	r25, X
     ea0:	92 30       	cpi	r25, 0x02	; 2
     ea2:	08 f4       	brcc	.+2      	; 0xea6 <__fpcmp_parts_f+0xe>
     ea4:	47 c0       	rjmp	.+142    	; 0xf34 <__fpcmp_parts_f+0x9c>
     ea6:	80 81       	ld	r24, Z
     ea8:	82 30       	cpi	r24, 0x02	; 2
     eaa:	08 f4       	brcc	.+2      	; 0xeae <__fpcmp_parts_f+0x16>
     eac:	43 c0       	rjmp	.+134    	; 0xf34 <__fpcmp_parts_f+0x9c>
     eae:	94 30       	cpi	r25, 0x04	; 4
     eb0:	51 f4       	brne	.+20     	; 0xec6 <__fpcmp_parts_f+0x2e>
     eb2:	11 96       	adiw	r26, 0x01	; 1
     eb4:	1c 91       	ld	r17, X
     eb6:	84 30       	cpi	r24, 0x04	; 4
     eb8:	99 f5       	brne	.+102    	; 0xf20 <__fpcmp_parts_f+0x88>
     eba:	81 81       	ldd	r24, Z+1	; 0x01
     ebc:	68 2f       	mov	r22, r24
     ebe:	70 e0       	ldi	r23, 0x00	; 0
     ec0:	61 1b       	sub	r22, r17
     ec2:	71 09       	sbc	r23, r1
     ec4:	3f c0       	rjmp	.+126    	; 0xf44 <__fpcmp_parts_f+0xac>
     ec6:	84 30       	cpi	r24, 0x04	; 4
     ec8:	21 f0       	breq	.+8      	; 0xed2 <__fpcmp_parts_f+0x3a>
     eca:	92 30       	cpi	r25, 0x02	; 2
     ecc:	31 f4       	brne	.+12     	; 0xeda <__fpcmp_parts_f+0x42>
     ece:	82 30       	cpi	r24, 0x02	; 2
     ed0:	b9 f1       	breq	.+110    	; 0xf40 <__fpcmp_parts_f+0xa8>
     ed2:	81 81       	ldd	r24, Z+1	; 0x01
     ed4:	88 23       	and	r24, r24
     ed6:	89 f1       	breq	.+98     	; 0xf3a <__fpcmp_parts_f+0xa2>
     ed8:	2d c0       	rjmp	.+90     	; 0xf34 <__fpcmp_parts_f+0x9c>
     eda:	11 96       	adiw	r26, 0x01	; 1
     edc:	1c 91       	ld	r17, X
     ede:	11 97       	sbiw	r26, 0x01	; 1
     ee0:	82 30       	cpi	r24, 0x02	; 2
     ee2:	f1 f0       	breq	.+60     	; 0xf20 <__fpcmp_parts_f+0x88>
     ee4:	81 81       	ldd	r24, Z+1	; 0x01
     ee6:	18 17       	cp	r17, r24
     ee8:	d9 f4       	brne	.+54     	; 0xf20 <__fpcmp_parts_f+0x88>
     eea:	12 96       	adiw	r26, 0x02	; 2
     eec:	2d 91       	ld	r18, X+
     eee:	3c 91       	ld	r19, X
     ef0:	13 97       	sbiw	r26, 0x03	; 3
     ef2:	82 81       	ldd	r24, Z+2	; 0x02
     ef4:	93 81       	ldd	r25, Z+3	; 0x03
     ef6:	82 17       	cp	r24, r18
     ef8:	93 07       	cpc	r25, r19
     efa:	94 f0       	brlt	.+36     	; 0xf20 <__fpcmp_parts_f+0x88>
     efc:	28 17       	cp	r18, r24
     efe:	39 07       	cpc	r19, r25
     f00:	bc f0       	brlt	.+46     	; 0xf30 <__fpcmp_parts_f+0x98>
     f02:	14 96       	adiw	r26, 0x04	; 4
     f04:	8d 91       	ld	r24, X+
     f06:	9d 91       	ld	r25, X+
     f08:	0d 90       	ld	r0, X+
     f0a:	bc 91       	ld	r27, X
     f0c:	a0 2d       	mov	r26, r0
     f0e:	24 81       	ldd	r18, Z+4	; 0x04
     f10:	35 81       	ldd	r19, Z+5	; 0x05
     f12:	46 81       	ldd	r20, Z+6	; 0x06
     f14:	57 81       	ldd	r21, Z+7	; 0x07
     f16:	28 17       	cp	r18, r24
     f18:	39 07       	cpc	r19, r25
     f1a:	4a 07       	cpc	r20, r26
     f1c:	5b 07       	cpc	r21, r27
     f1e:	18 f4       	brcc	.+6      	; 0xf26 <__fpcmp_parts_f+0x8e>
     f20:	11 23       	and	r17, r17
     f22:	41 f0       	breq	.+16     	; 0xf34 <__fpcmp_parts_f+0x9c>
     f24:	0a c0       	rjmp	.+20     	; 0xf3a <__fpcmp_parts_f+0xa2>
     f26:	82 17       	cp	r24, r18
     f28:	93 07       	cpc	r25, r19
     f2a:	a4 07       	cpc	r26, r20
     f2c:	b5 07       	cpc	r27, r21
     f2e:	40 f4       	brcc	.+16     	; 0xf40 <__fpcmp_parts_f+0xa8>
     f30:	11 23       	and	r17, r17
     f32:	19 f0       	breq	.+6      	; 0xf3a <__fpcmp_parts_f+0xa2>
     f34:	61 e0       	ldi	r22, 0x01	; 1
     f36:	70 e0       	ldi	r23, 0x00	; 0
     f38:	05 c0       	rjmp	.+10     	; 0xf44 <__fpcmp_parts_f+0xac>
     f3a:	6f ef       	ldi	r22, 0xFF	; 255
     f3c:	7f ef       	ldi	r23, 0xFF	; 255
     f3e:	02 c0       	rjmp	.+4      	; 0xf44 <__fpcmp_parts_f+0xac>
     f40:	60 e0       	ldi	r22, 0x00	; 0
     f42:	70 e0       	ldi	r23, 0x00	; 0
     f44:	cb 01       	movw	r24, r22
     f46:	1f 91       	pop	r17
     f48:	08 95       	ret

00000f4a <USART_voidInit>:
 * Breif : This Function initialize USART
 * Parameters :  Nothing
 * return : Nothing
 */
void USART_voidInit   (void)
{
     f4a:	df 93       	push	r29
     f4c:	cf 93       	push	r28
     f4e:	0f 92       	push	r0
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8UCSRC = 0 ;
     f54:	19 82       	std	Y+1, r1	; 0x01

     /*Set baud rate as 9600 when F_CPU = 16000000UL  & Double speed disabled from equation : ((SYSTEM_FREQUENCY / (16 * USART_BAUD_RATE)) - 1)*/
	UBRRL_REG = 103;
     f56:	e9 e2       	ldi	r30, 0x29	; 41
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	87 e6       	ldi	r24, 0x67	; 103
     f5c:	80 83       	st	Z, r24
	CLR_BIT (UCSRA_REG , U2X);
     f5e:	ab e2       	ldi	r26, 0x2B	; 43
     f60:	b0 e0       	ldi	r27, 0x00	; 0
     f62:	eb e2       	ldi	r30, 0x2B	; 43
     f64:	f0 e0       	ldi	r31, 0x00	; 0
     f66:	80 81       	ld	r24, Z
     f68:	8d 7f       	andi	r24, 0xFD	; 253
     f6a:	8c 93       	st	X, r24
	//reading UCSRC_REG
	SET_BIT (local_u8UCSRC,URSEL);
     f6c:	89 81       	ldd	r24, Y+1	; 0x01
     f6e:	80 68       	ori	r24, 0x80	; 128
     f70:	89 83       	std	Y+1, r24	; 0x01
	// SELECT  Asynchronous Operation
	CLR_BIT (local_u8UCSRC,UMSEL);
     f72:	89 81       	ldd	r24, Y+1	; 0x01
     f74:	8f 7b       	andi	r24, 0xBF	; 191
     f76:	89 83       	std	Y+1, r24	; 0x01
	/*No parity*/
	CLR_BIT (local_u8UCSRC,UPM1);
     f78:	89 81       	ldd	r24, Y+1	; 0x01
     f7a:	8f 7d       	andi	r24, 0xDF	; 223
     f7c:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT (local_u8UCSRC,UPM0);
     f7e:	89 81       	ldd	r24, Y+1	; 0x01
     f80:	8f 7e       	andi	r24, 0xEF	; 239
     f82:	89 83       	std	Y+1, r24	; 0x01
	//Select 1bit stop
	CLR_BIT (local_u8UCSRC,USBS);
     f84:	89 81       	ldd	r24, Y+1	; 0x01
     f86:	87 7f       	andi	r24, 0xF7	; 247
     f88:	89 83       	std	Y+1, r24	; 0x01
	/*Select Character Size 8bit*/
	CLR_BIT (UCSRB_REG,UCSZ2) ;
     f8a:	aa e2       	ldi	r26, 0x2A	; 42
     f8c:	b0 e0       	ldi	r27, 0x00	; 0
     f8e:	ea e2       	ldi	r30, 0x2A	; 42
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	8b 7f       	andi	r24, 0xFB	; 251
     f96:	8c 93       	st	X, r24
	SET_BIT (local_u8UCSRC,UCSZ1);
     f98:	89 81       	ldd	r24, Y+1	; 0x01
     f9a:	84 60       	ori	r24, 0x04	; 4
     f9c:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT (local_u8UCSRC,UCSZ0);
     f9e:	89 81       	ldd	r24, Y+1	; 0x01
     fa0:	82 60       	ori	r24, 0x02	; 2
     fa2:	89 83       	std	Y+1, r24	; 0x01
	//Disable clk polarity
	CLR_BIT (local_u8UCSRC,UCPOL);
     fa4:	89 81       	ldd	r24, Y+1	; 0x01
     fa6:	8e 7f       	andi	r24, 0xFE	; 254
     fa8:	89 83       	std	Y+1, r24	; 0x01

	UCSRC_REG = local_u8UCSRC ;
     faa:	e0 e4       	ldi	r30, 0x40	; 64
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	89 81       	ldd	r24, Y+1	; 0x01
     fb0:	80 83       	st	Z, r24


	/*Rx Enable*/
	SET_BIT(UCSRB_REG , RXEN) ;
     fb2:	aa e2       	ldi	r26, 0x2A	; 42
     fb4:	b0 e0       	ldi	r27, 0x00	; 0
     fb6:	ea e2       	ldi	r30, 0x2A	; 42
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	80 61       	ori	r24, 0x10	; 16
     fbe:	8c 93       	st	X, r24
	/*Tx Enable*/
	SET_BIT(UCSRB_REG , TXEN) ;
     fc0:	aa e2       	ldi	r26, 0x2A	; 42
     fc2:	b0 e0       	ldi	r27, 0x00	; 0
     fc4:	ea e2       	ldi	r30, 0x2A	; 42
     fc6:	f0 e0       	ldi	r31, 0x00	; 0
     fc8:	80 81       	ld	r24, Z
     fca:	88 60       	ori	r24, 0x08	; 8
     fcc:	8c 93       	st	X, r24


}
     fce:	0f 90       	pop	r0
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <USART_voidTxChar>:
 * Breif : This Function Send data by writing copy_u8TxData into UDR_REG and blocking on flag
 * Parameters : copy_u8TxData
 * return : Nothing
 */
void USART_voidTxChar (u8 copy_u8TxData)
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	0f 92       	push	r0
     fdc:	cd b7       	in	r28, 0x3d	; 61
     fde:	de b7       	in	r29, 0x3e	; 62
     fe0:	89 83       	std	Y+1, r24	; 0x01
    /* Put data into buffer, sends the data */
       UDR_REG = copy_u8TxData;
     fe2:	ec e2       	ldi	r30, 0x2C	; 44
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	80 83       	st	Z, r24
    /* Wait for empty transmit buffer */
       while (0 == GET_BIT(UCSRA_REG,UDRE));
     fea:	eb e2       	ldi	r30, 0x2B	; 43
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	82 95       	swap	r24
     ff2:	86 95       	lsr	r24
     ff4:	87 70       	andi	r24, 0x07	; 7
     ff6:	88 2f       	mov	r24, r24
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	81 70       	andi	r24, 0x01	; 1
     ffc:	90 70       	andi	r25, 0x00	; 0
     ffe:	00 97       	sbiw	r24, 0x00	; 0
    1000:	a1 f3       	breq	.-24     	; 0xfea <USART_voidTxChar+0x14>
}
    1002:	0f 90       	pop	r0
    1004:	cf 91       	pop	r28
    1006:	df 91       	pop	r29
    1008:	08 95       	ret

0000100a <USART_voidRxChar>:
 * Breif : This Function Recieved data by reading copy_u8RxData from UDR_REG after blocking on flag
 * Parameters : copy_u8TxData
 * return : Nothing
 */
void USART_voidRxChar (u8 *copy_pu8RxData)
{
    100a:	df 93       	push	r29
    100c:	cf 93       	push	r28
    100e:	00 d0       	rcall	.+0      	; 0x1010 <USART_voidRxChar+0x6>
    1010:	cd b7       	in	r28, 0x3d	; 61
    1012:	de b7       	in	r29, 0x3e	; 62
    1014:	9a 83       	std	Y+2, r25	; 0x02
    1016:	89 83       	std	Y+1, r24	; 0x01
    if (copy_pu8RxData !=NULL)
    1018:	89 81       	ldd	r24, Y+1	; 0x01
    101a:	9a 81       	ldd	r25, Y+2	; 0x02
    101c:	00 97       	sbiw	r24, 0x00	; 0
    101e:	59 f0       	breq	.+22     	; 0x1036 <USART_voidRxChar+0x2c>
    {
    	// Wait until data is received
    	 while (0 == GET_BIT(UCSRA_REG,RXC));
    1020:	eb e2       	ldi	r30, 0x2B	; 43
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	80 81       	ld	r24, Z
    1026:	88 23       	and	r24, r24
    1028:	dc f7       	brge	.-10     	; 0x1020 <USART_voidRxChar+0x16>

       // Read the received data from the USART Data Register
    	*copy_pu8RxData = UDR_REG;
    102a:	ec e2       	ldi	r30, 0x2C	; 44
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	e9 81       	ldd	r30, Y+1	; 0x01
    1032:	fa 81       	ldd	r31, Y+2	; 0x02
    1034:	80 83       	st	Z, r24
    {
    	//return error state
    }


}
    1036:	0f 90       	pop	r0
    1038:	0f 90       	pop	r0
    103a:	cf 91       	pop	r28
    103c:	df 91       	pop	r29
    103e:	08 95       	ret

00001040 <USART_voidTxString>:

void USART_voidTxString  (u8* copy_u8TxString)
{
    1040:	df 93       	push	r29
    1042:	cf 93       	push	r28
    1044:	00 d0       	rcall	.+0      	; 0x1046 <USART_voidTxString+0x6>
    1046:	0f 92       	push	r0
    1048:	cd b7       	in	r28, 0x3d	; 61
    104a:	de b7       	in	r29, 0x3e	; 62
    104c:	9b 83       	std	Y+3, r25	; 0x03
    104e:	8a 83       	std	Y+2, r24	; 0x02
	if (copy_u8TxString !=NULL)
    1050:	8a 81       	ldd	r24, Y+2	; 0x02
    1052:	9b 81       	ldd	r25, Y+3	; 0x03
    1054:	00 97       	sbiw	r24, 0x00	; 0
    1056:	d9 f0       	breq	.+54     	; 0x108e <USART_voidTxString+0x4e>
	{
		u8 local_u8Conter=0;
    1058:	19 82       	std	Y+1, r1	; 0x01
    105a:	0e c0       	rjmp	.+28     	; 0x1078 <USART_voidTxString+0x38>
		while (copy_u8TxString [local_u8Conter] !='\0')
		{
			USART_voidTxChar(copy_u8TxString [local_u8Conter]);
    105c:	89 81       	ldd	r24, Y+1	; 0x01
    105e:	28 2f       	mov	r18, r24
    1060:	30 e0       	ldi	r19, 0x00	; 0
    1062:	8a 81       	ldd	r24, Y+2	; 0x02
    1064:	9b 81       	ldd	r25, Y+3	; 0x03
    1066:	fc 01       	movw	r30, r24
    1068:	e2 0f       	add	r30, r18
    106a:	f3 1f       	adc	r31, r19
    106c:	80 81       	ld	r24, Z
    106e:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <USART_voidTxChar>
			local_u8Conter ++;
    1072:	89 81       	ldd	r24, Y+1	; 0x01
    1074:	8f 5f       	subi	r24, 0xFF	; 255
    1076:	89 83       	std	Y+1, r24	; 0x01
void USART_voidTxString  (u8* copy_u8TxString)
{
	if (copy_u8TxString !=NULL)
	{
		u8 local_u8Conter=0;
		while (copy_u8TxString [local_u8Conter] !='\0')
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	28 2f       	mov	r18, r24
    107c:	30 e0       	ldi	r19, 0x00	; 0
    107e:	8a 81       	ldd	r24, Y+2	; 0x02
    1080:	9b 81       	ldd	r25, Y+3	; 0x03
    1082:	fc 01       	movw	r30, r24
    1084:	e2 0f       	add	r30, r18
    1086:	f3 1f       	adc	r31, r19
    1088:	80 81       	ld	r24, Z
    108a:	88 23       	and	r24, r24
    108c:	39 f7       	brne	.-50     	; 0x105c <USART_voidTxString+0x1c>
		{
			USART_voidTxChar(copy_u8TxString [local_u8Conter]);
			local_u8Conter ++;
		}
	}
}
    108e:	0f 90       	pop	r0
    1090:	0f 90       	pop	r0
    1092:	0f 90       	pop	r0
    1094:	cf 91       	pop	r28
    1096:	df 91       	pop	r29
    1098:	08 95       	ret

0000109a <USART_voidRxString>:
void USART_voidRxString  (u8* copy_u8RxString)
{
    109a:	df 93       	push	r29
    109c:	cf 93       	push	r28
    109e:	00 d0       	rcall	.+0      	; 0x10a0 <USART_voidRxString+0x6>
    10a0:	0f 92       	push	r0
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
    10a6:	9b 83       	std	Y+3, r25	; 0x03
    10a8:	8a 83       	std	Y+2, r24	; 0x02
	if (copy_u8RxString !=NULL)
    10aa:	8a 81       	ldd	r24, Y+2	; 0x02
    10ac:	9b 81       	ldd	r25, Y+3	; 0x03
    10ae:	00 97       	sbiw	r24, 0x00	; 0
    10b0:	11 f1       	breq	.+68     	; 0x10f6 <USART_voidRxString+0x5c>
	{
		u8 local_u8Conter=0;
    10b2:	19 82       	std	Y+1, r1	; 0x01
		while (1)
		{
			USART_voidRxChar(&copy_u8RxString[local_u8Conter]);
    10b4:	89 81       	ldd	r24, Y+1	; 0x01
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	8a 81       	ldd	r24, Y+2	; 0x02
    10bc:	9b 81       	ldd	r25, Y+3	; 0x03
    10be:	82 0f       	add	r24, r18
    10c0:	93 1f       	adc	r25, r19
    10c2:	0e 94 05 08 	call	0x100a	; 0x100a <USART_voidRxChar>
			if(copy_u8RxString[local_u8Conter] == '#')
    10c6:	89 81       	ldd	r24, Y+1	; 0x01
    10c8:	28 2f       	mov	r18, r24
    10ca:	30 e0       	ldi	r19, 0x00	; 0
    10cc:	8a 81       	ldd	r24, Y+2	; 0x02
    10ce:	9b 81       	ldd	r25, Y+3	; 0x03
    10d0:	fc 01       	movw	r30, r24
    10d2:	e2 0f       	add	r30, r18
    10d4:	f3 1f       	adc	r31, r19
    10d6:	80 81       	ld	r24, Z
    10d8:	83 32       	cpi	r24, 0x23	; 35
    10da:	21 f0       	breq	.+8      	; 0x10e4 <USART_voidRxString+0x4a>
			{
				break;
			}
			else
			{
				local_u8Conter ++;
    10dc:	89 81       	ldd	r24, Y+1	; 0x01
    10de:	8f 5f       	subi	r24, 0xFF	; 255
    10e0:	89 83       	std	Y+1, r24	; 0x01
    10e2:	e8 cf       	rjmp	.-48     	; 0x10b4 <USART_voidRxString+0x1a>
			}

		}
		copy_u8RxString[local_u8Conter] = '\0';
    10e4:	89 81       	ldd	r24, Y+1	; 0x01
    10e6:	28 2f       	mov	r18, r24
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	8a 81       	ldd	r24, Y+2	; 0x02
    10ec:	9b 81       	ldd	r25, Y+3	; 0x03
    10ee:	fc 01       	movw	r30, r24
    10f0:	e2 0f       	add	r30, r18
    10f2:	f3 1f       	adc	r31, r19
    10f4:	10 82       	st	Z, r1
	}
}
    10f6:	0f 90       	pop	r0
    10f8:	0f 90       	pop	r0
    10fa:	0f 90       	pop	r0
    10fc:	cf 91       	pop	r28
    10fe:	df 91       	pop	r29
    1100:	08 95       	ret

00001102 <TWI_voidInitMaster>:
#include "TWI_private.h"
#include "TWI_register.h"


void TWI_voidInitMaster                  (u8 copy_u8Address)
{
    1102:	df 93       	push	r29
    1104:	cf 93       	push	r28
    1106:	0f 92       	push	r0
    1108:	cd b7       	in	r28, 0x3d	; 61
    110a:	de b7       	in	r29, 0x3e	; 62
    110c:	89 83       	std	Y+1, r24	; 0x01
	if (copy_u8Address<128 && copy_u8Address>0)
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	88 23       	and	r24, r24
    1112:	44 f1       	brlt	.+80     	; 0x1164 <TWI_voidInitMaster+0x62>
    1114:	89 81       	ldd	r24, Y+1	; 0x01
    1116:	88 23       	and	r24, r24
    1118:	29 f1       	breq	.+74     	; 0x1164 <TWI_voidInitMaster+0x62>
	{
		/*Set the required address in the 7 MSB of TWAR*/
		TWAR_REG = (copy_u8Address<<1);
    111a:	e2 e2       	ldi	r30, 0x22	; 34
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	89 81       	ldd	r24, Y+1	; 0x01
    1120:	88 0f       	add	r24, r24
    1122:	80 83       	st	Z, r24
		/*Set SCL frequency to 400kHz, with 16Mhz system frequency*/
		TWBR_REG =12;
    1124:	e0 e2       	ldi	r30, 0x20	; 32
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	8c e0       	ldi	r24, 0x0C	; 12
    112a:	80 83       	st	Z, r24
		CLR_BIT (TWSR_REG,TWPS1);
    112c:	a1 e2       	ldi	r26, 0x21	; 33
    112e:	b0 e0       	ldi	r27, 0x00	; 0
    1130:	e1 e2       	ldi	r30, 0x21	; 33
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	8d 7f       	andi	r24, 0xFD	; 253
    1138:	8c 93       	st	X, r24
		CLR_BIT (TWSR_REG,TWPS0);
    113a:	a1 e2       	ldi	r26, 0x21	; 33
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	e1 e2       	ldi	r30, 0x21	; 33
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	8e 7f       	andi	r24, 0xFE	; 254
    1146:	8c 93       	st	X, r24
		/*Disable TWI Interrupt*/
		CLR_BIT (TWCR_REG ,TWIE);
    1148:	a6 e5       	ldi	r26, 0x56	; 86
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	e6 e5       	ldi	r30, 0x56	; 86
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	80 81       	ld	r24, Z
    1152:	8e 7f       	andi	r24, 0xFE	; 254
    1154:	8c 93       	st	X, r24
		/*Enable TWI Peripheral*/
		SET_BIT (TWCR_REG ,TWEN);
    1156:	a6 e5       	ldi	r26, 0x56	; 86
    1158:	b0 e0       	ldi	r27, 0x00	; 0
    115a:	e6 e5       	ldi	r30, 0x56	; 86
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	80 81       	ld	r24, Z
    1160:	84 60       	ori	r24, 0x04	; 4
    1162:	8c 93       	st	X, r24
	}
	else
	{
	    //return error state
	}
}
    1164:	0f 90       	pop	r0
    1166:	cf 91       	pop	r28
    1168:	df 91       	pop	r29
    116a:	08 95       	ret

0000116c <TWI_SendStartCondition>:
void TWI_SendStartCondition (void)
{
    116c:	df 93       	push	r29
    116e:	cf 93       	push	r28
    1170:	cd b7       	in	r28, 0x3d	; 61
    1172:	de b7       	in	r29, 0x3e	; 62
	/*Send start condition*/
		SET_BIT(TWCR_REG, TWSTA);
    1174:	a6 e5       	ldi	r26, 0x56	; 86
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e6 e5       	ldi	r30, 0x56	; 86
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	80 62       	ori	r24, 0x20	; 32
    1180:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	   SET_BIT(TWCR_REG,TWINT);
    1182:	a6 e5       	ldi	r26, 0x56	; 86
    1184:	b0 e0       	ldi	r27, 0x00	; 0
    1186:	e6 e5       	ldi	r30, 0x56	; 86
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	80 81       	ld	r24, Z
    118c:	80 68       	ori	r24, 0x80	; 128
    118e:	8c 93       	st	X, r24
	 /*wait until the operation finishes and the flag is raised(Busy wait on the flag)*/
	   	while(0 == (GET_BIT(TWCR_REG,TWINT)));
    1190:	e6 e5       	ldi	r30, 0x56	; 86
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	80 81       	ld	r24, Z
    1196:	88 23       	and	r24, r24
    1198:	dc f7       	brge	.-10     	; 0x1190 <TWI_SendStartCondition+0x24>
	 /*Check the operation status (Bit Masking) */
	   while((TWI_STATUS_VALUE) != START_ACK );
    119a:	e1 e2       	ldi	r30, 0x21	; 33
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	88 2f       	mov	r24, r24
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	88 7f       	andi	r24, 0xF8	; 248
    11a6:	90 70       	andi	r25, 0x00	; 0
    11a8:	88 30       	cpi	r24, 0x08	; 8
    11aa:	91 05       	cpc	r25, r1
    11ac:	b1 f7       	brne	.-20     	; 0x119a <TWI_SendStartCondition+0x2e>

}
    11ae:	cf 91       	pop	r28
    11b0:	df 91       	pop	r29
    11b2:	08 95       	ret

000011b4 <TWI_SendRepeatedStart>:
void TWI_SendRepeatedStart (void)
{
    11b4:	df 93       	push	r29
    11b6:	cf 93       	push	r28
    11b8:	cd b7       	in	r28, 0x3d	; 61
    11ba:	de b7       	in	r29, 0x3e	; 62
	/*Send start condition*/
	  SET_BIT(TWCR_REG, TWSTA);
    11bc:	a6 e5       	ldi	r26, 0x56	; 86
    11be:	b0 e0       	ldi	r27, 0x00	; 0
    11c0:	e6 e5       	ldi	r30, 0x56	; 86
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	80 81       	ld	r24, Z
    11c6:	80 62       	ori	r24, 0x20	; 32
    11c8:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR_REG,TWINT);
    11ca:	a6 e5       	ldi	r26, 0x56	; 86
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e6 e5       	ldi	r30, 0x56	; 86
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	80 68       	ori	r24, 0x80	; 128
    11d6:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised(Busy wait on the flag)*/
	while(0 == (GET_BIT(TWCR_REG,TWINT)));
    11d8:	e6 e5       	ldi	r30, 0x56	; 86
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	88 23       	and	r24, r24
    11e0:	dc f7       	brge	.-10     	; 0x11d8 <TWI_SendRepeatedStart+0x24>
    /*Check the operation status (Bit Masking) */
	while((TWI_STATUS_VALUE) != REP_START_ACK );
    11e2:	e1 e2       	ldi	r30, 0x21	; 33
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	80 81       	ld	r24, Z
    11e8:	88 2f       	mov	r24, r24
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	88 7f       	andi	r24, 0xF8	; 248
    11ee:	90 70       	andi	r25, 0x00	; 0
    11f0:	80 31       	cpi	r24, 0x10	; 16
    11f2:	91 05       	cpc	r25, r1
    11f4:	b1 f7       	brne	.-20     	; 0x11e2 <TWI_SendRepeatedStart+0x2e>
}
    11f6:	cf 91       	pop	r28
    11f8:	df 91       	pop	r29
    11fa:	08 95       	ret

000011fc <TWI_SendStopCondition>:
void TWI_SendStopCondition(void)
{
    11fc:	df 93       	push	r29
    11fe:	cf 93       	push	r28
    1200:	cd b7       	in	r28, 0x3d	; 61
    1202:	de b7       	in	r29, 0x3e	; 62
	/*Sent a stop condition on the bus*/
		SET_BIT(TWCR_REG,TWSTO);
    1204:	a6 e5       	ldi	r26, 0x56	; 86
    1206:	b0 e0       	ldi	r27, 0x00	; 0
    1208:	e6 e5       	ldi	r30, 0x56	; 86
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	80 61       	ori	r24, 0x10	; 16
    1210:	8c 93       	st	X, r24

	/*Clear the interrupt flag to start the previous operation*/
		SET_BIT(TWCR_REG,TWINT);
    1212:	a6 e5       	ldi	r26, 0x56	; 86
    1214:	b0 e0       	ldi	r27, 0x00	; 0
    1216:	e6 e5       	ldi	r30, 0x56	; 86
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	80 68       	ori	r24, 0x80	; 128
    121e:	8c 93       	st	X, r24
}
    1220:	cf 91       	pop	r28
    1222:	df 91       	pop	r29
    1224:	08 95       	ret

00001226 <TWI_SendSlaveAddressWithWrite>:
void TWI_SendSlaveAddressWithWrite(u8 copy_u8SlaveAddress)
{
    1226:	df 93       	push	r29
    1228:	cf 93       	push	r28
    122a:	0f 92       	push	r0
    122c:	cd b7       	in	r28, 0x3d	; 61
    122e:	de b7       	in	r29, 0x3e	; 62
    1230:	89 83       	std	Y+1, r24	; 0x01
	if (copy_u8SlaveAddress<128 )
    1232:	89 81       	ldd	r24, Y+1	; 0x01
    1234:	88 23       	and	r24, r24
    1236:	4c f1       	brlt	.+82     	; 0x128a <TWI_SendSlaveAddressWithWrite+0x64>
	{
		/*send the 7bit slave address to the bus*/
		TWDR_REG = (copy_u8SlaveAddress<<1) ;
    1238:	e3 e2       	ldi	r30, 0x23	; 35
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	89 81       	ldd	r24, Y+1	; 0x01
    123e:	88 0f       	add	r24, r24
    1240:	80 83       	st	Z, r24
		/*set the write request in the LSB in the data register*/
			CLR_BIT(TWDR_REG,0);
    1242:	a3 e2       	ldi	r26, 0x23	; 35
    1244:	b0 e0       	ldi	r27, 0x00	; 0
    1246:	e3 e2       	ldi	r30, 0x23	; 35
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	80 81       	ld	r24, Z
    124c:	8e 7f       	andi	r24, 0xFE	; 254
    124e:	8c 93       	st	X, r24
		/*Clear the start condition bit*/
			CLR_BIT(TWCR_REG,TWSTA);
    1250:	a6 e5       	ldi	r26, 0x56	; 86
    1252:	b0 e0       	ldi	r27, 0x00	; 0
    1254:	e6 e5       	ldi	r30, 0x56	; 86
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	8f 7d       	andi	r24, 0xDF	; 223
    125c:	8c 93       	st	X, r24
		/*Clear the interrupt flag to start the previous operation*/
		    SET_BIT(TWCR_REG,TWINT);
    125e:	a6 e5       	ldi	r26, 0x56	; 86
    1260:	b0 e0       	ldi	r27, 0x00	; 0
    1262:	e6 e5       	ldi	r30, 0x56	; 86
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	80 81       	ld	r24, Z
    1268:	80 68       	ori	r24, 0x80	; 128
    126a:	8c 93       	st	X, r24
		/*wait until the operation finishes and the flag is raised(Busy wait on the flag)*/
		    while(0 == (GET_BIT(TWCR_REG,TWINT)));
    126c:	e6 e5       	ldi	r30, 0x56	; 86
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	88 23       	and	r24, r24
    1274:	dc f7       	brge	.-10     	; 0x126c <TWI_SendSlaveAddressWithWrite+0x46>
		/*Check the operation status (Bit Masking) */
		   while((TWI_STATUS_VALUE) != SLAVE_ADD_AND_WR_ACK );
    1276:	e1 e2       	ldi	r30, 0x21	; 33
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	80 81       	ld	r24, Z
    127c:	88 2f       	mov	r24, r24
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	88 7f       	andi	r24, 0xF8	; 248
    1282:	90 70       	andi	r25, 0x00	; 0
    1284:	88 31       	cpi	r24, 0x18	; 24
    1286:	91 05       	cpc	r25, r1
    1288:	b1 f7       	brne	.-20     	; 0x1276 <TWI_SendSlaveAddressWithWrite+0x50>
	else
	{
          //return error state
	}

}
    128a:	0f 90       	pop	r0
    128c:	cf 91       	pop	r28
    128e:	df 91       	pop	r29
    1290:	08 95       	ret

00001292 <TWI_SendSlaveAddressWithRead>:
void TWI_SendSlaveAddressWithRead        (u8 copy_u8SlaveAddress)
{
    1292:	df 93       	push	r29
    1294:	cf 93       	push	r28
    1296:	0f 92       	push	r0
    1298:	cd b7       	in	r28, 0x3d	; 61
    129a:	de b7       	in	r29, 0x3e	; 62
    129c:	89 83       	std	Y+1, r24	; 0x01
	if (copy_u8SlaveAddress<128 )
    129e:	89 81       	ldd	r24, Y+1	; 0x01
    12a0:	88 23       	and	r24, r24
    12a2:	4c f1       	brlt	.+82     	; 0x12f6 <TWI_SendSlaveAddressWithRead+0x64>
		{
			/*send the 7bit slave address to the bus*/
			TWDR_REG = (copy_u8SlaveAddress<<1) ;
    12a4:	e3 e2       	ldi	r30, 0x23	; 35
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	89 81       	ldd	r24, Y+1	; 0x01
    12aa:	88 0f       	add	r24, r24
    12ac:	80 83       	st	Z, r24
			/*set the write request in the LSB in the data register*/
				SET_BIT(TWDR_REG,0);
    12ae:	a3 e2       	ldi	r26, 0x23	; 35
    12b0:	b0 e0       	ldi	r27, 0x00	; 0
    12b2:	e3 e2       	ldi	r30, 0x23	; 35
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
    12b8:	81 60       	ori	r24, 0x01	; 1
    12ba:	8c 93       	st	X, r24
			/*Clear the start condition bit*/
			    CLR_BIT(TWCR_REG,TWSTA);
    12bc:	a6 e5       	ldi	r26, 0x56	; 86
    12be:	b0 e0       	ldi	r27, 0x00	; 0
    12c0:	e6 e5       	ldi	r30, 0x56	; 86
    12c2:	f0 e0       	ldi	r31, 0x00	; 0
    12c4:	80 81       	ld	r24, Z
    12c6:	8f 7d       	andi	r24, 0xDF	; 223
    12c8:	8c 93       	st	X, r24
			/*Clear the interrupt flag to start the previous operation*/
			    SET_BIT(TWCR_REG,TWINT);
    12ca:	a6 e5       	ldi	r26, 0x56	; 86
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	e6 e5       	ldi	r30, 0x56	; 86
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	80 68       	ori	r24, 0x80	; 128
    12d6:	8c 93       	st	X, r24
			/*wait until the operation finishes and the flag is raised(Busy wait on the flag)*/
			    while(0 == (GET_BIT(TWCR_REG,TWINT)));
    12d8:	e6 e5       	ldi	r30, 0x56	; 86
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	88 23       	and	r24, r24
    12e0:	dc f7       	brge	.-10     	; 0x12d8 <TWI_SendSlaveAddressWithRead+0x46>
			/*Check the operation status (Bit Masking) */
			   while((TWI_STATUS_VALUE) != SLAVE_ADD_AND_RD_ACK );
    12e2:	e1 e2       	ldi	r30, 0x21	; 33
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	88 2f       	mov	r24, r24
    12ea:	90 e0       	ldi	r25, 0x00	; 0
    12ec:	88 7f       	andi	r24, 0xF8	; 248
    12ee:	90 70       	andi	r25, 0x00	; 0
    12f0:	80 34       	cpi	r24, 0x40	; 64
    12f2:	91 05       	cpc	r25, r1
    12f4:	b1 f7       	brne	.-20     	; 0x12e2 <TWI_SendSlaveAddressWithRead+0x50>
		}
		else
		{
	          //return error state
		}
}
    12f6:	0f 90       	pop	r0
    12f8:	cf 91       	pop	r28
    12fa:	df 91       	pop	r29
    12fc:	08 95       	ret

000012fe <TWI_SendMasterDataByte>:
void TWI_SendMasterDataByte              (u8 copy_u8TxData )
{
    12fe:	df 93       	push	r29
    1300:	cf 93       	push	r28
    1302:	0f 92       	push	r0
    1304:	cd b7       	in	r28, 0x3d	; 61
    1306:	de b7       	in	r29, 0x3e	; 62
    1308:	89 83       	std	Y+1, r24	; 0x01
	/*Write the data byte on the bus*/
		TWDR_REG = copy_u8TxData;
    130a:	e3 e2       	ldi	r30, 0x23	; 35
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	89 81       	ldd	r24, Y+1	; 0x01
    1310:	80 83       	st	Z, r24
		/*Clear the interrupt flag to start the previous operation*/
			SET_BIT(TWCR_REG,TWINT);
    1312:	a6 e5       	ldi	r26, 0x56	; 86
    1314:	b0 e0       	ldi	r27, 0x00	; 0
    1316:	e6 e5       	ldi	r30, 0x56	; 86
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	80 81       	ld	r24, Z
    131c:	80 68       	ori	r24, 0x80	; 128
    131e:	8c 93       	st	X, r24
		/*wait until the operation finishes and the flag is raised(Busy wait on the flag)*/
			while(0 == (GET_BIT(TWCR_REG,TWINT)));
    1320:	e6 e5       	ldi	r30, 0x56	; 86
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	88 23       	and	r24, r24
    1328:	dc f7       	brge	.-10     	; 0x1320 <TWI_SendMasterDataByte+0x22>
		/*Check the operation status (Bit Masking) */
			while((TWI_STATUS_VALUE) !=  MSTR_WR_BYTE_ACK );
    132a:	e1 e2       	ldi	r30, 0x21	; 33
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	88 2f       	mov	r24, r24
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	88 7f       	andi	r24, 0xF8	; 248
    1336:	90 70       	andi	r25, 0x00	; 0
    1338:	88 32       	cpi	r24, 0x28	; 40
    133a:	91 05       	cpc	r25, r1
    133c:	b1 f7       	brne	.-20     	; 0x132a <TWI_SendMasterDataByte+0x2c>

}
    133e:	0f 90       	pop	r0
    1340:	cf 91       	pop	r28
    1342:	df 91       	pop	r29
    1344:	08 95       	ret

00001346 <TWI_RecieveMasterDataByteWithAck>:
void TWI_RecieveMasterDataByteWithAck    (u8* copy_pu8RxData )
{
    1346:	df 93       	push	r29
    1348:	cf 93       	push	r28
    134a:	00 d0       	rcall	.+0      	; 0x134c <TWI_RecieveMasterDataByteWithAck+0x6>
    134c:	cd b7       	in	r28, 0x3d	; 61
    134e:	de b7       	in	r29, 0x3e	; 62
    1350:	9a 83       	std	Y+2, r25	; 0x02
    1352:	89 83       	std	Y+1, r24	; 0x01
	if(copy_pu8RxData != NULL)
    1354:	89 81       	ldd	r24, Y+1	; 0x01
    1356:	9a 81       	ldd	r25, Y+2	; 0x02
    1358:	00 97       	sbiw	r24, 0x00	; 0
    135a:	51 f1       	breq	.+84     	; 0x13b0 <TWI_RecieveMasterDataByteWithAck+0x6a>
	{
		/*Enable ACK PIN*/
		SET_BIT (TWCR_REG ,TWEA);
    135c:	a6 e5       	ldi	r26, 0x56	; 86
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	e6 e5       	ldi	r30, 0x56	; 86
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	80 64       	ori	r24, 0x40	; 64
    1368:	8c 93       	st	X, r24
		/*Clear the interrupt flag to start the previous operation*/
		SET_BIT(TWCR_REG,TWINT);
    136a:	a6 e5       	ldi	r26, 0x56	; 86
    136c:	b0 e0       	ldi	r27, 0x00	; 0
    136e:	e6 e5       	ldi	r30, 0x56	; 86
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	80 81       	ld	r24, Z
    1374:	80 68       	ori	r24, 0x80	; 128
    1376:	8c 93       	st	X, r24
		/*wait until the operation finishes and the flag is raised(Busy wait on the flag)*/
		while(0 == (GET_BIT(TWCR_REG,TWINT)));
    1378:	e6 e5       	ldi	r30, 0x56	; 86
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	88 23       	and	r24, r24
    1380:	dc f7       	brge	.-10     	; 0x1378 <TWI_RecieveMasterDataByteWithAck+0x32>
		/*Check the operation status (Bit Masking) */
		while((TWI_STATUS_VALUE) != MSTR_RD_BYTE_WITH_ACK );
    1382:	e1 e2       	ldi	r30, 0x21	; 33
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	88 2f       	mov	r24, r24
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	88 7f       	andi	r24, 0xF8	; 248
    138e:	90 70       	andi	r25, 0x00	; 0
    1390:	80 35       	cpi	r24, 0x50	; 80
    1392:	91 05       	cpc	r25, r1
    1394:	b1 f7       	brne	.-20     	; 0x1382 <TWI_RecieveMasterDataByteWithAck+0x3c>
		/*Recieve data*/
		*copy_pu8RxData = TWDR_REG;
    1396:	e3 e2       	ldi	r30, 0x23	; 35
    1398:	f0 e0       	ldi	r31, 0x00	; 0
    139a:	80 81       	ld	r24, Z
    139c:	e9 81       	ldd	r30, Y+1	; 0x01
    139e:	fa 81       	ldd	r31, Y+2	; 0x02
    13a0:	80 83       	st	Z, r24
		/*Disable ACK PIN*/
		CLR_BIT (TWCR_REG ,TWEA);
    13a2:	a6 e5       	ldi	r26, 0x56	; 86
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	e6 e5       	ldi	r30, 0x56	; 86
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	8f 7b       	andi	r24, 0xBF	; 191
    13ae:	8c 93       	st	X, r24
	}
	else
	{
		//return state 0;
	}
}
    13b0:	0f 90       	pop	r0
    13b2:	0f 90       	pop	r0
    13b4:	cf 91       	pop	r28
    13b6:	df 91       	pop	r29
    13b8:	08 95       	ret

000013ba <TWI_RecieveMasterDataByteWithOutAck>:
void TWI_RecieveMasterDataByteWithOutAck (u8* copy_pu8RxData )
{
    13ba:	df 93       	push	r29
    13bc:	cf 93       	push	r28
    13be:	00 d0       	rcall	.+0      	; 0x13c0 <TWI_RecieveMasterDataByteWithOutAck+0x6>
    13c0:	cd b7       	in	r28, 0x3d	; 61
    13c2:	de b7       	in	r29, 0x3e	; 62
    13c4:	9a 83       	std	Y+2, r25	; 0x02
    13c6:	89 83       	std	Y+1, r24	; 0x01
	if(copy_pu8RxData != NULL)
    13c8:	89 81       	ldd	r24, Y+1	; 0x01
    13ca:	9a 81       	ldd	r25, Y+2	; 0x02
    13cc:	00 97       	sbiw	r24, 0x00	; 0
    13ce:	e1 f0       	breq	.+56     	; 0x1408 <TWI_RecieveMasterDataByteWithOutAck+0x4e>
	{

		/*Clear the interrupt flag to start the previous operation*/
			SET_BIT(TWCR_REG,TWINT);
    13d0:	a6 e5       	ldi	r26, 0x56	; 86
    13d2:	b0 e0       	ldi	r27, 0x00	; 0
    13d4:	e6 e5       	ldi	r30, 0x56	; 86
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	80 81       	ld	r24, Z
    13da:	80 68       	ori	r24, 0x80	; 128
    13dc:	8c 93       	st	X, r24
		/*wait until the operation finishes and the flag is raised(Busy wait on the flag)*/
			while(0 == (GET_BIT(TWCR_REG,TWINT)));
    13de:	e6 e5       	ldi	r30, 0x56	; 86
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	80 81       	ld	r24, Z
    13e4:	88 23       	and	r24, r24
    13e6:	dc f7       	brge	.-10     	; 0x13de <TWI_RecieveMasterDataByteWithOutAck+0x24>
		/*Check the operation status (Bit Masking) */
			while((TWI_STATUS_VALUE) != MSTR_RD_BYTE_WITH_NACK );
    13e8:	e1 e2       	ldi	r30, 0x21	; 33
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	88 2f       	mov	r24, r24
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	88 7f       	andi	r24, 0xF8	; 248
    13f4:	90 70       	andi	r25, 0x00	; 0
    13f6:	88 35       	cpi	r24, 0x58	; 88
    13f8:	91 05       	cpc	r25, r1
    13fa:	b1 f7       	brne	.-20     	; 0x13e8 <TWI_RecieveMasterDataByteWithOutAck+0x2e>
			/*Recieve data*/
			*copy_pu8RxData = TWDR_REG;
    13fc:	e3 e2       	ldi	r30, 0x23	; 35
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	80 81       	ld	r24, Z
    1402:	e9 81       	ldd	r30, Y+1	; 0x01
    1404:	fa 81       	ldd	r31, Y+2	; 0x02
    1406:	80 83       	st	Z, r24
	}
	else
	{
			//return state 0;
	}
}
    1408:	0f 90       	pop	r0
    140a:	0f 90       	pop	r0
    140c:	cf 91       	pop	r28
    140e:	df 91       	pop	r29
    1410:	08 95       	ret

00001412 <SPI_voidInit>:
//-------------------------------------------------------------------------------------------------------------------------------



void SPI_voidInit(void)
{
    1412:	df 93       	push	r29
    1414:	cf 93       	push	r28
    1416:	cd b7       	in	r28, 0x3d	; 61
    1418:	de b7       	in	r29, 0x3e	; 62
		     	    #else
		     	        #error "wrong SPI_CLK_RATE config"
		     	    #endif

	    #elif SPI_MASTER_SLAVE_SELECT == SPI_SLAVE
		    CLR_BIT(SPCR_REG, MSTR);
    141a:	ad e2       	ldi	r26, 0x2D	; 45
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	ed e2       	ldi	r30, 0x2D	; 45
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	8f 7e       	andi	r24, 0xEF	; 239
    1426:	8c 93       	st	X, r24
	    #else
		     #error "wrong SPI_MASTER_SLAVE_SELECT config"
		#endif
	    /* Data Order */
	    #if SPI_DATA_ORDER == SPI_DATA_LSB_FIRST
	        SET_BIT(SPCR_REG, DORD);
    1428:	ad e2       	ldi	r26, 0x2D	; 45
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	ed e2       	ldi	r30, 0x2D	; 45
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	80 62       	ori	r24, 0x20	; 32
    1434:	8c 93       	st	X, r24

	    /* Clock Polarity */
	    #if SPI_CLK_POLARITY == SPI_RISING_LEADING_FALLING_TRAILING
	        CLR_BIT(SPCR_REG, CPOL);
	    #elif SPI_CLK_POLARITY == SPI_FALLING_LEADING_RISING_TRAILING
	        SET_BIT(SPCR_REG, CPOL);
    1436:	ad e2       	ldi	r26, 0x2D	; 45
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	ed e2       	ldi	r30, 0x2D	; 45
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	88 60       	ori	r24, 0x08	; 8
    1442:	8c 93       	st	X, r24

	    /* Clock Phase */
	    #if SPI_CLK_PHASE == SPI_SAMPLE_LEADING_SETUP_TRAILING
	        CLR_BIT(SPCR_REG, CPHA);
	    #elif SPI_CLK_PHASE == SPI_SETUP_LEADING_SAMPLE_TRAILING
	        SET_BIT(SPCR_REG, CPHA);
    1444:	ad e2       	ldi	r26, 0x2D	; 45
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	ed e2       	ldi	r30, 0x2D	; 45
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	84 60       	ori	r24, 0x04	; 4
    1450:	8c 93       	st	X, r24

	    /* SPI Interrupt Enable */
	    #if SPI_INTERRUPT_MODE == SPI_INTERRUPT_DISABLE
	        CLR_BIT(SPCR_REG, SPIE);
	    #elif SPI_INTERRUPT_MODE == SPI_INTERRUPT_ENABLE
	        SET_BIT(SPCR_REG, SPIE);
    1452:	ad e2       	ldi	r26, 0x2D	; 45
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	ed e2       	ldi	r30, 0x2D	; 45
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	80 68       	ori	r24, 0x80	; 128
    145e:	8c 93       	st	X, r24

	    /* SPI Enable */
	    #if SPI_ENABLE_MODE == SPI_DISABLE
	        CLR_BIT(SPCR_REG, SPE);
	    #elif SPI_ENABLE_MODE == SPI_ENABLE
	        SET_BIT(SPCR_REG, SPE);
    1460:	ad e2       	ldi	r26, 0x2D	; 45
    1462:	b0 e0       	ldi	r27, 0x00	; 0
    1464:	ed e2       	ldi	r30, 0x2D	; 45
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	80 64       	ori	r24, 0x40	; 64
    146c:	8c 93       	st	X, r24
	    #else
	        #error "wrong SPI_ENABLE_MODE config"
	    #endif

}
    146e:	cf 91       	pop	r28
    1470:	df 91       	pop	r29
    1472:	08 95       	ret

00001474 <SPI_voidTransmiteData>:
/**********************************************************************************************************************************************/
void SPI_voidTransmiteData (u8 copy_u8TxData)
{
    1474:	df 93       	push	r29
    1476:	cf 93       	push	r28
    1478:	0f 92       	push	r0
    147a:	cd b7       	in	r28, 0x3d	; 61
    147c:	de b7       	in	r29, 0x3e	; 62
    147e:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR_REG = copy_u8TxData;
    1480:	ef e2       	ldi	r30, 0x2F	; 47
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	89 81       	ldd	r24, Y+1	; 0x01
    1486:	80 83       	st	Z, r24
	/* Wait for transmission complete */
	while (0 == GET_BIT (SPSR_REG,SPIF));
    1488:	ee e2       	ldi	r30, 0x2E	; 46
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	88 23       	and	r24, r24
    1490:	dc f7       	brge	.-10     	; 0x1488 <SPI_voidTransmiteData+0x14>

}
    1492:	0f 90       	pop	r0
    1494:	cf 91       	pop	r28
    1496:	df 91       	pop	r29
    1498:	08 95       	ret

0000149a <SPI_voidRecieveData>:

void SPI_voidRecieveData (u8 *copy_pu8RxData)
{
    149a:	df 93       	push	r29
    149c:	cf 93       	push	r28
    149e:	00 d0       	rcall	.+0      	; 0x14a0 <SPI_voidRecieveData+0x6>
    14a0:	0f 92       	push	r0
    14a2:	cd b7       	in	r28, 0x3d	; 61
    14a4:	de b7       	in	r29, 0x3e	; 62
    14a6:	9b 83       	std	Y+3, r25	; 0x03
    14a8:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8ErrorStatus = TRUE;
    14aa:	81 e0       	ldi	r24, 0x01	; 1
    14ac:	89 83       	std	Y+1, r24	; 0x01
	if (copy_pu8RxData != NULL)
    14ae:	8a 81       	ldd	r24, Y+2	; 0x02
    14b0:	9b 81       	ldd	r25, Y+3	; 0x03
    14b2:	00 97       	sbiw	r24, 0x00	; 0
    14b4:	61 f0       	breq	.+24     	; 0x14ce <SPI_voidRecieveData+0x34>
	{
		while (0 == GET_BIT (SPSR_REG,SPIF));
    14b6:	ee e2       	ldi	r30, 0x2E	; 46
    14b8:	f0 e0       	ldi	r31, 0x00	; 0
    14ba:	80 81       	ld	r24, Z
    14bc:	88 23       	and	r24, r24
    14be:	dc f7       	brge	.-10     	; 0x14b6 <SPI_voidRecieveData+0x1c>
		*copy_pu8RxData = SPDR_REG ;
    14c0:	ef e2       	ldi	r30, 0x2F	; 47
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	ea 81       	ldd	r30, Y+2	; 0x02
    14c8:	fb 81       	ldd	r31, Y+3	; 0x03
    14ca:	80 83       	st	Z, r24
    14cc:	01 c0       	rjmp	.+2      	; 0x14d0 <SPI_voidRecieveData+0x36>
	}
	else
	{
		local_u8ErrorStatus = FALSE;
    14ce:	19 82       	std	Y+1, r1	; 0x01
	}
}
    14d0:	0f 90       	pop	r0
    14d2:	0f 90       	pop	r0
    14d4:	0f 90       	pop	r0
    14d6:	cf 91       	pop	r28
    14d8:	df 91       	pop	r29
    14da:	08 95       	ret

000014dc <SPI_u8TrancieveData>:

u8 SPI_u8TrancieveData(u8 copy_u8TxData, u8 *copy_pu8RxData) {
    14dc:	df 93       	push	r29
    14de:	cf 93       	push	r28
    14e0:	00 d0       	rcall	.+0      	; 0x14e2 <SPI_u8TrancieveData+0x6>
    14e2:	00 d0       	rcall	.+0      	; 0x14e4 <SPI_u8TrancieveData+0x8>
    14e4:	cd b7       	in	r28, 0x3d	; 61
    14e6:	de b7       	in	r29, 0x3e	; 62
    14e8:	89 83       	std	Y+1, r24	; 0x01
    14ea:	7b 83       	std	Y+3, r23	; 0x03
    14ec:	6a 83       	std	Y+2, r22	; 0x02
    if (copy_pu8RxData != NULL) {
    14ee:	8a 81       	ldd	r24, Y+2	; 0x02
    14f0:	9b 81       	ldd	r25, Y+3	; 0x03
    14f2:	00 97       	sbiw	r24, 0x00	; 0
    14f4:	91 f0       	breq	.+36     	; 0x151a <SPI_u8TrancieveData+0x3e>
        SPDR_REG = copy_u8TxData;
    14f6:	ef e2       	ldi	r30, 0x2F	; 47
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	89 81       	ldd	r24, Y+1	; 0x01
    14fc:	80 83       	st	Z, r24
        while (GET_BIT(SPSR_REG, SPIF) == 0);
    14fe:	ee e2       	ldi	r30, 0x2E	; 46
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	88 23       	and	r24, r24
    1506:	dc f7       	brge	.-10     	; 0x14fe <SPI_u8TrancieveData+0x22>
        *copy_pu8RxData = SPDR_REG;
    1508:	ef e2       	ldi	r30, 0x2F	; 47
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	ea 81       	ldd	r30, Y+2	; 0x02
    1510:	fb 81       	ldd	r31, Y+3	; 0x03
    1512:	80 83       	st	Z, r24
        return TRUE;
    1514:	81 e0       	ldi	r24, 0x01	; 1
    1516:	8c 83       	std	Y+4, r24	; 0x04
    1518:	01 c0       	rjmp	.+2      	; 0x151c <SPI_u8TrancieveData+0x40>
    } else {
        return FALSE;
    151a:	1c 82       	std	Y+4, r1	; 0x04
    151c:	8c 81       	ldd	r24, Y+4	; 0x04
    }
}
    151e:	0f 90       	pop	r0
    1520:	0f 90       	pop	r0
    1522:	0f 90       	pop	r0
    1524:	0f 90       	pop	r0
    1526:	cf 91       	pop	r28
    1528:	df 91       	pop	r29
    152a:	08 95       	ret

0000152c <SPI_voidTxString>:


void SPI_voidTxString      (u8* copy_u8TxString)
{
    152c:	df 93       	push	r29
    152e:	cf 93       	push	r28
    1530:	00 d0       	rcall	.+0      	; 0x1532 <SPI_voidTxString+0x6>
    1532:	0f 92       	push	r0
    1534:	cd b7       	in	r28, 0x3d	; 61
    1536:	de b7       	in	r29, 0x3e	; 62
    1538:	9b 83       	std	Y+3, r25	; 0x03
    153a:	8a 83       	std	Y+2, r24	; 0x02
	if (copy_u8TxString !=NULL)
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	9b 81       	ldd	r25, Y+3	; 0x03
    1540:	00 97       	sbiw	r24, 0x00	; 0
    1542:	d9 f0       	breq	.+54     	; 0x157a <SPI_voidTxString+0x4e>
	{
		u8 local_u8Conter=0;
    1544:	19 82       	std	Y+1, r1	; 0x01
    1546:	0e c0       	rjmp	.+28     	; 0x1564 <SPI_voidTxString+0x38>
	   while (copy_u8TxString [local_u8Conter] !='\0')
		{
		   SPI_voidTransmiteData(copy_u8TxString [local_u8Conter]);
    1548:	89 81       	ldd	r24, Y+1	; 0x01
    154a:	28 2f       	mov	r18, r24
    154c:	30 e0       	ldi	r19, 0x00	; 0
    154e:	8a 81       	ldd	r24, Y+2	; 0x02
    1550:	9b 81       	ldd	r25, Y+3	; 0x03
    1552:	fc 01       	movw	r30, r24
    1554:	e2 0f       	add	r30, r18
    1556:	f3 1f       	adc	r31, r19
    1558:	80 81       	ld	r24, Z
    155a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SPI_voidTransmiteData>
		   local_u8Conter ++;
    155e:	89 81       	ldd	r24, Y+1	; 0x01
    1560:	8f 5f       	subi	r24, 0xFF	; 255
    1562:	89 83       	std	Y+1, r24	; 0x01
void SPI_voidTxString      (u8* copy_u8TxString)
{
	if (copy_u8TxString !=NULL)
	{
		u8 local_u8Conter=0;
	   while (copy_u8TxString [local_u8Conter] !='\0')
    1564:	89 81       	ldd	r24, Y+1	; 0x01
    1566:	28 2f       	mov	r18, r24
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	8a 81       	ldd	r24, Y+2	; 0x02
    156c:	9b 81       	ldd	r25, Y+3	; 0x03
    156e:	fc 01       	movw	r30, r24
    1570:	e2 0f       	add	r30, r18
    1572:	f3 1f       	adc	r31, r19
    1574:	80 81       	ld	r24, Z
    1576:	88 23       	and	r24, r24
    1578:	39 f7       	brne	.-50     	; 0x1548 <SPI_voidTxString+0x1c>
		{
		   SPI_voidTransmiteData(copy_u8TxString [local_u8Conter]);
		   local_u8Conter ++;
		}
	}
}
    157a:	0f 90       	pop	r0
    157c:	0f 90       	pop	r0
    157e:	0f 90       	pop	r0
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	08 95       	ret

00001586 <SPI_voidRxString>:

void SPI_voidRxString      (u8* copy_u8RxString)
{
    1586:	df 93       	push	r29
    1588:	cf 93       	push	r28
    158a:	00 d0       	rcall	.+0      	; 0x158c <SPI_voidRxString+0x6>
    158c:	0f 92       	push	r0
    158e:	cd b7       	in	r28, 0x3d	; 61
    1590:	de b7       	in	r29, 0x3e	; 62
    1592:	9b 83       	std	Y+3, r25	; 0x03
    1594:	8a 83       	std	Y+2, r24	; 0x02
	if (copy_u8RxString !=NULL)
    1596:	8a 81       	ldd	r24, Y+2	; 0x02
    1598:	9b 81       	ldd	r25, Y+3	; 0x03
    159a:	00 97       	sbiw	r24, 0x00	; 0
    159c:	11 f1       	breq	.+68     	; 0x15e2 <SPI_voidRxString+0x5c>
	{
		u8 local_u8Conter=0;
    159e:	19 82       	std	Y+1, r1	; 0x01
		while (1)
		{
			SPI_voidRecieveData(&copy_u8RxString[local_u8Conter]);
    15a0:	89 81       	ldd	r24, Y+1	; 0x01
    15a2:	28 2f       	mov	r18, r24
    15a4:	30 e0       	ldi	r19, 0x00	; 0
    15a6:	8a 81       	ldd	r24, Y+2	; 0x02
    15a8:	9b 81       	ldd	r25, Y+3	; 0x03
    15aa:	82 0f       	add	r24, r18
    15ac:	93 1f       	adc	r25, r19
    15ae:	0e 94 4d 0a 	call	0x149a	; 0x149a <SPI_voidRecieveData>
			/* Receive the whole string until the '#' */
			if(copy_u8RxString[local_u8Conter] == '#')
    15b2:	89 81       	ldd	r24, Y+1	; 0x01
    15b4:	28 2f       	mov	r18, r24
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ba:	9b 81       	ldd	r25, Y+3	; 0x03
    15bc:	fc 01       	movw	r30, r24
    15be:	e2 0f       	add	r30, r18
    15c0:	f3 1f       	adc	r31, r19
    15c2:	80 81       	ld	r24, Z
    15c4:	83 32       	cpi	r24, 0x23	; 35
    15c6:	21 f0       	breq	.+8      	; 0x15d0 <SPI_voidRxString+0x4a>
			{
				break;
			}
			else
			{
			  local_u8Conter ++;
    15c8:	89 81       	ldd	r24, Y+1	; 0x01
    15ca:	8f 5f       	subi	r24, 0xFF	; 255
    15cc:	89 83       	std	Y+1, r24	; 0x01
    15ce:	e8 cf       	rjmp	.-48     	; 0x15a0 <SPI_voidRxString+0x1a>
			}

			}
		/* After receiving the whole string plus the '#', replace the '#' with '\0' */
		copy_u8RxString[local_u8Conter] = '\0';
    15d0:	89 81       	ldd	r24, Y+1	; 0x01
    15d2:	28 2f       	mov	r18, r24
    15d4:	30 e0       	ldi	r19, 0x00	; 0
    15d6:	8a 81       	ldd	r24, Y+2	; 0x02
    15d8:	9b 81       	ldd	r25, Y+3	; 0x03
    15da:	fc 01       	movw	r30, r24
    15dc:	e2 0f       	add	r30, r18
    15de:	f3 1f       	adc	r31, r19
    15e0:	10 82       	st	Z, r1
	}
}
    15e2:	0f 90       	pop	r0
    15e4:	0f 90       	pop	r0
    15e6:	0f 90       	pop	r0
    15e8:	cf 91       	pop	r28
    15ea:	df 91       	pop	r29
    15ec:	08 95       	ret

000015ee <SPI_voidTranceiveAsynch>:
/**********************************************************************************************************************************************/
void SPI_voidTranceiveAsynch(u8 copy_u8TxData, u8 *copy_pu8RxData, void (*copy_NotificationFunc)(void))
{
    15ee:	df 93       	push	r29
    15f0:	cf 93       	push	r28
    15f2:	00 d0       	rcall	.+0      	; 0x15f4 <SPI_voidTranceiveAsynch+0x6>
    15f4:	00 d0       	rcall	.+0      	; 0x15f6 <SPI_voidTranceiveAsynch+0x8>
    15f6:	00 d0       	rcall	.+0      	; 0x15f8 <SPI_voidTranceiveAsynch+0xa>
    15f8:	cd b7       	in	r28, 0x3d	; 61
    15fa:	de b7       	in	r29, 0x3e	; 62
    15fc:	8a 83       	std	Y+2, r24	; 0x02
    15fe:	7c 83       	std	Y+4, r23	; 0x04
    1600:	6b 83       	std	Y+3, r22	; 0x03
    1602:	5e 83       	std	Y+6, r21	; 0x06
    1604:	4d 83       	std	Y+5, r20	; 0x05
    u8 Local_u8ErrorState = TRUE;
    1606:	81 e0       	ldi	r24, 0x01	; 1
    1608:	89 83       	std	Y+1, r24	; 0x01
    if (SPI_u8State == IDLE)
    160a:	80 91 86 07 	lds	r24, 0x0786
    160e:	88 23       	and	r24, r24
    1610:	79 f5       	brne	.+94     	; 0x1670 <SPI_voidTranceiveAsynch+0x82>
    {
    	if ((copy_pu8RxData != NULL) && (copy_NotificationFunc != NULL))
    1612:	8b 81       	ldd	r24, Y+3	; 0x03
    1614:	9c 81       	ldd	r25, Y+4	; 0x04
    1616:	00 97       	sbiw	r24, 0x00	; 0
    1618:	49 f1       	breq	.+82     	; 0x166c <SPI_voidTranceiveAsynch+0x7e>
    161a:	8d 81       	ldd	r24, Y+5	; 0x05
    161c:	9e 81       	ldd	r25, Y+6	; 0x06
    161e:	00 97       	sbiw	r24, 0x00	; 0
    1620:	29 f1       	breq	.+74     	; 0x166c <SPI_voidTranceiveAsynch+0x7e>
    	{

    	            /* Assign the SPI data and notification function globally */
    	        	SPI_pu8TxData = copy_u8TxData;
    1622:	8a 81       	ldd	r24, Y+2	; 0x02
    1624:	88 2f       	mov	r24, r24
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	90 93 81 07 	sts	0x0781, r25
    162c:	80 93 80 07 	sts	0x0780, r24
    	            SPI_pu8RxData = copy_pu8RxData;
    1630:	8b 81       	ldd	r24, Y+3	; 0x03
    1632:	9c 81       	ldd	r25, Y+4	; 0x04
    1634:	90 93 83 07 	sts	0x0783, r25
    1638:	80 93 82 07 	sts	0x0782, r24
    	            PRV_SPICallBackFunc = copy_NotificationFunc;
    163c:	8d 81       	ldd	r24, Y+5	; 0x05
    163e:	9e 81       	ldd	r25, Y+6	; 0x06
    1640:	90 93 85 07 	sts	0x0785, r25
    1644:	80 93 84 07 	sts	0x0784, r24

    	            /* Transmit the data */
    	            SPDR_REG = SPI_pu8TxData;
    1648:	ef e2       	ldi	r30, 0x2F	; 47
    164a:	f0 e0       	ldi	r31, 0x00	; 0
    164c:	80 91 80 07 	lds	r24, 0x0780
    1650:	90 91 81 07 	lds	r25, 0x0781
    1654:	80 83       	st	Z, r24

    	            /* Enable SPI Interrupt */
    	            SET_BIT(SPCR_REG,SPIE);
    1656:	ad e2       	ldi	r26, 0x2D	; 45
    1658:	b0 e0       	ldi	r27, 0x00	; 0
    165a:	ed e2       	ldi	r30, 0x2D	; 45
    165c:	f0 e0       	ldi	r31, 0x00	; 0
    165e:	80 81       	ld	r24, Z
    1660:	80 68       	ori	r24, 0x80	; 128
    1662:	8c 93       	st	X, r24
    	            /* SPI is now Busy */
    	            SPI_u8State = BUSY;
    1664:	81 e0       	ldi	r24, 0x01	; 1
    1666:	80 93 86 07 	sts	0x0786, r24
    166a:	03 c0       	rjmp	.+6      	; 0x1672 <SPI_voidTranceiveAsynch+0x84>
    	  }
    	 else
    	 {
    	    Local_u8ErrorState = FALSE;
    166c:	19 82       	std	Y+1, r1	; 0x01
    166e:	01 c0       	rjmp	.+2      	; 0x1672 <SPI_voidTranceiveAsynch+0x84>
    	 }
    }
    else
    {
        Local_u8ErrorState = FALSE;
    1670:	19 82       	std	Y+1, r1	; 0x01
    }




}
    1672:	26 96       	adiw	r28, 0x06	; 6
    1674:	0f b6       	in	r0, 0x3f	; 63
    1676:	f8 94       	cli
    1678:	de bf       	out	0x3e, r29	; 62
    167a:	0f be       	out	0x3f, r0	; 63
    167c:	cd bf       	out	0x3d, r28	; 61
    167e:	cf 91       	pop	r28
    1680:	df 91       	pop	r29
    1682:	08 95       	ret

00001684 <__vector_12>:

/**********************************************************************************************************************************************/
//ISR
void __vector_12(void) __attribute__ ((signal));
void __vector_12(void)
{
    1684:	1f 92       	push	r1
    1686:	0f 92       	push	r0
    1688:	0f b6       	in	r0, 0x3f	; 63
    168a:	0f 92       	push	r0
    168c:	11 24       	eor	r1, r1
    168e:	2f 93       	push	r18
    1690:	3f 93       	push	r19
    1692:	4f 93       	push	r20
    1694:	5f 93       	push	r21
    1696:	6f 93       	push	r22
    1698:	7f 93       	push	r23
    169a:	8f 93       	push	r24
    169c:	9f 93       	push	r25
    169e:	af 93       	push	r26
    16a0:	bf 93       	push	r27
    16a2:	ef 93       	push	r30
    16a4:	ff 93       	push	r31
    16a6:	df 93       	push	r29
    16a8:	cf 93       	push	r28
    16aa:	cd b7       	in	r28, 0x3d	; 61
    16ac:	de b7       	in	r29, 0x3e	; 62
    /* Receive Data */
    *SPI_pu8RxData = SPDR_REG;
    16ae:	a0 91 82 07 	lds	r26, 0x0782
    16b2:	b0 91 83 07 	lds	r27, 0x0783
    16b6:	ef e2       	ldi	r30, 0x2F	; 47
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	8c 93       	st	X, r24

    /* Disable SPI Interrupt */
    CLR_BIT(SPCR_REG, SPIE);
    16be:	ad e2       	ldi	r26, 0x2D	; 45
    16c0:	b0 e0       	ldi	r27, 0x00	; 0
    16c2:	ed e2       	ldi	r30, 0x2D	; 45
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	8f 77       	andi	r24, 0x7F	; 127
    16ca:	8c 93       	st	X, r24

    /* Call Notification Function */
    if (PRV_SPICallBackFunc != NULL) {
    16cc:	80 91 84 07 	lds	r24, 0x0784
    16d0:	90 91 85 07 	lds	r25, 0x0785
    16d4:	00 97       	sbiw	r24, 0x00	; 0
    16d6:	29 f0       	breq	.+10     	; 0x16e2 <__vector_12+0x5e>
    	 PRV_SPICallBackFunc();
    16d8:	e0 91 84 07 	lds	r30, 0x0784
    16dc:	f0 91 85 07 	lds	r31, 0x0785
    16e0:	09 95       	icall
    }

    /* Set SPI state to idle */
     SPI_u8State = IDLE;
    16e2:	10 92 86 07 	sts	0x0786, r1
}
    16e6:	cf 91       	pop	r28
    16e8:	df 91       	pop	r29
    16ea:	ff 91       	pop	r31
    16ec:	ef 91       	pop	r30
    16ee:	bf 91       	pop	r27
    16f0:	af 91       	pop	r26
    16f2:	9f 91       	pop	r25
    16f4:	8f 91       	pop	r24
    16f6:	7f 91       	pop	r23
    16f8:	6f 91       	pop	r22
    16fa:	5f 91       	pop	r21
    16fc:	4f 91       	pop	r20
    16fe:	3f 91       	pop	r19
    1700:	2f 91       	pop	r18
    1702:	0f 90       	pop	r0
    1704:	0f be       	out	0x3f, r0	; 63
    1706:	0f 90       	pop	r0
    1708:	1f 90       	pop	r1
    170a:	18 95       	reti

0000170c <PWM1_voidInit>:
#include "PWM1_interface.h"
#include "PWM1_register.h"
#include "PWM1_config.h"

void PWM1_voidInit(void)
{
    170c:	df 93       	push	r29
    170e:	cf 93       	push	r28
    1710:	cd b7       	in	r28, 0x3d	; 61
    1712:	de b7       	in	r29, 0x3e	; 62
#if    TIMER1_MODE==TIMER1_FAST_PWM_ICR1_MODE
	/*Set Waveform generation mode as FAST_PWM_ICR1 mode */
		CLR_BIT(TCCR1A_REG,WGM10);
    1714:	af e4       	ldi	r26, 0x4F	; 79
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	ef e4       	ldi	r30, 0x4F	; 79
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	8e 7f       	andi	r24, 0xFE	; 254
    1720:	8c 93       	st	X, r24
		SET_BIT(TCCR1A_REG,WGM11);
    1722:	af e4       	ldi	r26, 0x4F	; 79
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	ef e4       	ldi	r30, 0x4F	; 79
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	82 60       	ori	r24, 0x02	; 2
    172e:	8c 93       	st	X, r24
		SET_BIT(TCCR1B_REG,WGM12);
    1730:	ae e4       	ldi	r26, 0x4E	; 78
    1732:	b0 e0       	ldi	r27, 0x00	; 0
    1734:	ee e4       	ldi	r30, 0x4E	; 78
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	80 81       	ld	r24, Z
    173a:	88 60       	ori	r24, 0x08	; 8
    173c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B_REG,WGM13);
    173e:	ae e4       	ldi	r26, 0x4E	; 78
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	ee e4       	ldi	r30, 0x4E	; 78
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	80 61       	ori	r24, 0x10	; 16
    174a:	8c 93       	st	X, r24
#endif
		/*Select non inverting pwm*/
		SET_BIT (TCCR1A_REG,COM1A1);
    174c:	af e4       	ldi	r26, 0x4F	; 79
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	ef e4       	ldi	r30, 0x4F	; 79
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	80 68       	ori	r24, 0x80	; 128
    1758:	8c 93       	st	X, r24
		CLR_BIT (TCCR1A_REG,COM1A0);
    175a:	af e4       	ldi	r26, 0x4F	; 79
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	ef e4       	ldi	r30, 0x4F	; 79
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	80 81       	ld	r24, Z
    1764:	8f 7b       	andi	r24, 0xBF	; 191
    1766:	8c 93       	st	X, r24
}
    1768:	cf 91       	pop	r28
    176a:	df 91       	pop	r29
    176c:	08 95       	ret

0000176e <PWM1_voidGeneratePWM>:
void PWM1_voidGeneratePWM (u16 copy_u16FrequencyHZ,f32 copu_f32DutyCycle)
{
    176e:	0f 93       	push	r16
    1770:	1f 93       	push	r17
    1772:	df 93       	push	r29
    1774:	cf 93       	push	r28
    1776:	00 d0       	rcall	.+0      	; 0x1778 <PWM1_voidGeneratePWM+0xa>
    1778:	00 d0       	rcall	.+0      	; 0x177a <PWM1_voidGeneratePWM+0xc>
    177a:	00 d0       	rcall	.+0      	; 0x177c <PWM1_voidGeneratePWM+0xe>
    177c:	cd b7       	in	r28, 0x3d	; 61
    177e:	de b7       	in	r29, 0x3e	; 62
    1780:	9a 83       	std	Y+2, r25	; 0x02
    1782:	89 83       	std	Y+1, r24	; 0x01
    1784:	4b 83       	std	Y+3, r20	; 0x03
    1786:	5c 83       	std	Y+4, r21	; 0x04
    1788:	6d 83       	std	Y+5, r22	; 0x05
    178a:	7e 83       	std	Y+6, r23	; 0x06
	 if (copu_f32DutyCycle <= 100)
    178c:	6b 81       	ldd	r22, Y+3	; 0x03
    178e:	7c 81       	ldd	r23, Y+4	; 0x04
    1790:	8d 81       	ldd	r24, Y+5	; 0x05
    1792:	9e 81       	ldd	r25, Y+6	; 0x06
    1794:	20 e0       	ldi	r18, 0x00	; 0
    1796:	30 e0       	ldi	r19, 0x00	; 0
    1798:	48 ec       	ldi	r20, 0xC8	; 200
    179a:	52 e4       	ldi	r21, 0x42	; 66
    179c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__lesf2>
    17a0:	18 16       	cp	r1, r24
    17a2:	0c f4       	brge	.+2      	; 0x17a6 <PWM1_voidGeneratePWM+0x38>
    17a4:	61 c0       	rjmp	.+194    	; 0x1868 <PWM1_voidGeneratePWM+0xfa>
	 {
		 /*SET_DESIRED Freq*/
		 ICR1_REG = ((1000000UL/copy_u16FrequencyHZ)/4) - 1 ;
    17a6:	06 e4       	ldi	r16, 0x46	; 70
    17a8:	10 e0       	ldi	r17, 0x00	; 0
    17aa:	89 81       	ldd	r24, Y+1	; 0x01
    17ac:	9a 81       	ldd	r25, Y+2	; 0x02
    17ae:	9c 01       	movw	r18, r24
    17b0:	40 e0       	ldi	r20, 0x00	; 0
    17b2:	50 e0       	ldi	r21, 0x00	; 0
    17b4:	80 e9       	ldi	r24, 0x90	; 144
    17b6:	90 ed       	ldi	r25, 0xD0	; 208
    17b8:	a3 e0       	ldi	r26, 0x03	; 3
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	bc 01       	movw	r22, r24
    17be:	cd 01       	movw	r24, r26
    17c0:	0e 94 25 29 	call	0x524a	; 0x524a <__udivmodsi4>
    17c4:	da 01       	movw	r26, r20
    17c6:	c9 01       	movw	r24, r18
    17c8:	01 97       	sbiw	r24, 0x01	; 1
    17ca:	f8 01       	movw	r30, r16
    17cc:	91 83       	std	Z+1, r25	; 0x01
    17ce:	80 83       	st	Z, r24
		 /*SET DUTY RATIO*/
		 OCR1A_REG = (((ICR1_REG+1)* copu_f32DutyCycle)/100) - 1;
    17d0:	0a e4       	ldi	r16, 0x4A	; 74
    17d2:	10 e0       	ldi	r17, 0x00	; 0
    17d4:	e6 e4       	ldi	r30, 0x46	; 70
    17d6:	f0 e0       	ldi	r31, 0x00	; 0
    17d8:	80 81       	ld	r24, Z
    17da:	91 81       	ldd	r25, Z+1	; 0x01
    17dc:	01 96       	adiw	r24, 0x01	; 1
    17de:	cc 01       	movw	r24, r24
    17e0:	a0 e0       	ldi	r26, 0x00	; 0
    17e2:	b0 e0       	ldi	r27, 0x00	; 0
    17e4:	bc 01       	movw	r22, r24
    17e6:	cd 01       	movw	r24, r26
    17e8:	0e 94 37 05 	call	0xa6e	; 0xa6e <__floatunsisf>
    17ec:	dc 01       	movw	r26, r24
    17ee:	cb 01       	movw	r24, r22
    17f0:	bc 01       	movw	r22, r24
    17f2:	cd 01       	movw	r24, r26
    17f4:	2b 81       	ldd	r18, Y+3	; 0x03
    17f6:	3c 81       	ldd	r19, Y+4	; 0x04
    17f8:	4d 81       	ldd	r20, Y+5	; 0x05
    17fa:	5e 81       	ldd	r21, Y+6	; 0x06
    17fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1800:	dc 01       	movw	r26, r24
    1802:	cb 01       	movw	r24, r22
    1804:	bc 01       	movw	r22, r24
    1806:	cd 01       	movw	r24, r26
    1808:	20 e0       	ldi	r18, 0x00	; 0
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	48 ec       	ldi	r20, 0xC8	; 200
    180e:	52 e4       	ldi	r21, 0x42	; 66
    1810:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1814:	dc 01       	movw	r26, r24
    1816:	cb 01       	movw	r24, r22
    1818:	bc 01       	movw	r22, r24
    181a:	cd 01       	movw	r24, r26
    181c:	20 e0       	ldi	r18, 0x00	; 0
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	40 e8       	ldi	r20, 0x80	; 128
    1822:	5f e3       	ldi	r21, 0x3F	; 63
    1824:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	bc 01       	movw	r22, r24
    182e:	cd 01       	movw	r24, r26
    1830:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1834:	dc 01       	movw	r26, r24
    1836:	cb 01       	movw	r24, r22
    1838:	f8 01       	movw	r30, r16
    183a:	91 83       	std	Z+1, r25	; 0x01
    183c:	80 83       	st	Z, r24
		 /*set 64 prescaller*/
		 SET_BIT(TCCR1B_REG,CS10);
    183e:	ae e4       	ldi	r26, 0x4E	; 78
    1840:	b0 e0       	ldi	r27, 0x00	; 0
    1842:	ee e4       	ldi	r30, 0x4E	; 78
    1844:	f0 e0       	ldi	r31, 0x00	; 0
    1846:	80 81       	ld	r24, Z
    1848:	81 60       	ori	r24, 0x01	; 1
    184a:	8c 93       	st	X, r24
		 SET_BIT(TCCR1B_REG,CS11);
    184c:	ae e4       	ldi	r26, 0x4E	; 78
    184e:	b0 e0       	ldi	r27, 0x00	; 0
    1850:	ee e4       	ldi	r30, 0x4E	; 78
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	80 81       	ld	r24, Z
    1856:	82 60       	ori	r24, 0x02	; 2
    1858:	8c 93       	st	X, r24
		 CLR_BIT(TCCR1B_REG,CS12);
    185a:	ae e4       	ldi	r26, 0x4E	; 78
    185c:	b0 e0       	ldi	r27, 0x00	; 0
    185e:	ee e4       	ldi	r30, 0x4E	; 78
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	8b 7f       	andi	r24, 0xFB	; 251
    1866:	8c 93       	st	X, r24
	 }


}
    1868:	26 96       	adiw	r28, 0x06	; 6
    186a:	0f b6       	in	r0, 0x3f	; 63
    186c:	f8 94       	cli
    186e:	de bf       	out	0x3e, r29	; 62
    1870:	0f be       	out	0x3f, r0	; 63
    1872:	cd bf       	out	0x3d, r28	; 61
    1874:	cf 91       	pop	r28
    1876:	df 91       	pop	r29
    1878:	1f 91       	pop	r17
    187a:	0f 91       	pop	r16
    187c:	08 95       	ret

0000187e <PWM1_voidStop>:
void PWM1_voidStop (void)
{
    187e:	df 93       	push	r29
    1880:	cf 93       	push	r28
    1882:	cd b7       	in	r28, 0x3d	; 61
    1884:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR1B_REG,CS10);
    1886:	ae e4       	ldi	r26, 0x4E	; 78
    1888:	b0 e0       	ldi	r27, 0x00	; 0
    188a:	ee e4       	ldi	r30, 0x4E	; 78
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	80 81       	ld	r24, Z
    1890:	8e 7f       	andi	r24, 0xFE	; 254
    1892:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B_REG,CS11);
    1894:	ae e4       	ldi	r26, 0x4E	; 78
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	ee e4       	ldi	r30, 0x4E	; 78
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	80 81       	ld	r24, Z
    189e:	8d 7f       	andi	r24, 0xFD	; 253
    18a0:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B_REG,CS12);
    18a2:	ae e4       	ldi	r26, 0x4E	; 78
    18a4:	b0 e0       	ldi	r27, 0x00	; 0
    18a6:	ee e4       	ldi	r30, 0x4E	; 78
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	80 81       	ld	r24, Z
    18ac:	8b 7f       	andi	r24, 0xFB	; 251
    18ae:	8c 93       	st	X, r24
}
    18b0:	cf 91       	pop	r28
    18b2:	df 91       	pop	r29
    18b4:	08 95       	ret

000018b6 <GI_voidEnable>:
#include "GI_interface.h"
#include "GI_register.h"


void GI_voidEnable      (void)
{
    18b6:	df 93       	push	r29
    18b8:	cf 93       	push	r28
    18ba:	cd b7       	in	r28, 0x3d	; 61
    18bc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG_REG , GIE);
    18be:	af e5       	ldi	r26, 0x5F	; 95
    18c0:	b0 e0       	ldi	r27, 0x00	; 0
    18c2:	ef e5       	ldi	r30, 0x5F	; 95
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	80 68       	ori	r24, 0x80	; 128
    18ca:	8c 93       	st	X, r24
}
    18cc:	cf 91       	pop	r28
    18ce:	df 91       	pop	r29
    18d0:	08 95       	ret

000018d2 <GI_voidDisable>:
void GI_voidDisable    (void)
{
    18d2:	df 93       	push	r29
    18d4:	cf 93       	push	r28
    18d6:	cd b7       	in	r28, 0x3d	; 61
    18d8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG_REG , GIE);
    18da:	af e5       	ldi	r26, 0x5F	; 95
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	ef e5       	ldi	r30, 0x5F	; 95
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	8f 77       	andi	r24, 0x7F	; 127
    18e6:	8c 93       	st	X, r24
}
    18e8:	cf 91       	pop	r28
    18ea:	df 91       	pop	r29
    18ec:	08 95       	ret

000018ee <EXTI_voidInit>:
 * Parameters : copy_tIntSource -> {EXTI_INT0,EXTI_INT1,EXTI_INT2}
 *              copy_tIntSenceCtrl -> {EXTI_RISING_EDGE , EXTI_FALLING_EDGE , EXTI_LOW_LEVEL , EXTI_NO_CHANGE}
 * return : Nothing
 */
void EXTI_voidInit (EXTI_intSrc_t copy_tIntSource , EXTI_intSenceCtrl_t copy_tIntSenceCtrl )
{
    18ee:	df 93       	push	r29
    18f0:	cf 93       	push	r28
    18f2:	cd b7       	in	r28, 0x3d	; 61
    18f4:	de b7       	in	r29, 0x3e	; 62
    18f6:	2a 97       	sbiw	r28, 0x0a	; 10
    18f8:	0f b6       	in	r0, 0x3f	; 63
    18fa:	f8 94       	cli
    18fc:	de bf       	out	0x3e, r29	; 62
    18fe:	0f be       	out	0x3f, r0	; 63
    1900:	cd bf       	out	0x3d, r28	; 61
    1902:	89 83       	std	Y+1, r24	; 0x01
    1904:	6a 83       	std	Y+2, r22	; 0x02

	switch(copy_tIntSource)
    1906:	89 81       	ldd	r24, Y+1	; 0x01
    1908:	28 2f       	mov	r18, r24
    190a:	30 e0       	ldi	r19, 0x00	; 0
    190c:	3a 87       	std	Y+10, r19	; 0x0a
    190e:	29 87       	std	Y+9, r18	; 0x09
    1910:	89 85       	ldd	r24, Y+9	; 0x09
    1912:	9a 85       	ldd	r25, Y+10	; 0x0a
    1914:	81 30       	cpi	r24, 0x01	; 1
    1916:	91 05       	cpc	r25, r1
    1918:	09 f4       	brne	.+2      	; 0x191c <EXTI_voidInit+0x2e>
    191a:	66 c0       	rjmp	.+204    	; 0x19e8 <EXTI_voidInit+0xfa>
    191c:	29 85       	ldd	r18, Y+9	; 0x09
    191e:	3a 85       	ldd	r19, Y+10	; 0x0a
    1920:	22 30       	cpi	r18, 0x02	; 2
    1922:	31 05       	cpc	r19, r1
    1924:	09 f4       	brne	.+2      	; 0x1928 <EXTI_voidInit+0x3a>
    1926:	bb c0       	rjmp	.+374    	; 0x1a9e <EXTI_voidInit+0x1b0>
    1928:	89 85       	ldd	r24, Y+9	; 0x09
    192a:	9a 85       	ldd	r25, Y+10	; 0x0a
    192c:	00 97       	sbiw	r24, 0x00	; 0
    192e:	09 f0       	breq	.+2      	; 0x1932 <EXTI_voidInit+0x44>
    1930:	d4 c0       	rjmp	.+424    	; 0x1ada <EXTI_voidInit+0x1ec>
		{
			case EXTI_INT0:
			switch(copy_tIntSenceCtrl)
    1932:	8a 81       	ldd	r24, Y+2	; 0x02
    1934:	28 2f       	mov	r18, r24
    1936:	30 e0       	ldi	r19, 0x00	; 0
    1938:	38 87       	std	Y+8, r19	; 0x08
    193a:	2f 83       	std	Y+7, r18	; 0x07
    193c:	8f 81       	ldd	r24, Y+7	; 0x07
    193e:	98 85       	ldd	r25, Y+8	; 0x08
    1940:	81 30       	cpi	r24, 0x01	; 1
    1942:	91 05       	cpc	r25, r1
    1944:	21 f1       	breq	.+72     	; 0x198e <EXTI_voidInit+0xa0>
    1946:	2f 81       	ldd	r18, Y+7	; 0x07
    1948:	38 85       	ldd	r19, Y+8	; 0x08
    194a:	22 30       	cpi	r18, 0x02	; 2
    194c:	31 05       	cpc	r19, r1
    194e:	2c f4       	brge	.+10     	; 0x195a <EXTI_voidInit+0x6c>
    1950:	8f 81       	ldd	r24, Y+7	; 0x07
    1952:	98 85       	ldd	r25, Y+8	; 0x08
    1954:	00 97       	sbiw	r24, 0x00	; 0
    1956:	61 f0       	breq	.+24     	; 0x1970 <EXTI_voidInit+0x82>
    1958:	c0 c0       	rjmp	.+384    	; 0x1ada <EXTI_voidInit+0x1ec>
    195a:	2f 81       	ldd	r18, Y+7	; 0x07
    195c:	38 85       	ldd	r19, Y+8	; 0x08
    195e:	22 30       	cpi	r18, 0x02	; 2
    1960:	31 05       	cpc	r19, r1
    1962:	21 f1       	breq	.+72     	; 0x19ac <EXTI_voidInit+0xbe>
    1964:	8f 81       	ldd	r24, Y+7	; 0x07
    1966:	98 85       	ldd	r25, Y+8	; 0x08
    1968:	83 30       	cpi	r24, 0x03	; 3
    196a:	91 05       	cpc	r25, r1
    196c:	71 f1       	breq	.+92     	; 0x19ca <EXTI_voidInit+0xdc>
    196e:	b5 c0       	rjmp	.+362    	; 0x1ada <EXTI_voidInit+0x1ec>
			{
				case EXTI_RISING_EDGE:
				SET_BIT(MCUCR_REG, ISC00);
    1970:	a5 e5       	ldi	r26, 0x55	; 85
    1972:	b0 e0       	ldi	r27, 0x00	; 0
    1974:	e5 e5       	ldi	r30, 0x55	; 85
    1976:	f0 e0       	ldi	r31, 0x00	; 0
    1978:	80 81       	ld	r24, Z
    197a:	81 60       	ori	r24, 0x01	; 1
    197c:	8c 93       	st	X, r24
				SET_BIT(MCUCR_REG, ISC01);
    197e:	a5 e5       	ldi	r26, 0x55	; 85
    1980:	b0 e0       	ldi	r27, 0x00	; 0
    1982:	e5 e5       	ldi	r30, 0x55	; 85
    1984:	f0 e0       	ldi	r31, 0x00	; 0
    1986:	80 81       	ld	r24, Z
    1988:	82 60       	ori	r24, 0x02	; 2
    198a:	8c 93       	st	X, r24
    198c:	a6 c0       	rjmp	.+332    	; 0x1ada <EXTI_voidInit+0x1ec>
				break;

				case EXTI_FALLING_EDGE:
				CLR_BIT(MCUCR_REG, ISC00);
    198e:	a5 e5       	ldi	r26, 0x55	; 85
    1990:	b0 e0       	ldi	r27, 0x00	; 0
    1992:	e5 e5       	ldi	r30, 0x55	; 85
    1994:	f0 e0       	ldi	r31, 0x00	; 0
    1996:	80 81       	ld	r24, Z
    1998:	8e 7f       	andi	r24, 0xFE	; 254
    199a:	8c 93       	st	X, r24
				SET_BIT(MCUCR_REG, ISC01);
    199c:	a5 e5       	ldi	r26, 0x55	; 85
    199e:	b0 e0       	ldi	r27, 0x00	; 0
    19a0:	e5 e5       	ldi	r30, 0x55	; 85
    19a2:	f0 e0       	ldi	r31, 0x00	; 0
    19a4:	80 81       	ld	r24, Z
    19a6:	82 60       	ori	r24, 0x02	; 2
    19a8:	8c 93       	st	X, r24
    19aa:	97 c0       	rjmp	.+302    	; 0x1ada <EXTI_voidInit+0x1ec>
				break;

				case EXTI_LOW_LEVEL:
				CLR_BIT(MCUCR_REG, ISC00);
    19ac:	a5 e5       	ldi	r26, 0x55	; 85
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	e5 e5       	ldi	r30, 0x55	; 85
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	80 81       	ld	r24, Z
    19b6:	8e 7f       	andi	r24, 0xFE	; 254
    19b8:	8c 93       	st	X, r24
				CLR_BIT(MCUCR_REG, ISC01);
    19ba:	a5 e5       	ldi	r26, 0x55	; 85
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	e5 e5       	ldi	r30, 0x55	; 85
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	80 81       	ld	r24, Z
    19c4:	8d 7f       	andi	r24, 0xFD	; 253
    19c6:	8c 93       	st	X, r24
    19c8:	88 c0       	rjmp	.+272    	; 0x1ada <EXTI_voidInit+0x1ec>
				break;

				case EXTI_NO_CHANGE:
				SET_BIT(MCUCR_REG, ISC00);
    19ca:	a5 e5       	ldi	r26, 0x55	; 85
    19cc:	b0 e0       	ldi	r27, 0x00	; 0
    19ce:	e5 e5       	ldi	r30, 0x55	; 85
    19d0:	f0 e0       	ldi	r31, 0x00	; 0
    19d2:	80 81       	ld	r24, Z
    19d4:	81 60       	ori	r24, 0x01	; 1
    19d6:	8c 93       	st	X, r24
				CLR_BIT(MCUCR_REG, ISC01);
    19d8:	a5 e5       	ldi	r26, 0x55	; 85
    19da:	b0 e0       	ldi	r27, 0x00	; 0
    19dc:	e5 e5       	ldi	r30, 0x55	; 85
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	80 81       	ld	r24, Z
    19e2:	8d 7f       	andi	r24, 0xFD	; 253
    19e4:	8c 93       	st	X, r24
    19e6:	79 c0       	rjmp	.+242    	; 0x1ada <EXTI_voidInit+0x1ec>
				break;
			}
			break;

			case EXTI_INT1:
			switch(copy_tIntSenceCtrl)
    19e8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ea:	28 2f       	mov	r18, r24
    19ec:	30 e0       	ldi	r19, 0x00	; 0
    19ee:	3e 83       	std	Y+6, r19	; 0x06
    19f0:	2d 83       	std	Y+5, r18	; 0x05
    19f2:	8d 81       	ldd	r24, Y+5	; 0x05
    19f4:	9e 81       	ldd	r25, Y+6	; 0x06
    19f6:	81 30       	cpi	r24, 0x01	; 1
    19f8:	91 05       	cpc	r25, r1
    19fa:	21 f1       	breq	.+72     	; 0x1a44 <EXTI_voidInit+0x156>
    19fc:	2d 81       	ldd	r18, Y+5	; 0x05
    19fe:	3e 81       	ldd	r19, Y+6	; 0x06
    1a00:	22 30       	cpi	r18, 0x02	; 2
    1a02:	31 05       	cpc	r19, r1
    1a04:	2c f4       	brge	.+10     	; 0x1a10 <EXTI_voidInit+0x122>
    1a06:	8d 81       	ldd	r24, Y+5	; 0x05
    1a08:	9e 81       	ldd	r25, Y+6	; 0x06
    1a0a:	00 97       	sbiw	r24, 0x00	; 0
    1a0c:	61 f0       	breq	.+24     	; 0x1a26 <EXTI_voidInit+0x138>
    1a0e:	65 c0       	rjmp	.+202    	; 0x1ada <EXTI_voidInit+0x1ec>
    1a10:	2d 81       	ldd	r18, Y+5	; 0x05
    1a12:	3e 81       	ldd	r19, Y+6	; 0x06
    1a14:	22 30       	cpi	r18, 0x02	; 2
    1a16:	31 05       	cpc	r19, r1
    1a18:	21 f1       	breq	.+72     	; 0x1a62 <EXTI_voidInit+0x174>
    1a1a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a1c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a1e:	83 30       	cpi	r24, 0x03	; 3
    1a20:	91 05       	cpc	r25, r1
    1a22:	71 f1       	breq	.+92     	; 0x1a80 <EXTI_voidInit+0x192>
    1a24:	5a c0       	rjmp	.+180    	; 0x1ada <EXTI_voidInit+0x1ec>
			{
				case EXTI_RISING_EDGE:
				SET_BIT(MCUCR_REG, ISC10);
    1a26:	a5 e5       	ldi	r26, 0x55	; 85
    1a28:	b0 e0       	ldi	r27, 0x00	; 0
    1a2a:	e5 e5       	ldi	r30, 0x55	; 85
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	80 81       	ld	r24, Z
    1a30:	84 60       	ori	r24, 0x04	; 4
    1a32:	8c 93       	st	X, r24
				SET_BIT(MCUCR_REG, ISC11);
    1a34:	a5 e5       	ldi	r26, 0x55	; 85
    1a36:	b0 e0       	ldi	r27, 0x00	; 0
    1a38:	e5 e5       	ldi	r30, 0x55	; 85
    1a3a:	f0 e0       	ldi	r31, 0x00	; 0
    1a3c:	80 81       	ld	r24, Z
    1a3e:	88 60       	ori	r24, 0x08	; 8
    1a40:	8c 93       	st	X, r24
    1a42:	4b c0       	rjmp	.+150    	; 0x1ada <EXTI_voidInit+0x1ec>
				break;

				case EXTI_FALLING_EDGE:
				CLR_BIT(MCUCR_REG, ISC10);
    1a44:	a5 e5       	ldi	r26, 0x55	; 85
    1a46:	b0 e0       	ldi	r27, 0x00	; 0
    1a48:	e5 e5       	ldi	r30, 0x55	; 85
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	80 81       	ld	r24, Z
    1a4e:	8b 7f       	andi	r24, 0xFB	; 251
    1a50:	8c 93       	st	X, r24
				SET_BIT(MCUCR_REG, ISC11);
    1a52:	a5 e5       	ldi	r26, 0x55	; 85
    1a54:	b0 e0       	ldi	r27, 0x00	; 0
    1a56:	e5 e5       	ldi	r30, 0x55	; 85
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	80 81       	ld	r24, Z
    1a5c:	88 60       	ori	r24, 0x08	; 8
    1a5e:	8c 93       	st	X, r24
    1a60:	3c c0       	rjmp	.+120    	; 0x1ada <EXTI_voidInit+0x1ec>
				break;

				case EXTI_LOW_LEVEL:
				CLR_BIT(MCUCR_REG, ISC10);
    1a62:	a5 e5       	ldi	r26, 0x55	; 85
    1a64:	b0 e0       	ldi	r27, 0x00	; 0
    1a66:	e5 e5       	ldi	r30, 0x55	; 85
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	80 81       	ld	r24, Z
    1a6c:	8b 7f       	andi	r24, 0xFB	; 251
    1a6e:	8c 93       	st	X, r24
				CLR_BIT(MCUCR_REG, ISC11);
    1a70:	a5 e5       	ldi	r26, 0x55	; 85
    1a72:	b0 e0       	ldi	r27, 0x00	; 0
    1a74:	e5 e5       	ldi	r30, 0x55	; 85
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
    1a7a:	87 7f       	andi	r24, 0xF7	; 247
    1a7c:	8c 93       	st	X, r24
    1a7e:	2d c0       	rjmp	.+90     	; 0x1ada <EXTI_voidInit+0x1ec>
				break;

				case EXTI_NO_CHANGE:
				SET_BIT(MCUCR_REG, ISC10);
    1a80:	a5 e5       	ldi	r26, 0x55	; 85
    1a82:	b0 e0       	ldi	r27, 0x00	; 0
    1a84:	e5 e5       	ldi	r30, 0x55	; 85
    1a86:	f0 e0       	ldi	r31, 0x00	; 0
    1a88:	80 81       	ld	r24, Z
    1a8a:	84 60       	ori	r24, 0x04	; 4
    1a8c:	8c 93       	st	X, r24
				CLR_BIT(MCUCR_REG, ISC11);
    1a8e:	a5 e5       	ldi	r26, 0x55	; 85
    1a90:	b0 e0       	ldi	r27, 0x00	; 0
    1a92:	e5 e5       	ldi	r30, 0x55	; 85
    1a94:	f0 e0       	ldi	r31, 0x00	; 0
    1a96:	80 81       	ld	r24, Z
    1a98:	87 7f       	andi	r24, 0xF7	; 247
    1a9a:	8c 93       	st	X, r24
    1a9c:	1e c0       	rjmp	.+60     	; 0x1ada <EXTI_voidInit+0x1ec>
				break;
			}
			break;

			case EXTI_INT2:
			switch(copy_tIntSenceCtrl)
    1a9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa0:	28 2f       	mov	r18, r24
    1aa2:	30 e0       	ldi	r19, 0x00	; 0
    1aa4:	3c 83       	std	Y+4, r19	; 0x04
    1aa6:	2b 83       	std	Y+3, r18	; 0x03
    1aa8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aaa:	9c 81       	ldd	r25, Y+4	; 0x04
    1aac:	00 97       	sbiw	r24, 0x00	; 0
    1aae:	31 f0       	breq	.+12     	; 0x1abc <EXTI_voidInit+0x1ce>
    1ab0:	2b 81       	ldd	r18, Y+3	; 0x03
    1ab2:	3c 81       	ldd	r19, Y+4	; 0x04
    1ab4:	21 30       	cpi	r18, 0x01	; 1
    1ab6:	31 05       	cpc	r19, r1
    1ab8:	49 f0       	breq	.+18     	; 0x1acc <EXTI_voidInit+0x1de>
    1aba:	0f c0       	rjmp	.+30     	; 0x1ada <EXTI_voidInit+0x1ec>
			{
				case EXTI_RISING_EDGE:
				SET_BIT(MCUCSR_REG, ISC2);
    1abc:	a4 e5       	ldi	r26, 0x54	; 84
    1abe:	b0 e0       	ldi	r27, 0x00	; 0
    1ac0:	e4 e5       	ldi	r30, 0x54	; 84
    1ac2:	f0 e0       	ldi	r31, 0x00	; 0
    1ac4:	80 81       	ld	r24, Z
    1ac6:	80 64       	ori	r24, 0x40	; 64
    1ac8:	8c 93       	st	X, r24
    1aca:	07 c0       	rjmp	.+14     	; 0x1ada <EXTI_voidInit+0x1ec>
				break;

				case EXTI_FALLING_EDGE:
				CLR_BIT(MCUCSR_REG, ISC2);
    1acc:	a4 e5       	ldi	r26, 0x54	; 84
    1ace:	b0 e0       	ldi	r27, 0x00	; 0
    1ad0:	e4 e5       	ldi	r30, 0x54	; 84
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	8f 7b       	andi	r24, 0xBF	; 191
    1ad8:	8c 93       	st	X, r24
				break;
			}
			break;
		}
}
    1ada:	2a 96       	adiw	r28, 0x0a	; 10
    1adc:	0f b6       	in	r0, 0x3f	; 63
    1ade:	f8 94       	cli
    1ae0:	de bf       	out	0x3e, r29	; 62
    1ae2:	0f be       	out	0x3f, r0	; 63
    1ae4:	cd bf       	out	0x3d, r28	; 61
    1ae6:	cf 91       	pop	r28
    1ae8:	df 91       	pop	r29
    1aea:	08 95       	ret

00001aec <EXTI_voidEnable>:
 * Breif : This Function ENABLE THE EXTI
 * Parameters : copy_tIntSource -> {EXTI_INT0,EXTI_INT1,EXTI_INT2}
 * return : Nothing
 */
void EXTI_voidEnable(EXTI_intSrc_t copy_tIntSource)
{
    1aec:	df 93       	push	r29
    1aee:	cf 93       	push	r28
    1af0:	00 d0       	rcall	.+0      	; 0x1af2 <EXTI_voidEnable+0x6>
    1af2:	0f 92       	push	r0
    1af4:	cd b7       	in	r28, 0x3d	; 61
    1af6:	de b7       	in	r29, 0x3e	; 62
    1af8:	89 83       	std	Y+1, r24	; 0x01
		switch(copy_tIntSource)
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
    1afc:	28 2f       	mov	r18, r24
    1afe:	30 e0       	ldi	r19, 0x00	; 0
    1b00:	3b 83       	std	Y+3, r19	; 0x03
    1b02:	2a 83       	std	Y+2, r18	; 0x02
    1b04:	8a 81       	ldd	r24, Y+2	; 0x02
    1b06:	9b 81       	ldd	r25, Y+3	; 0x03
    1b08:	81 30       	cpi	r24, 0x01	; 1
    1b0a:	91 05       	cpc	r25, r1
    1b0c:	89 f0       	breq	.+34     	; 0x1b30 <EXTI_voidEnable+0x44>
    1b0e:	2a 81       	ldd	r18, Y+2	; 0x02
    1b10:	3b 81       	ldd	r19, Y+3	; 0x03
    1b12:	22 30       	cpi	r18, 0x02	; 2
    1b14:	31 05       	cpc	r19, r1
    1b16:	a1 f0       	breq	.+40     	; 0x1b40 <EXTI_voidEnable+0x54>
    1b18:	8a 81       	ldd	r24, Y+2	; 0x02
    1b1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1b1c:	00 97       	sbiw	r24, 0x00	; 0
    1b1e:	b9 f4       	brne	.+46     	; 0x1b4e <EXTI_voidEnable+0x62>
		{
			case EXTI_INT0:
			SET_BIT(GICR_REG, INT0);
    1b20:	ab e5       	ldi	r26, 0x5B	; 91
    1b22:	b0 e0       	ldi	r27, 0x00	; 0
    1b24:	eb e5       	ldi	r30, 0x5B	; 91
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	80 81       	ld	r24, Z
    1b2a:	80 64       	ori	r24, 0x40	; 64
    1b2c:	8c 93       	st	X, r24
    1b2e:	0f c0       	rjmp	.+30     	; 0x1b4e <EXTI_voidEnable+0x62>
			break;

			case EXTI_INT1:
			SET_BIT(GICR_REG, INT1);
    1b30:	ab e5       	ldi	r26, 0x5B	; 91
    1b32:	b0 e0       	ldi	r27, 0x00	; 0
    1b34:	eb e5       	ldi	r30, 0x5B	; 91
    1b36:	f0 e0       	ldi	r31, 0x00	; 0
    1b38:	80 81       	ld	r24, Z
    1b3a:	80 68       	ori	r24, 0x80	; 128
    1b3c:	8c 93       	st	X, r24
    1b3e:	07 c0       	rjmp	.+14     	; 0x1b4e <EXTI_voidEnable+0x62>
			break;

			case EXTI_INT2:
			SET_BIT(GICR_REG, INT2);
    1b40:	ab e5       	ldi	r26, 0x5B	; 91
    1b42:	b0 e0       	ldi	r27, 0x00	; 0
    1b44:	eb e5       	ldi	r30, 0x5B	; 91
    1b46:	f0 e0       	ldi	r31, 0x00	; 0
    1b48:	80 81       	ld	r24, Z
    1b4a:	80 62       	ori	r24, 0x20	; 32
    1b4c:	8c 93       	st	X, r24
			break;
		}
}
    1b4e:	0f 90       	pop	r0
    1b50:	0f 90       	pop	r0
    1b52:	0f 90       	pop	r0
    1b54:	cf 91       	pop	r28
    1b56:	df 91       	pop	r29
    1b58:	08 95       	ret

00001b5a <EXTI_voidDisable>:
 * Breif : This Function DISABLE THE EXTI
 * Parameters : copy_tIntSource -> {EXTI_INT0,EXTI_INT1,EXTI_INT2}
 * return : Nothing
 */
void EXTI_voidDisable(EXTI_intSrc_t copy_tIntSource)
{
    1b5a:	df 93       	push	r29
    1b5c:	cf 93       	push	r28
    1b5e:	00 d0       	rcall	.+0      	; 0x1b60 <EXTI_voidDisable+0x6>
    1b60:	0f 92       	push	r0
    1b62:	cd b7       	in	r28, 0x3d	; 61
    1b64:	de b7       	in	r29, 0x3e	; 62
    1b66:	89 83       	std	Y+1, r24	; 0x01
		switch(copy_tIntSource)
    1b68:	89 81       	ldd	r24, Y+1	; 0x01
    1b6a:	28 2f       	mov	r18, r24
    1b6c:	30 e0       	ldi	r19, 0x00	; 0
    1b6e:	3b 83       	std	Y+3, r19	; 0x03
    1b70:	2a 83       	std	Y+2, r18	; 0x02
    1b72:	8a 81       	ldd	r24, Y+2	; 0x02
    1b74:	9b 81       	ldd	r25, Y+3	; 0x03
    1b76:	81 30       	cpi	r24, 0x01	; 1
    1b78:	91 05       	cpc	r25, r1
    1b7a:	89 f0       	breq	.+34     	; 0x1b9e <EXTI_voidDisable+0x44>
    1b7c:	2a 81       	ldd	r18, Y+2	; 0x02
    1b7e:	3b 81       	ldd	r19, Y+3	; 0x03
    1b80:	22 30       	cpi	r18, 0x02	; 2
    1b82:	31 05       	cpc	r19, r1
    1b84:	a1 f0       	breq	.+40     	; 0x1bae <EXTI_voidDisable+0x54>
    1b86:	8a 81       	ldd	r24, Y+2	; 0x02
    1b88:	9b 81       	ldd	r25, Y+3	; 0x03
    1b8a:	00 97       	sbiw	r24, 0x00	; 0
    1b8c:	b9 f4       	brne	.+46     	; 0x1bbc <EXTI_voidDisable+0x62>
		{
			case EXTI_INT0:
			CLR_BIT(GICR_REG, INT0);
    1b8e:	ab e5       	ldi	r26, 0x5B	; 91
    1b90:	b0 e0       	ldi	r27, 0x00	; 0
    1b92:	eb e5       	ldi	r30, 0x5B	; 91
    1b94:	f0 e0       	ldi	r31, 0x00	; 0
    1b96:	80 81       	ld	r24, Z
    1b98:	8f 7b       	andi	r24, 0xBF	; 191
    1b9a:	8c 93       	st	X, r24
    1b9c:	0f c0       	rjmp	.+30     	; 0x1bbc <EXTI_voidDisable+0x62>
			break;

			case EXTI_INT1:
			CLR_BIT(GICR_REG, INT1);
    1b9e:	ab e5       	ldi	r26, 0x5B	; 91
    1ba0:	b0 e0       	ldi	r27, 0x00	; 0
    1ba2:	eb e5       	ldi	r30, 0x5B	; 91
    1ba4:	f0 e0       	ldi	r31, 0x00	; 0
    1ba6:	80 81       	ld	r24, Z
    1ba8:	8f 77       	andi	r24, 0x7F	; 127
    1baa:	8c 93       	st	X, r24
    1bac:	07 c0       	rjmp	.+14     	; 0x1bbc <EXTI_voidDisable+0x62>
			break;

			case EXTI_INT2:
			CLR_BIT(GICR_REG, INT2);
    1bae:	ab e5       	ldi	r26, 0x5B	; 91
    1bb0:	b0 e0       	ldi	r27, 0x00	; 0
    1bb2:	eb e5       	ldi	r30, 0x5B	; 91
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	80 81       	ld	r24, Z
    1bb8:	8f 7d       	andi	r24, 0xDF	; 223
    1bba:	8c 93       	st	X, r24
			break;
		}
}
    1bbc:	0f 90       	pop	r0
    1bbe:	0f 90       	pop	r0
    1bc0:	0f 90       	pop	r0
    1bc2:	cf 91       	pop	r28
    1bc4:	df 91       	pop	r29
    1bc6:	08 95       	ret

00001bc8 <EXTI_voidClearFlag>:
 * Parameters : copy_tIntSource -> {EXTI_INT0,EXTI_INT1,EXTI_INT2}
 * return : Nothing
 */

void EXTI_voidClearFlag ( EXTI_intSrc_t copy_tIntSource )
{
    1bc8:	df 93       	push	r29
    1bca:	cf 93       	push	r28
    1bcc:	00 d0       	rcall	.+0      	; 0x1bce <EXTI_voidClearFlag+0x6>
    1bce:	0f 92       	push	r0
    1bd0:	cd b7       	in	r28, 0x3d	; 61
    1bd2:	de b7       	in	r29, 0x3e	; 62
    1bd4:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_tIntSource)
    1bd6:	89 81       	ldd	r24, Y+1	; 0x01
    1bd8:	28 2f       	mov	r18, r24
    1bda:	30 e0       	ldi	r19, 0x00	; 0
    1bdc:	3b 83       	std	Y+3, r19	; 0x03
    1bde:	2a 83       	std	Y+2, r18	; 0x02
    1be0:	8a 81       	ldd	r24, Y+2	; 0x02
    1be2:	9b 81       	ldd	r25, Y+3	; 0x03
    1be4:	81 30       	cpi	r24, 0x01	; 1
    1be6:	91 05       	cpc	r25, r1
    1be8:	89 f0       	breq	.+34     	; 0x1c0c <EXTI_voidClearFlag+0x44>
    1bea:	2a 81       	ldd	r18, Y+2	; 0x02
    1bec:	3b 81       	ldd	r19, Y+3	; 0x03
    1bee:	22 30       	cpi	r18, 0x02	; 2
    1bf0:	31 05       	cpc	r19, r1
    1bf2:	a1 f0       	breq	.+40     	; 0x1c1c <EXTI_voidClearFlag+0x54>
    1bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf6:	9b 81       	ldd	r25, Y+3	; 0x03
    1bf8:	00 97       	sbiw	r24, 0x00	; 0
    1bfa:	b9 f4       	brne	.+46     	; 0x1c2a <EXTI_voidClearFlag+0x62>
	{
		case EXTI_INT0: SET_BIT(GIFR_REG, INTF0);break;
    1bfc:	aa e5       	ldi	r26, 0x5A	; 90
    1bfe:	b0 e0       	ldi	r27, 0x00	; 0
    1c00:	ea e5       	ldi	r30, 0x5A	; 90
    1c02:	f0 e0       	ldi	r31, 0x00	; 0
    1c04:	80 81       	ld	r24, Z
    1c06:	80 64       	ori	r24, 0x40	; 64
    1c08:	8c 93       	st	X, r24
    1c0a:	0f c0       	rjmp	.+30     	; 0x1c2a <EXTI_voidClearFlag+0x62>
		case EXTI_INT1: SET_BIT(GIFR_REG, INTF1);break;
    1c0c:	aa e5       	ldi	r26, 0x5A	; 90
    1c0e:	b0 e0       	ldi	r27, 0x00	; 0
    1c10:	ea e5       	ldi	r30, 0x5A	; 90
    1c12:	f0 e0       	ldi	r31, 0x00	; 0
    1c14:	80 81       	ld	r24, Z
    1c16:	80 68       	ori	r24, 0x80	; 128
    1c18:	8c 93       	st	X, r24
    1c1a:	07 c0       	rjmp	.+14     	; 0x1c2a <EXTI_voidClearFlag+0x62>
		case EXTI_INT2: SET_BIT(GIFR_REG, INTF2);break;
    1c1c:	aa e5       	ldi	r26, 0x5A	; 90
    1c1e:	b0 e0       	ldi	r27, 0x00	; 0
    1c20:	ea e5       	ldi	r30, 0x5A	; 90
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	80 81       	ld	r24, Z
    1c26:	80 62       	ori	r24, 0x20	; 32
    1c28:	8c 93       	st	X, r24
	}
}
    1c2a:	0f 90       	pop	r0
    1c2c:	0f 90       	pop	r0
    1c2e:	0f 90       	pop	r0
    1c30:	cf 91       	pop	r28
    1c32:	df 91       	pop	r29
    1c34:	08 95       	ret

00001c36 <EXTI_voidSetCallBack>:
				=> The Adress of ISR Func (copy_pvoidCallBack())
				=> copy_tIntSource --> [EXTI_INT0 , EXTI_INT1 , EXTI_INT2]
 * return : Nothing
 */
void EXTI_voidSetCallBack (void*(copy_pvoidCallBack)(void), EXTI_intSrc_t copy_tIntSource)
{
    1c36:	df 93       	push	r29
    1c38:	cf 93       	push	r28
    1c3a:	00 d0       	rcall	.+0      	; 0x1c3c <EXTI_voidSetCallBack+0x6>
    1c3c:	00 d0       	rcall	.+0      	; 0x1c3e <EXTI_voidSetCallBack+0x8>
    1c3e:	0f 92       	push	r0
    1c40:	cd b7       	in	r28, 0x3d	; 61
    1c42:	de b7       	in	r29, 0x3e	; 62
    1c44:	9a 83       	std	Y+2, r25	; 0x02
    1c46:	89 83       	std	Y+1, r24	; 0x01
    1c48:	6b 83       	std	Y+3, r22	; 0x03
	switch (copy_tIntSource)
    1c4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c4c:	28 2f       	mov	r18, r24
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	3d 83       	std	Y+5, r19	; 0x05
    1c52:	2c 83       	std	Y+4, r18	; 0x04
    1c54:	8c 81       	ldd	r24, Y+4	; 0x04
    1c56:	9d 81       	ldd	r25, Y+5	; 0x05
    1c58:	81 30       	cpi	r24, 0x01	; 1
    1c5a:	91 05       	cpc	r25, r1
    1c5c:	a1 f0       	breq	.+40     	; 0x1c86 <EXTI_voidSetCallBack+0x50>
    1c5e:	2c 81       	ldd	r18, Y+4	; 0x04
    1c60:	3d 81       	ldd	r19, Y+5	; 0x05
    1c62:	22 30       	cpi	r18, 0x02	; 2
    1c64:	31 05       	cpc	r19, r1
    1c66:	d1 f0       	breq	.+52     	; 0x1c9c <EXTI_voidSetCallBack+0x66>
    1c68:	8c 81       	ldd	r24, Y+4	; 0x04
    1c6a:	9d 81       	ldd	r25, Y+5	; 0x05
    1c6c:	00 97       	sbiw	r24, 0x00	; 0
    1c6e:	01 f5       	brne	.+64     	; 0x1cb0 <EXTI_voidSetCallBack+0x7a>
	{
		case EXTI_INT0 :
			if( copy_pvoidCallBack!=NULL)
    1c70:	89 81       	ldd	r24, Y+1	; 0x01
    1c72:	9a 81       	ldd	r25, Y+2	; 0x02
    1c74:	00 97       	sbiw	r24, 0x00	; 0
    1c76:	e1 f0       	breq	.+56     	; 0x1cb0 <EXTI_voidSetCallBack+0x7a>
			  {
				EXTI_CallBack[EXTI_INT0] = copy_pvoidCallBack ;
    1c78:	89 81       	ldd	r24, Y+1	; 0x01
    1c7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1c7c:	90 93 88 07 	sts	0x0788, r25
    1c80:	80 93 87 07 	sts	0x0787, r24
    1c84:	15 c0       	rjmp	.+42     	; 0x1cb0 <EXTI_voidSetCallBack+0x7a>
			  {
	              //return error status
			  }
			break;
		case EXTI_INT1 :
		     if( copy_pvoidCallBack!=NULL)
    1c86:	89 81       	ldd	r24, Y+1	; 0x01
    1c88:	9a 81       	ldd	r25, Y+2	; 0x02
    1c8a:	00 97       	sbiw	r24, 0x00	; 0
    1c8c:	89 f0       	breq	.+34     	; 0x1cb0 <EXTI_voidSetCallBack+0x7a>
		      {
		    	 EXTI_CallBack[EXTI_INT1] = copy_pvoidCallBack;
    1c8e:	89 81       	ldd	r24, Y+1	; 0x01
    1c90:	9a 81       	ldd	r25, Y+2	; 0x02
    1c92:	90 93 8a 07 	sts	0x078A, r25
    1c96:	80 93 89 07 	sts	0x0789, r24
    1c9a:	0a c0       	rjmp	.+20     	; 0x1cb0 <EXTI_voidSetCallBack+0x7a>
		      {
	                //return error status
		      }
		   break;
		case EXTI_INT2 :
			 if( copy_pvoidCallBack!=NULL)
    1c9c:	89 81       	ldd	r24, Y+1	; 0x01
    1c9e:	9a 81       	ldd	r25, Y+2	; 0x02
    1ca0:	00 97       	sbiw	r24, 0x00	; 0
    1ca2:	31 f0       	breq	.+12     	; 0x1cb0 <EXTI_voidSetCallBack+0x7a>
			   {
				 EXTI_CallBack[EXTI_INT2] = copy_pvoidCallBack;
    1ca4:	89 81       	ldd	r24, Y+1	; 0x01
    1ca6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ca8:	90 93 8c 07 	sts	0x078C, r25
    1cac:	80 93 8b 07 	sts	0x078B, r24
				 }
			break;
	}


}
    1cb0:	0f 90       	pop	r0
    1cb2:	0f 90       	pop	r0
    1cb4:	0f 90       	pop	r0
    1cb6:	0f 90       	pop	r0
    1cb8:	0f 90       	pop	r0
    1cba:	cf 91       	pop	r28
    1cbc:	df 91       	pop	r29
    1cbe:	08 95       	ret

00001cc0 <__vector_1>:
//______________________________________________________

//ISR
void __vector_1(void) __attribute__ ((signal));
void __vector_1(void)
{
    1cc0:	1f 92       	push	r1
    1cc2:	0f 92       	push	r0
    1cc4:	0f b6       	in	r0, 0x3f	; 63
    1cc6:	0f 92       	push	r0
    1cc8:	11 24       	eor	r1, r1
    1cca:	2f 93       	push	r18
    1ccc:	3f 93       	push	r19
    1cce:	4f 93       	push	r20
    1cd0:	5f 93       	push	r21
    1cd2:	6f 93       	push	r22
    1cd4:	7f 93       	push	r23
    1cd6:	8f 93       	push	r24
    1cd8:	9f 93       	push	r25
    1cda:	af 93       	push	r26
    1cdc:	bf 93       	push	r27
    1cde:	ef 93       	push	r30
    1ce0:	ff 93       	push	r31
    1ce2:	df 93       	push	r29
    1ce4:	cf 93       	push	r28
    1ce6:	cd b7       	in	r28, 0x3d	; 61
    1ce8:	de b7       	in	r29, 0x3e	; 62
		 if(EXTI_CallBack !=NULL)
		 {
			 EXTI_CallBack [0]();  /*  Call The Global Pointer to Func   */
    1cea:	e0 91 87 07 	lds	r30, 0x0787
    1cee:	f0 91 88 07 	lds	r31, 0x0788
    1cf2:	09 95       	icall
			 EXTI_voidClearFlag(EXTI_INT0);  /*Clear flag after execution */
    1cf4:	80 e0       	ldi	r24, 0x00	; 0
    1cf6:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <EXTI_voidClearFlag>
		 }
}
    1cfa:	cf 91       	pop	r28
    1cfc:	df 91       	pop	r29
    1cfe:	ff 91       	pop	r31
    1d00:	ef 91       	pop	r30
    1d02:	bf 91       	pop	r27
    1d04:	af 91       	pop	r26
    1d06:	9f 91       	pop	r25
    1d08:	8f 91       	pop	r24
    1d0a:	7f 91       	pop	r23
    1d0c:	6f 91       	pop	r22
    1d0e:	5f 91       	pop	r21
    1d10:	4f 91       	pop	r20
    1d12:	3f 91       	pop	r19
    1d14:	2f 91       	pop	r18
    1d16:	0f 90       	pop	r0
    1d18:	0f be       	out	0x3f, r0	; 63
    1d1a:	0f 90       	pop	r0
    1d1c:	1f 90       	pop	r1
    1d1e:	18 95       	reti

00001d20 <__vector_2>:
void __vector_2(void) __attribute__ ((signal));
void __vector_2(void)
{
    1d20:	1f 92       	push	r1
    1d22:	0f 92       	push	r0
    1d24:	0f b6       	in	r0, 0x3f	; 63
    1d26:	0f 92       	push	r0
    1d28:	11 24       	eor	r1, r1
    1d2a:	2f 93       	push	r18
    1d2c:	3f 93       	push	r19
    1d2e:	4f 93       	push	r20
    1d30:	5f 93       	push	r21
    1d32:	6f 93       	push	r22
    1d34:	7f 93       	push	r23
    1d36:	8f 93       	push	r24
    1d38:	9f 93       	push	r25
    1d3a:	af 93       	push	r26
    1d3c:	bf 93       	push	r27
    1d3e:	ef 93       	push	r30
    1d40:	ff 93       	push	r31
    1d42:	df 93       	push	r29
    1d44:	cf 93       	push	r28
    1d46:	cd b7       	in	r28, 0x3d	; 61
    1d48:	de b7       	in	r29, 0x3e	; 62
		 if(EXTI_CallBack !=NULL)
		 {
			 EXTI_CallBack [1]();
    1d4a:	e0 91 89 07 	lds	r30, 0x0789
    1d4e:	f0 91 8a 07 	lds	r31, 0x078A
    1d52:	09 95       	icall
			 EXTI_voidClearFlag(EXTI_INT1);
    1d54:	81 e0       	ldi	r24, 0x01	; 1
    1d56:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <EXTI_voidClearFlag>
		 }
}
    1d5a:	cf 91       	pop	r28
    1d5c:	df 91       	pop	r29
    1d5e:	ff 91       	pop	r31
    1d60:	ef 91       	pop	r30
    1d62:	bf 91       	pop	r27
    1d64:	af 91       	pop	r26
    1d66:	9f 91       	pop	r25
    1d68:	8f 91       	pop	r24
    1d6a:	7f 91       	pop	r23
    1d6c:	6f 91       	pop	r22
    1d6e:	5f 91       	pop	r21
    1d70:	4f 91       	pop	r20
    1d72:	3f 91       	pop	r19
    1d74:	2f 91       	pop	r18
    1d76:	0f 90       	pop	r0
    1d78:	0f be       	out	0x3f, r0	; 63
    1d7a:	0f 90       	pop	r0
    1d7c:	1f 90       	pop	r1
    1d7e:	18 95       	reti

00001d80 <__vector_3>:
void __vector_3(void) __attribute__ ((signal));
void __vector_3(void)
{
    1d80:	1f 92       	push	r1
    1d82:	0f 92       	push	r0
    1d84:	0f b6       	in	r0, 0x3f	; 63
    1d86:	0f 92       	push	r0
    1d88:	11 24       	eor	r1, r1
    1d8a:	2f 93       	push	r18
    1d8c:	3f 93       	push	r19
    1d8e:	4f 93       	push	r20
    1d90:	5f 93       	push	r21
    1d92:	6f 93       	push	r22
    1d94:	7f 93       	push	r23
    1d96:	8f 93       	push	r24
    1d98:	9f 93       	push	r25
    1d9a:	af 93       	push	r26
    1d9c:	bf 93       	push	r27
    1d9e:	ef 93       	push	r30
    1da0:	ff 93       	push	r31
    1da2:	df 93       	push	r29
    1da4:	cf 93       	push	r28
    1da6:	cd b7       	in	r28, 0x3d	; 61
    1da8:	de b7       	in	r29, 0x3e	; 62
		 if(EXTI_CallBack !=NULL)
		 {
			 EXTI_CallBack [2]();
    1daa:	e0 91 8b 07 	lds	r30, 0x078B
    1dae:	f0 91 8c 07 	lds	r31, 0x078C
    1db2:	09 95       	icall
			 EXTI_voidClearFlag(EXTI_INT2);
    1db4:	82 e0       	ldi	r24, 0x02	; 2
    1db6:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <EXTI_voidClearFlag>
		 }
}
    1dba:	cf 91       	pop	r28
    1dbc:	df 91       	pop	r29
    1dbe:	ff 91       	pop	r31
    1dc0:	ef 91       	pop	r30
    1dc2:	bf 91       	pop	r27
    1dc4:	af 91       	pop	r26
    1dc6:	9f 91       	pop	r25
    1dc8:	8f 91       	pop	r24
    1dca:	7f 91       	pop	r23
    1dcc:	6f 91       	pop	r22
    1dce:	5f 91       	pop	r21
    1dd0:	4f 91       	pop	r20
    1dd2:	3f 91       	pop	r19
    1dd4:	2f 91       	pop	r18
    1dd6:	0f 90       	pop	r0
    1dd8:	0f be       	out	0x3f, r0	; 63
    1dda:	0f 90       	pop	r0
    1ddc:	1f 90       	pop	r1
    1dde:	18 95       	reti

00001de0 <DIO_enumSetPinDirection>:
  	  =>Copy_u8PinDirection --> Pin Direction [ DIO_PIN_OUTPUT , DIO_PIN_INPUT ]

 */

DIO_Errorstatus DIO_enumSetPinDirection  (u8 copy_u8PortId , u8 copy_u8PinId , u8 copy_u8PinDirection)
{
    1de0:	df 93       	push	r29
    1de2:	cf 93       	push	r28
    1de4:	cd b7       	in	r28, 0x3d	; 61
    1de6:	de b7       	in	r29, 0x3e	; 62
    1de8:	28 97       	sbiw	r28, 0x08	; 8
    1dea:	0f b6       	in	r0, 0x3f	; 63
    1dec:	f8 94       	cli
    1dee:	de bf       	out	0x3e, r29	; 62
    1df0:	0f be       	out	0x3f, r0	; 63
    1df2:	cd bf       	out	0x3d, r28	; 61
    1df4:	8a 83       	std	Y+2, r24	; 0x02
    1df6:	6b 83       	std	Y+3, r22	; 0x03
    1df8:	4c 83       	std	Y+4, r20	; 0x04
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    1dfa:	81 e0       	ldi	r24, 0x01	; 1
    1dfc:	89 83       	std	Y+1, r24	; 0x01
	if((copy_u8PortId<=DIO_PORTD)&&(copy_u8PinId<=DIO_PIN7))
    1dfe:	8a 81       	ldd	r24, Y+2	; 0x02
    1e00:	84 30       	cpi	r24, 0x04	; 4
    1e02:	08 f0       	brcs	.+2      	; 0x1e06 <DIO_enumSetPinDirection+0x26>
    1e04:	f2 c0       	rjmp	.+484    	; 0x1fea <DIO_enumSetPinDirection+0x20a>
    1e06:	8b 81       	ldd	r24, Y+3	; 0x03
    1e08:	88 30       	cpi	r24, 0x08	; 8
    1e0a:	08 f0       	brcs	.+2      	; 0x1e0e <DIO_enumSetPinDirection+0x2e>
    1e0c:	ee c0       	rjmp	.+476    	; 0x1fea <DIO_enumSetPinDirection+0x20a>
	{
		if(copy_u8PinDirection==DIO_PIN_OUTPUT)
    1e0e:	8c 81       	ldd	r24, Y+4	; 0x04
    1e10:	81 30       	cpi	r24, 0x01	; 1
    1e12:	09 f0       	breq	.+2      	; 0x1e16 <DIO_enumSetPinDirection+0x36>
    1e14:	6f c0       	rjmp	.+222    	; 0x1ef4 <DIO_enumSetPinDirection+0x114>
		{
			 switch(copy_u8PortId)
    1e16:	8a 81       	ldd	r24, Y+2	; 0x02
    1e18:	28 2f       	mov	r18, r24
    1e1a:	30 e0       	ldi	r19, 0x00	; 0
    1e1c:	38 87       	std	Y+8, r19	; 0x08
    1e1e:	2f 83       	std	Y+7, r18	; 0x07
    1e20:	8f 81       	ldd	r24, Y+7	; 0x07
    1e22:	98 85       	ldd	r25, Y+8	; 0x08
    1e24:	81 30       	cpi	r24, 0x01	; 1
    1e26:	91 05       	cpc	r25, r1
    1e28:	49 f1       	breq	.+82     	; 0x1e7c <DIO_enumSetPinDirection+0x9c>
    1e2a:	2f 81       	ldd	r18, Y+7	; 0x07
    1e2c:	38 85       	ldd	r19, Y+8	; 0x08
    1e2e:	22 30       	cpi	r18, 0x02	; 2
    1e30:	31 05       	cpc	r19, r1
    1e32:	2c f4       	brge	.+10     	; 0x1e3e <DIO_enumSetPinDirection+0x5e>
    1e34:	8f 81       	ldd	r24, Y+7	; 0x07
    1e36:	98 85       	ldd	r25, Y+8	; 0x08
    1e38:	00 97       	sbiw	r24, 0x00	; 0
    1e3a:	61 f0       	breq	.+24     	; 0x1e54 <DIO_enumSetPinDirection+0x74>
    1e3c:	d8 c0       	rjmp	.+432    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
    1e3e:	2f 81       	ldd	r18, Y+7	; 0x07
    1e40:	38 85       	ldd	r19, Y+8	; 0x08
    1e42:	22 30       	cpi	r18, 0x02	; 2
    1e44:	31 05       	cpc	r19, r1
    1e46:	71 f1       	breq	.+92     	; 0x1ea4 <DIO_enumSetPinDirection+0xc4>
    1e48:	8f 81       	ldd	r24, Y+7	; 0x07
    1e4a:	98 85       	ldd	r25, Y+8	; 0x08
    1e4c:	83 30       	cpi	r24, 0x03	; 3
    1e4e:	91 05       	cpc	r25, r1
    1e50:	e9 f1       	breq	.+122    	; 0x1ecc <DIO_enumSetPinDirection+0xec>
    1e52:	cd c0       	rjmp	.+410    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
			 {
			     case DIO_PORTA: SET_BIT(DDRA_REG,copy_u8PinId) ;  break;
    1e54:	aa e3       	ldi	r26, 0x3A	; 58
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	ea e3       	ldi	r30, 0x3A	; 58
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	48 2f       	mov	r20, r24
    1e60:	8b 81       	ldd	r24, Y+3	; 0x03
    1e62:	28 2f       	mov	r18, r24
    1e64:	30 e0       	ldi	r19, 0x00	; 0
    1e66:	81 e0       	ldi	r24, 0x01	; 1
    1e68:	90 e0       	ldi	r25, 0x00	; 0
    1e6a:	02 2e       	mov	r0, r18
    1e6c:	02 c0       	rjmp	.+4      	; 0x1e72 <DIO_enumSetPinDirection+0x92>
    1e6e:	88 0f       	add	r24, r24
    1e70:	99 1f       	adc	r25, r25
    1e72:	0a 94       	dec	r0
    1e74:	e2 f7       	brpl	.-8      	; 0x1e6e <DIO_enumSetPinDirection+0x8e>
    1e76:	84 2b       	or	r24, r20
    1e78:	8c 93       	st	X, r24
    1e7a:	b9 c0       	rjmp	.+370    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
			     case DIO_PORTB: SET_BIT(DDRB_REG,copy_u8PinId) ;  break;
    1e7c:	a7 e3       	ldi	r26, 0x37	; 55
    1e7e:	b0 e0       	ldi	r27, 0x00	; 0
    1e80:	e7 e3       	ldi	r30, 0x37	; 55
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	80 81       	ld	r24, Z
    1e86:	48 2f       	mov	r20, r24
    1e88:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8a:	28 2f       	mov	r18, r24
    1e8c:	30 e0       	ldi	r19, 0x00	; 0
    1e8e:	81 e0       	ldi	r24, 0x01	; 1
    1e90:	90 e0       	ldi	r25, 0x00	; 0
    1e92:	02 2e       	mov	r0, r18
    1e94:	02 c0       	rjmp	.+4      	; 0x1e9a <DIO_enumSetPinDirection+0xba>
    1e96:	88 0f       	add	r24, r24
    1e98:	99 1f       	adc	r25, r25
    1e9a:	0a 94       	dec	r0
    1e9c:	e2 f7       	brpl	.-8      	; 0x1e96 <DIO_enumSetPinDirection+0xb6>
    1e9e:	84 2b       	or	r24, r20
    1ea0:	8c 93       	st	X, r24
    1ea2:	a5 c0       	rjmp	.+330    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
			     case DIO_PORTC: SET_BIT(DDRC_REG,copy_u8PinId) ;  break;
    1ea4:	a4 e3       	ldi	r26, 0x34	; 52
    1ea6:	b0 e0       	ldi	r27, 0x00	; 0
    1ea8:	e4 e3       	ldi	r30, 0x34	; 52
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	80 81       	ld	r24, Z
    1eae:	48 2f       	mov	r20, r24
    1eb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb2:	28 2f       	mov	r18, r24
    1eb4:	30 e0       	ldi	r19, 0x00	; 0
    1eb6:	81 e0       	ldi	r24, 0x01	; 1
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	02 2e       	mov	r0, r18
    1ebc:	02 c0       	rjmp	.+4      	; 0x1ec2 <DIO_enumSetPinDirection+0xe2>
    1ebe:	88 0f       	add	r24, r24
    1ec0:	99 1f       	adc	r25, r25
    1ec2:	0a 94       	dec	r0
    1ec4:	e2 f7       	brpl	.-8      	; 0x1ebe <DIO_enumSetPinDirection+0xde>
    1ec6:	84 2b       	or	r24, r20
    1ec8:	8c 93       	st	X, r24
    1eca:	91 c0       	rjmp	.+290    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
			     case DIO_PORTD: SET_BIT(DDRD_REG,copy_u8PinId) ;  break;
    1ecc:	a1 e3       	ldi	r26, 0x31	; 49
    1ece:	b0 e0       	ldi	r27, 0x00	; 0
    1ed0:	e1 e3       	ldi	r30, 0x31	; 49
    1ed2:	f0 e0       	ldi	r31, 0x00	; 0
    1ed4:	80 81       	ld	r24, Z
    1ed6:	48 2f       	mov	r20, r24
    1ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eda:	28 2f       	mov	r18, r24
    1edc:	30 e0       	ldi	r19, 0x00	; 0
    1ede:	81 e0       	ldi	r24, 0x01	; 1
    1ee0:	90 e0       	ldi	r25, 0x00	; 0
    1ee2:	02 2e       	mov	r0, r18
    1ee4:	02 c0       	rjmp	.+4      	; 0x1eea <DIO_enumSetPinDirection+0x10a>
    1ee6:	88 0f       	add	r24, r24
    1ee8:	99 1f       	adc	r25, r25
    1eea:	0a 94       	dec	r0
    1eec:	e2 f7       	brpl	.-8      	; 0x1ee6 <DIO_enumSetPinDirection+0x106>
    1eee:	84 2b       	or	r24, r20
    1ef0:	8c 93       	st	X, r24
    1ef2:	7d c0       	rjmp	.+250    	; 0x1fee <DIO_enumSetPinDirection+0x20e>

			 }
		}
		else if(copy_u8PinDirection==DIO_PIN_INPUT)
    1ef4:	8c 81       	ldd	r24, Y+4	; 0x04
    1ef6:	88 23       	and	r24, r24
    1ef8:	09 f0       	breq	.+2      	; 0x1efc <DIO_enumSetPinDirection+0x11c>
    1efa:	74 c0       	rjmp	.+232    	; 0x1fe4 <DIO_enumSetPinDirection+0x204>
		{
			switch(copy_u8PortId)
    1efc:	8a 81       	ldd	r24, Y+2	; 0x02
    1efe:	28 2f       	mov	r18, r24
    1f00:	30 e0       	ldi	r19, 0x00	; 0
    1f02:	3e 83       	std	Y+6, r19	; 0x06
    1f04:	2d 83       	std	Y+5, r18	; 0x05
    1f06:	8d 81       	ldd	r24, Y+5	; 0x05
    1f08:	9e 81       	ldd	r25, Y+6	; 0x06
    1f0a:	81 30       	cpi	r24, 0x01	; 1
    1f0c:	91 05       	cpc	r25, r1
    1f0e:	59 f1       	breq	.+86     	; 0x1f66 <DIO_enumSetPinDirection+0x186>
    1f10:	2d 81       	ldd	r18, Y+5	; 0x05
    1f12:	3e 81       	ldd	r19, Y+6	; 0x06
    1f14:	22 30       	cpi	r18, 0x02	; 2
    1f16:	31 05       	cpc	r19, r1
    1f18:	2c f4       	brge	.+10     	; 0x1f24 <DIO_enumSetPinDirection+0x144>
    1f1a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f1c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f1e:	00 97       	sbiw	r24, 0x00	; 0
    1f20:	69 f0       	breq	.+26     	; 0x1f3c <DIO_enumSetPinDirection+0x15c>
    1f22:	65 c0       	rjmp	.+202    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
    1f24:	2d 81       	ldd	r18, Y+5	; 0x05
    1f26:	3e 81       	ldd	r19, Y+6	; 0x06
    1f28:	22 30       	cpi	r18, 0x02	; 2
    1f2a:	31 05       	cpc	r19, r1
    1f2c:	89 f1       	breq	.+98     	; 0x1f90 <DIO_enumSetPinDirection+0x1b0>
    1f2e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f30:	9e 81       	ldd	r25, Y+6	; 0x06
    1f32:	83 30       	cpi	r24, 0x03	; 3
    1f34:	91 05       	cpc	r25, r1
    1f36:	09 f4       	brne	.+2      	; 0x1f3a <DIO_enumSetPinDirection+0x15a>
    1f38:	40 c0       	rjmp	.+128    	; 0x1fba <DIO_enumSetPinDirection+0x1da>
    1f3a:	59 c0       	rjmp	.+178    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
			  {
				   case DIO_PORTA: CLR_BIT(DDRA_REG,copy_u8PinId) ;  break;
    1f3c:	aa e3       	ldi	r26, 0x3A	; 58
    1f3e:	b0 e0       	ldi	r27, 0x00	; 0
    1f40:	ea e3       	ldi	r30, 0x3A	; 58
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	80 81       	ld	r24, Z
    1f46:	48 2f       	mov	r20, r24
    1f48:	8b 81       	ldd	r24, Y+3	; 0x03
    1f4a:	28 2f       	mov	r18, r24
    1f4c:	30 e0       	ldi	r19, 0x00	; 0
    1f4e:	81 e0       	ldi	r24, 0x01	; 1
    1f50:	90 e0       	ldi	r25, 0x00	; 0
    1f52:	02 2e       	mov	r0, r18
    1f54:	02 c0       	rjmp	.+4      	; 0x1f5a <DIO_enumSetPinDirection+0x17a>
    1f56:	88 0f       	add	r24, r24
    1f58:	99 1f       	adc	r25, r25
    1f5a:	0a 94       	dec	r0
    1f5c:	e2 f7       	brpl	.-8      	; 0x1f56 <DIO_enumSetPinDirection+0x176>
    1f5e:	80 95       	com	r24
    1f60:	84 23       	and	r24, r20
    1f62:	8c 93       	st	X, r24
    1f64:	44 c0       	rjmp	.+136    	; 0x1fee <DIO_enumSetPinDirection+0x20e>
				   case DIO_PORTB: CLR_BIT(DDRB_REG,copy_u8PinId) ;  break;
    1f66:	a7 e3       	ldi	r26, 0x37	; 55
    1f68:	b0 e0       	ldi	r27, 0x00	; 0
    1f6a:	e7 e3       	ldi	r30, 0x37	; 55
    1f6c:	f0 e0       	ldi	r31, 0x00	; 0
    1f6e:	80 81       	ld	r24, Z
    1f70:	48 2f       	mov	r20, r24
    1f72:	8b 81       	ldd	r24, Y+3	; 0x03
    1f74:	28 2f       	mov	r18, r24
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	81 e0       	ldi	r24, 0x01	; 1
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	02 2e       	mov	r0, r18
    1f7e:	02 c0       	rjmp	.+4      	; 0x1f84 <DIO_enumSetPinDirection+0x1a4>
    1f80:	88 0f       	add	r24, r24
    1f82:	99 1f       	adc	r25, r25
    1f84:	0a 94       	dec	r0
    1f86:	e2 f7       	brpl	.-8      	; 0x1f80 <DIO_enumSetPinDirection+0x1a0>
    1f88:	80 95       	com	r24
    1f8a:	84 23       	and	r24, r20
    1f8c:	8c 93       	st	X, r24
    1f8e:	2f c0       	rjmp	.+94     	; 0x1fee <DIO_enumSetPinDirection+0x20e>
	 		       case DIO_PORTC: CLR_BIT(DDRC_REG,copy_u8PinId) ;  break;
    1f90:	a4 e3       	ldi	r26, 0x34	; 52
    1f92:	b0 e0       	ldi	r27, 0x00	; 0
    1f94:	e4 e3       	ldi	r30, 0x34	; 52
    1f96:	f0 e0       	ldi	r31, 0x00	; 0
    1f98:	80 81       	ld	r24, Z
    1f9a:	48 2f       	mov	r20, r24
    1f9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9e:	28 2f       	mov	r18, r24
    1fa0:	30 e0       	ldi	r19, 0x00	; 0
    1fa2:	81 e0       	ldi	r24, 0x01	; 1
    1fa4:	90 e0       	ldi	r25, 0x00	; 0
    1fa6:	02 2e       	mov	r0, r18
    1fa8:	02 c0       	rjmp	.+4      	; 0x1fae <DIO_enumSetPinDirection+0x1ce>
    1faa:	88 0f       	add	r24, r24
    1fac:	99 1f       	adc	r25, r25
    1fae:	0a 94       	dec	r0
    1fb0:	e2 f7       	brpl	.-8      	; 0x1faa <DIO_enumSetPinDirection+0x1ca>
    1fb2:	80 95       	com	r24
    1fb4:	84 23       	and	r24, r20
    1fb6:	8c 93       	st	X, r24
    1fb8:	1a c0       	rjmp	.+52     	; 0x1fee <DIO_enumSetPinDirection+0x20e>
			       case DIO_PORTD: CLR_BIT(DDRD_REG,copy_u8PinId) ;  break;
    1fba:	a1 e3       	ldi	r26, 0x31	; 49
    1fbc:	b0 e0       	ldi	r27, 0x00	; 0
    1fbe:	e1 e3       	ldi	r30, 0x31	; 49
    1fc0:	f0 e0       	ldi	r31, 0x00	; 0
    1fc2:	80 81       	ld	r24, Z
    1fc4:	48 2f       	mov	r20, r24
    1fc6:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc8:	28 2f       	mov	r18, r24
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	81 e0       	ldi	r24, 0x01	; 1
    1fce:	90 e0       	ldi	r25, 0x00	; 0
    1fd0:	02 2e       	mov	r0, r18
    1fd2:	02 c0       	rjmp	.+4      	; 0x1fd8 <DIO_enumSetPinDirection+0x1f8>
    1fd4:	88 0f       	add	r24, r24
    1fd6:	99 1f       	adc	r25, r25
    1fd8:	0a 94       	dec	r0
    1fda:	e2 f7       	brpl	.-8      	; 0x1fd4 <DIO_enumSetPinDirection+0x1f4>
    1fdc:	80 95       	com	r24
    1fde:	84 23       	and	r24, r20
    1fe0:	8c 93       	st	X, r24
    1fe2:	05 c0       	rjmp	.+10     	; 0x1fee <DIO_enumSetPinDirection+0x20e>

			 }
		}
		else
		{
				LOC_enumstate=DIO_OK;
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	89 83       	std	Y+1, r24	; 0x01
    1fe8:	02 c0       	rjmp	.+4      	; 0x1fee <DIO_enumSetPinDirection+0x20e>
		}
	}
	else
	{
		LOC_enumstate=DIO_OK;
    1fea:	81 e0       	ldi	r24, 0x01	; 1
    1fec:	89 83       	std	Y+1, r24	; 0x01
	}
	return LOC_enumstate;
    1fee:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ff0:	28 96       	adiw	r28, 0x08	; 8
    1ff2:	0f b6       	in	r0, 0x3f	; 63
    1ff4:	f8 94       	cli
    1ff6:	de bf       	out	0x3e, r29	; 62
    1ff8:	0f be       	out	0x3f, r0	; 63
    1ffa:	cd bf       	out	0x3d, r28	; 61
    1ffc:	cf 91       	pop	r28
    1ffe:	df 91       	pop	r29
    2000:	08 95       	ret

00002002 <DIO_enumSetPinValue>:
  	  =>Copy_u8PortId --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>Copy_u8PinId  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
  	  =>Copy_u8PinValue --> Pin Value [ DIO_HIGH , DIO_LOW ]
 */
DIO_Errorstatus DIO_enumSetPinValue      (u8 copy_u8PortId , u8 copy_u8PinId , u8 copy_u8PinValue)
{
    2002:	df 93       	push	r29
    2004:	cf 93       	push	r28
    2006:	cd b7       	in	r28, 0x3d	; 61
    2008:	de b7       	in	r29, 0x3e	; 62
    200a:	2e 97       	sbiw	r28, 0x0e	; 14
    200c:	0f b6       	in	r0, 0x3f	; 63
    200e:	f8 94       	cli
    2010:	de bf       	out	0x3e, r29	; 62
    2012:	0f be       	out	0x3f, r0	; 63
    2014:	cd bf       	out	0x3d, r28	; 61
    2016:	8a 83       	std	Y+2, r24	; 0x02
    2018:	6b 83       	std	Y+3, r22	; 0x03
    201a:	4c 83       	std	Y+4, r20	; 0x04
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    201c:	81 e0       	ldi	r24, 0x01	; 1
    201e:	89 83       	std	Y+1, r24	; 0x01
   if((copy_u8PortId<=DIO_PORTD)&&(copy_u8PinId<=DIO_PIN7)&&((copy_u8PinValue==DIO_PIN_HIGH)||(copy_u8PinValue==DIO_PIN_LOW)))
    2020:	8a 81       	ldd	r24, Y+2	; 0x02
    2022:	84 30       	cpi	r24, 0x04	; 4
    2024:	08 f0       	brcs	.+2      	; 0x2028 <DIO_enumSetPinValue+0x26>
    2026:	0e c1       	rjmp	.+540    	; 0x2244 <DIO_enumSetPinValue+0x242>
    2028:	8b 81       	ldd	r24, Y+3	; 0x03
    202a:	88 30       	cpi	r24, 0x08	; 8
    202c:	08 f0       	brcs	.+2      	; 0x2030 <DIO_enumSetPinValue+0x2e>
    202e:	0a c1       	rjmp	.+532    	; 0x2244 <DIO_enumSetPinValue+0x242>
    2030:	8c 81       	ldd	r24, Y+4	; 0x04
    2032:	81 30       	cpi	r24, 0x01	; 1
    2034:	21 f0       	breq	.+8      	; 0x203e <DIO_enumSetPinValue+0x3c>
    2036:	8c 81       	ldd	r24, Y+4	; 0x04
    2038:	88 23       	and	r24, r24
    203a:	09 f0       	breq	.+2      	; 0x203e <DIO_enumSetPinValue+0x3c>
    203c:	03 c1       	rjmp	.+518    	; 0x2244 <DIO_enumSetPinValue+0x242>
   {
	   switch (copy_u8PortId)
    203e:	8a 81       	ldd	r24, Y+2	; 0x02
    2040:	28 2f       	mov	r18, r24
    2042:	30 e0       	ldi	r19, 0x00	; 0
    2044:	3e 87       	std	Y+14, r19	; 0x0e
    2046:	2d 87       	std	Y+13, r18	; 0x0d
    2048:	8d 85       	ldd	r24, Y+13	; 0x0d
    204a:	9e 85       	ldd	r25, Y+14	; 0x0e
    204c:	81 30       	cpi	r24, 0x01	; 1
    204e:	91 05       	cpc	r25, r1
    2050:	09 f4       	brne	.+2      	; 0x2054 <DIO_enumSetPinValue+0x52>
    2052:	4f c0       	rjmp	.+158    	; 0x20f2 <DIO_enumSetPinValue+0xf0>
    2054:	2d 85       	ldd	r18, Y+13	; 0x0d
    2056:	3e 85       	ldd	r19, Y+14	; 0x0e
    2058:	22 30       	cpi	r18, 0x02	; 2
    205a:	31 05       	cpc	r19, r1
    205c:	2c f4       	brge	.+10     	; 0x2068 <DIO_enumSetPinValue+0x66>
    205e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2060:	9e 85       	ldd	r25, Y+14	; 0x0e
    2062:	00 97       	sbiw	r24, 0x00	; 0
    2064:	71 f0       	breq	.+28     	; 0x2082 <DIO_enumSetPinValue+0x80>
    2066:	ec c0       	rjmp	.+472    	; 0x2240 <DIO_enumSetPinValue+0x23e>
    2068:	2d 85       	ldd	r18, Y+13	; 0x0d
    206a:	3e 85       	ldd	r19, Y+14	; 0x0e
    206c:	22 30       	cpi	r18, 0x02	; 2
    206e:	31 05       	cpc	r19, r1
    2070:	09 f4       	brne	.+2      	; 0x2074 <DIO_enumSetPinValue+0x72>
    2072:	77 c0       	rjmp	.+238    	; 0x2162 <DIO_enumSetPinValue+0x160>
    2074:	8d 85       	ldd	r24, Y+13	; 0x0d
    2076:	9e 85       	ldd	r25, Y+14	; 0x0e
    2078:	83 30       	cpi	r24, 0x03	; 3
    207a:	91 05       	cpc	r25, r1
    207c:	09 f4       	brne	.+2      	; 0x2080 <DIO_enumSetPinValue+0x7e>
    207e:	a9 c0       	rjmp	.+338    	; 0x21d2 <DIO_enumSetPinValue+0x1d0>
    2080:	df c0       	rjmp	.+446    	; 0x2240 <DIO_enumSetPinValue+0x23e>
	   {
	    case DIO_PORTA :
	    	switch(copy_u8PinValue)
    2082:	8c 81       	ldd	r24, Y+4	; 0x04
    2084:	28 2f       	mov	r18, r24
    2086:	30 e0       	ldi	r19, 0x00	; 0
    2088:	3c 87       	std	Y+12, r19	; 0x0c
    208a:	2b 87       	std	Y+11, r18	; 0x0b
    208c:	8b 85       	ldd	r24, Y+11	; 0x0b
    208e:	9c 85       	ldd	r25, Y+12	; 0x0c
    2090:	00 97       	sbiw	r24, 0x00	; 0
    2092:	d1 f0       	breq	.+52     	; 0x20c8 <DIO_enumSetPinValue+0xc6>
    2094:	2b 85       	ldd	r18, Y+11	; 0x0b
    2096:	3c 85       	ldd	r19, Y+12	; 0x0c
    2098:	21 30       	cpi	r18, 0x01	; 1
    209a:	31 05       	cpc	r19, r1
    209c:	09 f0       	breq	.+2      	; 0x20a0 <DIO_enumSetPinValue+0x9e>
    209e:	d3 c0       	rjmp	.+422    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	{
	    	  case DIO_PIN_HIGH :SET_BIT(PORTA_REG,copy_u8PinId);break;
    20a0:	ab e3       	ldi	r26, 0x3B	; 59
    20a2:	b0 e0       	ldi	r27, 0x00	; 0
    20a4:	eb e3       	ldi	r30, 0x3B	; 59
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	48 2f       	mov	r20, r24
    20ac:	8b 81       	ldd	r24, Y+3	; 0x03
    20ae:	28 2f       	mov	r18, r24
    20b0:	30 e0       	ldi	r19, 0x00	; 0
    20b2:	81 e0       	ldi	r24, 0x01	; 1
    20b4:	90 e0       	ldi	r25, 0x00	; 0
    20b6:	02 2e       	mov	r0, r18
    20b8:	02 c0       	rjmp	.+4      	; 0x20be <DIO_enumSetPinValue+0xbc>
    20ba:	88 0f       	add	r24, r24
    20bc:	99 1f       	adc	r25, r25
    20be:	0a 94       	dec	r0
    20c0:	e2 f7       	brpl	.-8      	; 0x20ba <DIO_enumSetPinValue+0xb8>
    20c2:	84 2b       	or	r24, r20
    20c4:	8c 93       	st	X, r24
    20c6:	bf c0       	rjmp	.+382    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	  case DIO_PIN_LOW  :CLR_BIT(PORTA_REG,copy_u8PinId);break;
    20c8:	ab e3       	ldi	r26, 0x3B	; 59
    20ca:	b0 e0       	ldi	r27, 0x00	; 0
    20cc:	eb e3       	ldi	r30, 0x3B	; 59
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	80 81       	ld	r24, Z
    20d2:	48 2f       	mov	r20, r24
    20d4:	8b 81       	ldd	r24, Y+3	; 0x03
    20d6:	28 2f       	mov	r18, r24
    20d8:	30 e0       	ldi	r19, 0x00	; 0
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	90 e0       	ldi	r25, 0x00	; 0
    20de:	02 2e       	mov	r0, r18
    20e0:	02 c0       	rjmp	.+4      	; 0x20e6 <DIO_enumSetPinValue+0xe4>
    20e2:	88 0f       	add	r24, r24
    20e4:	99 1f       	adc	r25, r25
    20e6:	0a 94       	dec	r0
    20e8:	e2 f7       	brpl	.-8      	; 0x20e2 <DIO_enumSetPinValue+0xe0>
    20ea:	80 95       	com	r24
    20ec:	84 23       	and	r24, r20
    20ee:	8c 93       	st	X, r24
    20f0:	aa c0       	rjmp	.+340    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	}
	    	break;
	    case DIO_PORTB :
	    	switch(copy_u8PinValue)
    20f2:	8c 81       	ldd	r24, Y+4	; 0x04
    20f4:	28 2f       	mov	r18, r24
    20f6:	30 e0       	ldi	r19, 0x00	; 0
    20f8:	3a 87       	std	Y+10, r19	; 0x0a
    20fa:	29 87       	std	Y+9, r18	; 0x09
    20fc:	89 85       	ldd	r24, Y+9	; 0x09
    20fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    2100:	00 97       	sbiw	r24, 0x00	; 0
    2102:	d1 f0       	breq	.+52     	; 0x2138 <DIO_enumSetPinValue+0x136>
    2104:	29 85       	ldd	r18, Y+9	; 0x09
    2106:	3a 85       	ldd	r19, Y+10	; 0x0a
    2108:	21 30       	cpi	r18, 0x01	; 1
    210a:	31 05       	cpc	r19, r1
    210c:	09 f0       	breq	.+2      	; 0x2110 <DIO_enumSetPinValue+0x10e>
    210e:	9b c0       	rjmp	.+310    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	{
	    	   case DIO_PIN_HIGH :SET_BIT(PORTB_REG,copy_u8PinId);break;
    2110:	a8 e3       	ldi	r26, 0x38	; 56
    2112:	b0 e0       	ldi	r27, 0x00	; 0
    2114:	e8 e3       	ldi	r30, 0x38	; 56
    2116:	f0 e0       	ldi	r31, 0x00	; 0
    2118:	80 81       	ld	r24, Z
    211a:	48 2f       	mov	r20, r24
    211c:	8b 81       	ldd	r24, Y+3	; 0x03
    211e:	28 2f       	mov	r18, r24
    2120:	30 e0       	ldi	r19, 0x00	; 0
    2122:	81 e0       	ldi	r24, 0x01	; 1
    2124:	90 e0       	ldi	r25, 0x00	; 0
    2126:	02 2e       	mov	r0, r18
    2128:	02 c0       	rjmp	.+4      	; 0x212e <DIO_enumSetPinValue+0x12c>
    212a:	88 0f       	add	r24, r24
    212c:	99 1f       	adc	r25, r25
    212e:	0a 94       	dec	r0
    2130:	e2 f7       	brpl	.-8      	; 0x212a <DIO_enumSetPinValue+0x128>
    2132:	84 2b       	or	r24, r20
    2134:	8c 93       	st	X, r24
    2136:	87 c0       	rjmp	.+270    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	   case DIO_PIN_LOW  :CLR_BIT(PORTB_REG,copy_u8PinId);break;
    2138:	a8 e3       	ldi	r26, 0x38	; 56
    213a:	b0 e0       	ldi	r27, 0x00	; 0
    213c:	e8 e3       	ldi	r30, 0x38	; 56
    213e:	f0 e0       	ldi	r31, 0x00	; 0
    2140:	80 81       	ld	r24, Z
    2142:	48 2f       	mov	r20, r24
    2144:	8b 81       	ldd	r24, Y+3	; 0x03
    2146:	28 2f       	mov	r18, r24
    2148:	30 e0       	ldi	r19, 0x00	; 0
    214a:	81 e0       	ldi	r24, 0x01	; 1
    214c:	90 e0       	ldi	r25, 0x00	; 0
    214e:	02 2e       	mov	r0, r18
    2150:	02 c0       	rjmp	.+4      	; 0x2156 <DIO_enumSetPinValue+0x154>
    2152:	88 0f       	add	r24, r24
    2154:	99 1f       	adc	r25, r25
    2156:	0a 94       	dec	r0
    2158:	e2 f7       	brpl	.-8      	; 0x2152 <DIO_enumSetPinValue+0x150>
    215a:	80 95       	com	r24
    215c:	84 23       	and	r24, r20
    215e:	8c 93       	st	X, r24
    2160:	72 c0       	rjmp	.+228    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	}
	    	break;
	    case DIO_PORTC :
	    	switch(copy_u8PinValue)
    2162:	8c 81       	ldd	r24, Y+4	; 0x04
    2164:	28 2f       	mov	r18, r24
    2166:	30 e0       	ldi	r19, 0x00	; 0
    2168:	38 87       	std	Y+8, r19	; 0x08
    216a:	2f 83       	std	Y+7, r18	; 0x07
    216c:	8f 81       	ldd	r24, Y+7	; 0x07
    216e:	98 85       	ldd	r25, Y+8	; 0x08
    2170:	00 97       	sbiw	r24, 0x00	; 0
    2172:	d1 f0       	breq	.+52     	; 0x21a8 <DIO_enumSetPinValue+0x1a6>
    2174:	2f 81       	ldd	r18, Y+7	; 0x07
    2176:	38 85       	ldd	r19, Y+8	; 0x08
    2178:	21 30       	cpi	r18, 0x01	; 1
    217a:	31 05       	cpc	r19, r1
    217c:	09 f0       	breq	.+2      	; 0x2180 <DIO_enumSetPinValue+0x17e>
    217e:	63 c0       	rjmp	.+198    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	{
	    	   case DIO_PIN_HIGH :SET_BIT(PORTC_REG,copy_u8PinId);break;
    2180:	a5 e3       	ldi	r26, 0x35	; 53
    2182:	b0 e0       	ldi	r27, 0x00	; 0
    2184:	e5 e3       	ldi	r30, 0x35	; 53
    2186:	f0 e0       	ldi	r31, 0x00	; 0
    2188:	80 81       	ld	r24, Z
    218a:	48 2f       	mov	r20, r24
    218c:	8b 81       	ldd	r24, Y+3	; 0x03
    218e:	28 2f       	mov	r18, r24
    2190:	30 e0       	ldi	r19, 0x00	; 0
    2192:	81 e0       	ldi	r24, 0x01	; 1
    2194:	90 e0       	ldi	r25, 0x00	; 0
    2196:	02 2e       	mov	r0, r18
    2198:	02 c0       	rjmp	.+4      	; 0x219e <DIO_enumSetPinValue+0x19c>
    219a:	88 0f       	add	r24, r24
    219c:	99 1f       	adc	r25, r25
    219e:	0a 94       	dec	r0
    21a0:	e2 f7       	brpl	.-8      	; 0x219a <DIO_enumSetPinValue+0x198>
    21a2:	84 2b       	or	r24, r20
    21a4:	8c 93       	st	X, r24
    21a6:	4f c0       	rjmp	.+158    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	   case DIO_PIN_LOW  :CLR_BIT(PORTC_REG,copy_u8PinId);break;
    21a8:	a5 e3       	ldi	r26, 0x35	; 53
    21aa:	b0 e0       	ldi	r27, 0x00	; 0
    21ac:	e5 e3       	ldi	r30, 0x35	; 53
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	80 81       	ld	r24, Z
    21b2:	48 2f       	mov	r20, r24
    21b4:	8b 81       	ldd	r24, Y+3	; 0x03
    21b6:	28 2f       	mov	r18, r24
    21b8:	30 e0       	ldi	r19, 0x00	; 0
    21ba:	81 e0       	ldi	r24, 0x01	; 1
    21bc:	90 e0       	ldi	r25, 0x00	; 0
    21be:	02 2e       	mov	r0, r18
    21c0:	02 c0       	rjmp	.+4      	; 0x21c6 <DIO_enumSetPinValue+0x1c4>
    21c2:	88 0f       	add	r24, r24
    21c4:	99 1f       	adc	r25, r25
    21c6:	0a 94       	dec	r0
    21c8:	e2 f7       	brpl	.-8      	; 0x21c2 <DIO_enumSetPinValue+0x1c0>
    21ca:	80 95       	com	r24
    21cc:	84 23       	and	r24, r20
    21ce:	8c 93       	st	X, r24
    21d0:	3a c0       	rjmp	.+116    	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	}
	    	break;
	    case DIO_PORTD :
	    	switch(copy_u8PinValue)
    21d2:	8c 81       	ldd	r24, Y+4	; 0x04
    21d4:	28 2f       	mov	r18, r24
    21d6:	30 e0       	ldi	r19, 0x00	; 0
    21d8:	3e 83       	std	Y+6, r19	; 0x06
    21da:	2d 83       	std	Y+5, r18	; 0x05
    21dc:	8d 81       	ldd	r24, Y+5	; 0x05
    21de:	9e 81       	ldd	r25, Y+6	; 0x06
    21e0:	00 97       	sbiw	r24, 0x00	; 0
    21e2:	c9 f0       	breq	.+50     	; 0x2216 <DIO_enumSetPinValue+0x214>
    21e4:	2d 81       	ldd	r18, Y+5	; 0x05
    21e6:	3e 81       	ldd	r19, Y+6	; 0x06
    21e8:	21 30       	cpi	r18, 0x01	; 1
    21ea:	31 05       	cpc	r19, r1
    21ec:	61 f5       	brne	.+88     	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	{
	    	   case DIO_PIN_HIGH :SET_BIT(PORTD_REG,copy_u8PinId);break;
    21ee:	a2 e3       	ldi	r26, 0x32	; 50
    21f0:	b0 e0       	ldi	r27, 0x00	; 0
    21f2:	e2 e3       	ldi	r30, 0x32	; 50
    21f4:	f0 e0       	ldi	r31, 0x00	; 0
    21f6:	80 81       	ld	r24, Z
    21f8:	48 2f       	mov	r20, r24
    21fa:	8b 81       	ldd	r24, Y+3	; 0x03
    21fc:	28 2f       	mov	r18, r24
    21fe:	30 e0       	ldi	r19, 0x00	; 0
    2200:	81 e0       	ldi	r24, 0x01	; 1
    2202:	90 e0       	ldi	r25, 0x00	; 0
    2204:	02 2e       	mov	r0, r18
    2206:	02 c0       	rjmp	.+4      	; 0x220c <DIO_enumSetPinValue+0x20a>
    2208:	88 0f       	add	r24, r24
    220a:	99 1f       	adc	r25, r25
    220c:	0a 94       	dec	r0
    220e:	e2 f7       	brpl	.-8      	; 0x2208 <DIO_enumSetPinValue+0x206>
    2210:	84 2b       	or	r24, r20
    2212:	8c 93       	st	X, r24
    2214:	18 c0       	rjmp	.+48     	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	   case DIO_PIN_LOW  :CLR_BIT(PORTD_REG,copy_u8PinId);break;
    2216:	a2 e3       	ldi	r26, 0x32	; 50
    2218:	b0 e0       	ldi	r27, 0x00	; 0
    221a:	e2 e3       	ldi	r30, 0x32	; 50
    221c:	f0 e0       	ldi	r31, 0x00	; 0
    221e:	80 81       	ld	r24, Z
    2220:	48 2f       	mov	r20, r24
    2222:	8b 81       	ldd	r24, Y+3	; 0x03
    2224:	28 2f       	mov	r18, r24
    2226:	30 e0       	ldi	r19, 0x00	; 0
    2228:	81 e0       	ldi	r24, 0x01	; 1
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	02 2e       	mov	r0, r18
    222e:	02 c0       	rjmp	.+4      	; 0x2234 <DIO_enumSetPinValue+0x232>
    2230:	88 0f       	add	r24, r24
    2232:	99 1f       	adc	r25, r25
    2234:	0a 94       	dec	r0
    2236:	e2 f7       	brpl	.-8      	; 0x2230 <DIO_enumSetPinValue+0x22e>
    2238:	80 95       	com	r24
    223a:	84 23       	and	r24, r20
    223c:	8c 93       	st	X, r24
    223e:	03 c0       	rjmp	.+6      	; 0x2246 <DIO_enumSetPinValue+0x244>
	    	}
	       break;
	   default :  LOC_enumstate=DIO_NOK;
    2240:	19 82       	std	Y+1, r1	; 0x01
    2242:	01 c0       	rjmp	.+2      	; 0x2246 <DIO_enumSetPinValue+0x244>
	       break;
	  }
    }
    else
    {
	     LOC_enumstate=DIO_NOK;
    2244:	19 82       	std	Y+1, r1	; 0x01
    }
   return LOC_enumstate;
    2246:	89 81       	ldd	r24, Y+1	; 0x01
}
    2248:	2e 96       	adiw	r28, 0x0e	; 14
    224a:	0f b6       	in	r0, 0x3f	; 63
    224c:	f8 94       	cli
    224e:	de bf       	out	0x3e, r29	; 62
    2250:	0f be       	out	0x3f, r0	; 63
    2252:	cd bf       	out	0x3d, r28	; 61
    2254:	cf 91       	pop	r28
    2256:	df 91       	pop	r29
    2258:	08 95       	ret

0000225a <DIO_enumGetPinValue>:
  	  =>Copy_u8PortId --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>Copy_u8PinId  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
  	  =>*copy_u8PinValue --> pointer to recieve the pin value
 */
DIO_Errorstatus DIO_enumGetPinValue      (u8 copy_u8PortId , u8 copy_u8PinId , u8 *copy_u8PinValue)
{
    225a:	df 93       	push	r29
    225c:	cf 93       	push	r28
    225e:	cd b7       	in	r28, 0x3d	; 61
    2260:	de b7       	in	r29, 0x3e	; 62
    2262:	27 97       	sbiw	r28, 0x07	; 7
    2264:	0f b6       	in	r0, 0x3f	; 63
    2266:	f8 94       	cli
    2268:	de bf       	out	0x3e, r29	; 62
    226a:	0f be       	out	0x3f, r0	; 63
    226c:	cd bf       	out	0x3d, r28	; 61
    226e:	8a 83       	std	Y+2, r24	; 0x02
    2270:	6b 83       	std	Y+3, r22	; 0x03
    2272:	5d 83       	std	Y+5, r21	; 0x05
    2274:	4c 83       	std	Y+4, r20	; 0x04
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    2276:	81 e0       	ldi	r24, 0x01	; 1
    2278:	89 83       	std	Y+1, r24	; 0x01
	if((copy_u8PortId<=DIO_PORTD)&&(copy_u8PinId<=DIO_PIN7))
    227a:	8a 81       	ldd	r24, Y+2	; 0x02
    227c:	84 30       	cpi	r24, 0x04	; 4
    227e:	08 f0       	brcs	.+2      	; 0x2282 <DIO_enumGetPinValue+0x28>
    2280:	77 c0       	rjmp	.+238    	; 0x2370 <DIO_enumGetPinValue+0x116>
    2282:	8b 81       	ldd	r24, Y+3	; 0x03
    2284:	88 30       	cpi	r24, 0x08	; 8
    2286:	08 f0       	brcs	.+2      	; 0x228a <DIO_enumGetPinValue+0x30>
    2288:	73 c0       	rjmp	.+230    	; 0x2370 <DIO_enumGetPinValue+0x116>
	{
		switch (copy_u8PortId)
    228a:	8a 81       	ldd	r24, Y+2	; 0x02
    228c:	28 2f       	mov	r18, r24
    228e:	30 e0       	ldi	r19, 0x00	; 0
    2290:	3f 83       	std	Y+7, r19	; 0x07
    2292:	2e 83       	std	Y+6, r18	; 0x06
    2294:	4e 81       	ldd	r20, Y+6	; 0x06
    2296:	5f 81       	ldd	r21, Y+7	; 0x07
    2298:	41 30       	cpi	r20, 0x01	; 1
    229a:	51 05       	cpc	r21, r1
    229c:	59 f1       	breq	.+86     	; 0x22f4 <DIO_enumGetPinValue+0x9a>
    229e:	8e 81       	ldd	r24, Y+6	; 0x06
    22a0:	9f 81       	ldd	r25, Y+7	; 0x07
    22a2:	82 30       	cpi	r24, 0x02	; 2
    22a4:	91 05       	cpc	r25, r1
    22a6:	34 f4       	brge	.+12     	; 0x22b4 <DIO_enumGetPinValue+0x5a>
    22a8:	2e 81       	ldd	r18, Y+6	; 0x06
    22aa:	3f 81       	ldd	r19, Y+7	; 0x07
    22ac:	21 15       	cp	r18, r1
    22ae:	31 05       	cpc	r19, r1
    22b0:	69 f0       	breq	.+26     	; 0x22cc <DIO_enumGetPinValue+0x72>
    22b2:	5c c0       	rjmp	.+184    	; 0x236c <DIO_enumGetPinValue+0x112>
    22b4:	4e 81       	ldd	r20, Y+6	; 0x06
    22b6:	5f 81       	ldd	r21, Y+7	; 0x07
    22b8:	42 30       	cpi	r20, 0x02	; 2
    22ba:	51 05       	cpc	r21, r1
    22bc:	79 f1       	breq	.+94     	; 0x231c <DIO_enumGetPinValue+0xc2>
    22be:	8e 81       	ldd	r24, Y+6	; 0x06
    22c0:	9f 81       	ldd	r25, Y+7	; 0x07
    22c2:	83 30       	cpi	r24, 0x03	; 3
    22c4:	91 05       	cpc	r25, r1
    22c6:	09 f4       	brne	.+2      	; 0x22ca <DIO_enumGetPinValue+0x70>
    22c8:	3d c0       	rjmp	.+122    	; 0x2344 <DIO_enumGetPinValue+0xea>
    22ca:	50 c0       	rjmp	.+160    	; 0x236c <DIO_enumGetPinValue+0x112>
		{
	  	    case DIO_PORTA : *copy_u8PinValue = GET_BIT (PINA_REG,copy_u8PinId);break;
    22cc:	e9 e3       	ldi	r30, 0x39	; 57
    22ce:	f0 e0       	ldi	r31, 0x00	; 0
    22d0:	80 81       	ld	r24, Z
    22d2:	28 2f       	mov	r18, r24
    22d4:	30 e0       	ldi	r19, 0x00	; 0
    22d6:	8b 81       	ldd	r24, Y+3	; 0x03
    22d8:	88 2f       	mov	r24, r24
    22da:	90 e0       	ldi	r25, 0x00	; 0
    22dc:	a9 01       	movw	r20, r18
    22de:	02 c0       	rjmp	.+4      	; 0x22e4 <DIO_enumGetPinValue+0x8a>
    22e0:	55 95       	asr	r21
    22e2:	47 95       	ror	r20
    22e4:	8a 95       	dec	r24
    22e6:	e2 f7       	brpl	.-8      	; 0x22e0 <DIO_enumGetPinValue+0x86>
    22e8:	ca 01       	movw	r24, r20
    22ea:	81 70       	andi	r24, 0x01	; 1
    22ec:	ec 81       	ldd	r30, Y+4	; 0x04
    22ee:	fd 81       	ldd	r31, Y+5	; 0x05
    22f0:	80 83       	st	Z, r24
    22f2:	3f c0       	rjmp	.+126    	; 0x2372 <DIO_enumGetPinValue+0x118>
	  	    case DIO_PORTB : *copy_u8PinValue = GET_BIT (PINB_REG,copy_u8PinId);break;
    22f4:	e6 e3       	ldi	r30, 0x36	; 54
    22f6:	f0 e0       	ldi	r31, 0x00	; 0
    22f8:	80 81       	ld	r24, Z
    22fa:	28 2f       	mov	r18, r24
    22fc:	30 e0       	ldi	r19, 0x00	; 0
    22fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2300:	88 2f       	mov	r24, r24
    2302:	90 e0       	ldi	r25, 0x00	; 0
    2304:	a9 01       	movw	r20, r18
    2306:	02 c0       	rjmp	.+4      	; 0x230c <DIO_enumGetPinValue+0xb2>
    2308:	55 95       	asr	r21
    230a:	47 95       	ror	r20
    230c:	8a 95       	dec	r24
    230e:	e2 f7       	brpl	.-8      	; 0x2308 <DIO_enumGetPinValue+0xae>
    2310:	ca 01       	movw	r24, r20
    2312:	81 70       	andi	r24, 0x01	; 1
    2314:	ec 81       	ldd	r30, Y+4	; 0x04
    2316:	fd 81       	ldd	r31, Y+5	; 0x05
    2318:	80 83       	st	Z, r24
    231a:	2b c0       	rjmp	.+86     	; 0x2372 <DIO_enumGetPinValue+0x118>
			case DIO_PORTC : *copy_u8PinValue = GET_BIT (PINC_REG,copy_u8PinId);break;
    231c:	e3 e3       	ldi	r30, 0x33	; 51
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	28 2f       	mov	r18, r24
    2324:	30 e0       	ldi	r19, 0x00	; 0
    2326:	8b 81       	ldd	r24, Y+3	; 0x03
    2328:	88 2f       	mov	r24, r24
    232a:	90 e0       	ldi	r25, 0x00	; 0
    232c:	a9 01       	movw	r20, r18
    232e:	02 c0       	rjmp	.+4      	; 0x2334 <DIO_enumGetPinValue+0xda>
    2330:	55 95       	asr	r21
    2332:	47 95       	ror	r20
    2334:	8a 95       	dec	r24
    2336:	e2 f7       	brpl	.-8      	; 0x2330 <DIO_enumGetPinValue+0xd6>
    2338:	ca 01       	movw	r24, r20
    233a:	81 70       	andi	r24, 0x01	; 1
    233c:	ec 81       	ldd	r30, Y+4	; 0x04
    233e:	fd 81       	ldd	r31, Y+5	; 0x05
    2340:	80 83       	st	Z, r24
    2342:	17 c0       	rjmp	.+46     	; 0x2372 <DIO_enumGetPinValue+0x118>
	  	    case DIO_PORTD : *copy_u8PinValue = GET_BIT (PIND_REG,copy_u8PinId);break;
    2344:	e0 e3       	ldi	r30, 0x30	; 48
    2346:	f0 e0       	ldi	r31, 0x00	; 0
    2348:	80 81       	ld	r24, Z
    234a:	28 2f       	mov	r18, r24
    234c:	30 e0       	ldi	r19, 0x00	; 0
    234e:	8b 81       	ldd	r24, Y+3	; 0x03
    2350:	88 2f       	mov	r24, r24
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	a9 01       	movw	r20, r18
    2356:	02 c0       	rjmp	.+4      	; 0x235c <DIO_enumGetPinValue+0x102>
    2358:	55 95       	asr	r21
    235a:	47 95       	ror	r20
    235c:	8a 95       	dec	r24
    235e:	e2 f7       	brpl	.-8      	; 0x2358 <DIO_enumGetPinValue+0xfe>
    2360:	ca 01       	movw	r24, r20
    2362:	81 70       	andi	r24, 0x01	; 1
    2364:	ec 81       	ldd	r30, Y+4	; 0x04
    2366:	fd 81       	ldd	r31, Y+5	; 0x05
    2368:	80 83       	st	Z, r24
    236a:	03 c0       	rjmp	.+6      	; 0x2372 <DIO_enumGetPinValue+0x118>
	  	    default        : LOC_enumstate=DIO_NOK;                             break;
    236c:	19 82       	std	Y+1, r1	; 0x01
    236e:	01 c0       	rjmp	.+2      	; 0x2372 <DIO_enumGetPinValue+0x118>
		}
	}
	else
	{
		LOC_enumstate=DIO_NOK;
    2370:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumstate;
    2372:	89 81       	ldd	r24, Y+1	; 0x01

}
    2374:	27 96       	adiw	r28, 0x07	; 7
    2376:	0f b6       	in	r0, 0x3f	; 63
    2378:	f8 94       	cli
    237a:	de bf       	out	0x3e, r29	; 62
    237c:	0f be       	out	0x3f, r0	; 63
    237e:	cd bf       	out	0x3d, r28	; 61
    2380:	cf 91       	pop	r28
    2382:	df 91       	pop	r29
    2384:	08 95       	ret

00002386 <DIO_enumTogglePinValue>:
  	  =>Copy_u8PortId --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>Copy_u8PinId  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]

 */
DIO_Errorstatus DIO_enumTogglePinValue   (u8 copy_u8PortId , u8 copy_u8PinId )
{
    2386:	df 93       	push	r29
    2388:	cf 93       	push	r28
    238a:	00 d0       	rcall	.+0      	; 0x238c <DIO_enumTogglePinValue+0x6>
    238c:	00 d0       	rcall	.+0      	; 0x238e <DIO_enumTogglePinValue+0x8>
    238e:	0f 92       	push	r0
    2390:	cd b7       	in	r28, 0x3d	; 61
    2392:	de b7       	in	r29, 0x3e	; 62
    2394:	8a 83       	std	Y+2, r24	; 0x02
    2396:	6b 83       	std	Y+3, r22	; 0x03
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    2398:	81 e0       	ldi	r24, 0x01	; 1
    239a:	89 83       	std	Y+1, r24	; 0x01
	if(copy_u8PinId<=DIO_PIN7)
    239c:	8b 81       	ldd	r24, Y+3	; 0x03
    239e:	88 30       	cpi	r24, 0x08	; 8
    23a0:	08 f0       	brcs	.+2      	; 0x23a4 <DIO_enumTogglePinValue+0x1e>
    23a2:	71 c0       	rjmp	.+226    	; 0x2486 <DIO_enumTogglePinValue+0x100>
	{
		switch(copy_u8PortId)
    23a4:	8a 81       	ldd	r24, Y+2	; 0x02
    23a6:	28 2f       	mov	r18, r24
    23a8:	30 e0       	ldi	r19, 0x00	; 0
    23aa:	3d 83       	std	Y+5, r19	; 0x05
    23ac:	2c 83       	std	Y+4, r18	; 0x04
    23ae:	8c 81       	ldd	r24, Y+4	; 0x04
    23b0:	9d 81       	ldd	r25, Y+5	; 0x05
    23b2:	81 30       	cpi	r24, 0x01	; 1
    23b4:	91 05       	cpc	r25, r1
    23b6:	49 f1       	breq	.+82     	; 0x240a <DIO_enumTogglePinValue+0x84>
    23b8:	2c 81       	ldd	r18, Y+4	; 0x04
    23ba:	3d 81       	ldd	r19, Y+5	; 0x05
    23bc:	22 30       	cpi	r18, 0x02	; 2
    23be:	31 05       	cpc	r19, r1
    23c0:	2c f4       	brge	.+10     	; 0x23cc <DIO_enumTogglePinValue+0x46>
    23c2:	8c 81       	ldd	r24, Y+4	; 0x04
    23c4:	9d 81       	ldd	r25, Y+5	; 0x05
    23c6:	00 97       	sbiw	r24, 0x00	; 0
    23c8:	61 f0       	breq	.+24     	; 0x23e2 <DIO_enumTogglePinValue+0x5c>
    23ca:	5b c0       	rjmp	.+182    	; 0x2482 <DIO_enumTogglePinValue+0xfc>
    23cc:	2c 81       	ldd	r18, Y+4	; 0x04
    23ce:	3d 81       	ldd	r19, Y+5	; 0x05
    23d0:	22 30       	cpi	r18, 0x02	; 2
    23d2:	31 05       	cpc	r19, r1
    23d4:	71 f1       	breq	.+92     	; 0x2432 <DIO_enumTogglePinValue+0xac>
    23d6:	8c 81       	ldd	r24, Y+4	; 0x04
    23d8:	9d 81       	ldd	r25, Y+5	; 0x05
    23da:	83 30       	cpi	r24, 0x03	; 3
    23dc:	91 05       	cpc	r25, r1
    23de:	e9 f1       	breq	.+122    	; 0x245a <DIO_enumTogglePinValue+0xd4>
    23e0:	50 c0       	rjmp	.+160    	; 0x2482 <DIO_enumTogglePinValue+0xfc>
		{
		     case DIO_PORTA : TOG_BIT (PORTA_REG,copy_u8PinId);break;
    23e2:	ab e3       	ldi	r26, 0x3B	; 59
    23e4:	b0 e0       	ldi	r27, 0x00	; 0
    23e6:	eb e3       	ldi	r30, 0x3B	; 59
    23e8:	f0 e0       	ldi	r31, 0x00	; 0
    23ea:	80 81       	ld	r24, Z
    23ec:	48 2f       	mov	r20, r24
    23ee:	8b 81       	ldd	r24, Y+3	; 0x03
    23f0:	28 2f       	mov	r18, r24
    23f2:	30 e0       	ldi	r19, 0x00	; 0
    23f4:	81 e0       	ldi	r24, 0x01	; 1
    23f6:	90 e0       	ldi	r25, 0x00	; 0
    23f8:	02 2e       	mov	r0, r18
    23fa:	02 c0       	rjmp	.+4      	; 0x2400 <DIO_enumTogglePinValue+0x7a>
    23fc:	88 0f       	add	r24, r24
    23fe:	99 1f       	adc	r25, r25
    2400:	0a 94       	dec	r0
    2402:	e2 f7       	brpl	.-8      	; 0x23fc <DIO_enumTogglePinValue+0x76>
    2404:	84 27       	eor	r24, r20
    2406:	8c 93       	st	X, r24
    2408:	3f c0       	rjmp	.+126    	; 0x2488 <DIO_enumTogglePinValue+0x102>
			 case DIO_PORTB : TOG_BIT (PORTB_REG,copy_u8PinId);break;
    240a:	a8 e3       	ldi	r26, 0x38	; 56
    240c:	b0 e0       	ldi	r27, 0x00	; 0
    240e:	e8 e3       	ldi	r30, 0x38	; 56
    2410:	f0 e0       	ldi	r31, 0x00	; 0
    2412:	80 81       	ld	r24, Z
    2414:	48 2f       	mov	r20, r24
    2416:	8b 81       	ldd	r24, Y+3	; 0x03
    2418:	28 2f       	mov	r18, r24
    241a:	30 e0       	ldi	r19, 0x00	; 0
    241c:	81 e0       	ldi	r24, 0x01	; 1
    241e:	90 e0       	ldi	r25, 0x00	; 0
    2420:	02 2e       	mov	r0, r18
    2422:	02 c0       	rjmp	.+4      	; 0x2428 <DIO_enumTogglePinValue+0xa2>
    2424:	88 0f       	add	r24, r24
    2426:	99 1f       	adc	r25, r25
    2428:	0a 94       	dec	r0
    242a:	e2 f7       	brpl	.-8      	; 0x2424 <DIO_enumTogglePinValue+0x9e>
    242c:	84 27       	eor	r24, r20
    242e:	8c 93       	st	X, r24
    2430:	2b c0       	rjmp	.+86     	; 0x2488 <DIO_enumTogglePinValue+0x102>
			 case DIO_PORTC : TOG_BIT (PORTC_REG,copy_u8PinId);break;
    2432:	a5 e3       	ldi	r26, 0x35	; 53
    2434:	b0 e0       	ldi	r27, 0x00	; 0
    2436:	e5 e3       	ldi	r30, 0x35	; 53
    2438:	f0 e0       	ldi	r31, 0x00	; 0
    243a:	80 81       	ld	r24, Z
    243c:	48 2f       	mov	r20, r24
    243e:	8b 81       	ldd	r24, Y+3	; 0x03
    2440:	28 2f       	mov	r18, r24
    2442:	30 e0       	ldi	r19, 0x00	; 0
    2444:	81 e0       	ldi	r24, 0x01	; 1
    2446:	90 e0       	ldi	r25, 0x00	; 0
    2448:	02 2e       	mov	r0, r18
    244a:	02 c0       	rjmp	.+4      	; 0x2450 <DIO_enumTogglePinValue+0xca>
    244c:	88 0f       	add	r24, r24
    244e:	99 1f       	adc	r25, r25
    2450:	0a 94       	dec	r0
    2452:	e2 f7       	brpl	.-8      	; 0x244c <DIO_enumTogglePinValue+0xc6>
    2454:	84 27       	eor	r24, r20
    2456:	8c 93       	st	X, r24
    2458:	17 c0       	rjmp	.+46     	; 0x2488 <DIO_enumTogglePinValue+0x102>
			 case DIO_PORTD : TOG_BIT (PORTD_REG,copy_u8PinId);break;
    245a:	a2 e3       	ldi	r26, 0x32	; 50
    245c:	b0 e0       	ldi	r27, 0x00	; 0
    245e:	e2 e3       	ldi	r30, 0x32	; 50
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	80 81       	ld	r24, Z
    2464:	48 2f       	mov	r20, r24
    2466:	8b 81       	ldd	r24, Y+3	; 0x03
    2468:	28 2f       	mov	r18, r24
    246a:	30 e0       	ldi	r19, 0x00	; 0
    246c:	81 e0       	ldi	r24, 0x01	; 1
    246e:	90 e0       	ldi	r25, 0x00	; 0
    2470:	02 2e       	mov	r0, r18
    2472:	02 c0       	rjmp	.+4      	; 0x2478 <DIO_enumTogglePinValue+0xf2>
    2474:	88 0f       	add	r24, r24
    2476:	99 1f       	adc	r25, r25
    2478:	0a 94       	dec	r0
    247a:	e2 f7       	brpl	.-8      	; 0x2474 <DIO_enumTogglePinValue+0xee>
    247c:	84 27       	eor	r24, r20
    247e:	8c 93       	st	X, r24
    2480:	03 c0       	rjmp	.+6      	; 0x2488 <DIO_enumTogglePinValue+0x102>
			 default        : LOC_enumstate=DIO_NOK;           break;
    2482:	19 82       	std	Y+1, r1	; 0x01
    2484:	01 c0       	rjmp	.+2      	; 0x2488 <DIO_enumTogglePinValue+0x102>
		}
	}
	else
	{
		LOC_enumstate=DIO_NOK;
    2486:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumstate;
    2488:	89 81       	ldd	r24, Y+1	; 0x01
}
    248a:	0f 90       	pop	r0
    248c:	0f 90       	pop	r0
    248e:	0f 90       	pop	r0
    2490:	0f 90       	pop	r0
    2492:	0f 90       	pop	r0
    2494:	cf 91       	pop	r28
    2496:	df 91       	pop	r29
    2498:	08 95       	ret

0000249a <DIO_enumSetPortDirection>:
  	  =>Copy_u8PortID --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>Copy_u8PortDirection --> Port Direction [ DIO_Port_OUTPUT , DIO_Port_INPUT ]

 */
DIO_Errorstatus DIO_enumSetPortDirection  (u8 copy_u8PortId , u8 copy_u8PortDirection)
{
    249a:	df 93       	push	r29
    249c:	cf 93       	push	r28
    249e:	cd b7       	in	r28, 0x3d	; 61
    24a0:	de b7       	in	r29, 0x3e	; 62
    24a2:	2d 97       	sbiw	r28, 0x0d	; 13
    24a4:	0f b6       	in	r0, 0x3f	; 63
    24a6:	f8 94       	cli
    24a8:	de bf       	out	0x3e, r29	; 62
    24aa:	0f be       	out	0x3f, r0	; 63
    24ac:	cd bf       	out	0x3d, r28	; 61
    24ae:	8a 83       	std	Y+2, r24	; 0x02
    24b0:	6b 83       	std	Y+3, r22	; 0x03
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    24b2:	81 e0       	ldi	r24, 0x01	; 1
    24b4:	89 83       	std	Y+1, r24	; 0x01
	if((copy_u8PortId <= DIO_PORTD)&&((copy_u8PortDirection == DIO_PORT_OUTPUT) || (copy_u8PortDirection == DIO_PORT_INPUT)))
    24b6:	8a 81       	ldd	r24, Y+2	; 0x02
    24b8:	84 30       	cpi	r24, 0x04	; 4
    24ba:	08 f0       	brcs	.+2      	; 0x24be <DIO_enumSetPortDirection+0x24>
    24bc:	89 c0       	rjmp	.+274    	; 0x25d0 <DIO_enumSetPortDirection+0x136>
    24be:	8b 81       	ldd	r24, Y+3	; 0x03
    24c0:	8f 3f       	cpi	r24, 0xFF	; 255
    24c2:	21 f0       	breq	.+8      	; 0x24cc <DIO_enumSetPortDirection+0x32>
    24c4:	8b 81       	ldd	r24, Y+3	; 0x03
    24c6:	88 23       	and	r24, r24
    24c8:	09 f0       	breq	.+2      	; 0x24cc <DIO_enumSetPortDirection+0x32>
    24ca:	82 c0       	rjmp	.+260    	; 0x25d0 <DIO_enumSetPortDirection+0x136>
	{
		switch(copy_u8PortId)
    24cc:	8a 81       	ldd	r24, Y+2	; 0x02
    24ce:	28 2f       	mov	r18, r24
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	3d 87       	std	Y+13, r19	; 0x0d
    24d4:	2c 87       	std	Y+12, r18	; 0x0c
    24d6:	8c 85       	ldd	r24, Y+12	; 0x0c
    24d8:	9d 85       	ldd	r25, Y+13	; 0x0d
    24da:	81 30       	cpi	r24, 0x01	; 1
    24dc:	91 05       	cpc	r25, r1
    24de:	71 f1       	breq	.+92     	; 0x253c <DIO_enumSetPortDirection+0xa2>
    24e0:	2c 85       	ldd	r18, Y+12	; 0x0c
    24e2:	3d 85       	ldd	r19, Y+13	; 0x0d
    24e4:	22 30       	cpi	r18, 0x02	; 2
    24e6:	31 05       	cpc	r19, r1
    24e8:	2c f4       	brge	.+10     	; 0x24f4 <DIO_enumSetPortDirection+0x5a>
    24ea:	8c 85       	ldd	r24, Y+12	; 0x0c
    24ec:	9d 85       	ldd	r25, Y+13	; 0x0d
    24ee:	00 97       	sbiw	r24, 0x00	; 0
    24f0:	69 f0       	breq	.+26     	; 0x250c <DIO_enumSetPortDirection+0x72>
    24f2:	6c c0       	rjmp	.+216    	; 0x25cc <DIO_enumSetPortDirection+0x132>
    24f4:	2c 85       	ldd	r18, Y+12	; 0x0c
    24f6:	3d 85       	ldd	r19, Y+13	; 0x0d
    24f8:	22 30       	cpi	r18, 0x02	; 2
    24fa:	31 05       	cpc	r19, r1
    24fc:	b9 f1       	breq	.+110    	; 0x256c <DIO_enumSetPortDirection+0xd2>
    24fe:	8c 85       	ldd	r24, Y+12	; 0x0c
    2500:	9d 85       	ldd	r25, Y+13	; 0x0d
    2502:	83 30       	cpi	r24, 0x03	; 3
    2504:	91 05       	cpc	r25, r1
    2506:	09 f4       	brne	.+2      	; 0x250a <DIO_enumSetPortDirection+0x70>
    2508:	49 c0       	rjmp	.+146    	; 0x259c <DIO_enumSetPortDirection+0x102>
    250a:	60 c0       	rjmp	.+192    	; 0x25cc <DIO_enumSetPortDirection+0x132>
		{
		  case DIO_PORTA :
			  switch(copy_u8PortDirection)
    250c:	8b 81       	ldd	r24, Y+3	; 0x03
    250e:	28 2f       	mov	r18, r24
    2510:	30 e0       	ldi	r19, 0x00	; 0
    2512:	3b 87       	std	Y+11, r19	; 0x0b
    2514:	2a 87       	std	Y+10, r18	; 0x0a
    2516:	8a 85       	ldd	r24, Y+10	; 0x0a
    2518:	9b 85       	ldd	r25, Y+11	; 0x0b
    251a:	00 97       	sbiw	r24, 0x00	; 0
    251c:	31 f0       	breq	.+12     	; 0x252a <DIO_enumSetPortDirection+0x90>
    251e:	2a 85       	ldd	r18, Y+10	; 0x0a
    2520:	3b 85       	ldd	r19, Y+11	; 0x0b
    2522:	2f 3f       	cpi	r18, 0xFF	; 255
    2524:	31 05       	cpc	r19, r1
    2526:	29 f0       	breq	.+10     	; 0x2532 <DIO_enumSetPortDirection+0x98>
    2528:	54 c0       	rjmp	.+168    	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  {
			    case DIO_PORT_INPUT  : DDRA_REG = 0x00; break;
    252a:	ea e3       	ldi	r30, 0x3A	; 58
    252c:	f0 e0       	ldi	r31, 0x00	; 0
    252e:	10 82       	st	Z, r1
    2530:	50 c0       	rjmp	.+160    	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			    case DIO_PORT_OUTPUT : DDRA_REG = 0xFF; break;
    2532:	ea e3       	ldi	r30, 0x3A	; 58
    2534:	f0 e0       	ldi	r31, 0x00	; 0
    2536:	8f ef       	ldi	r24, 0xFF	; 255
    2538:	80 83       	st	Z, r24
    253a:	4b c0       	rjmp	.+150    	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  } break;
		  case DIO_PORTB :
			  switch(copy_u8PortDirection)
    253c:	8b 81       	ldd	r24, Y+3	; 0x03
    253e:	28 2f       	mov	r18, r24
    2540:	30 e0       	ldi	r19, 0x00	; 0
    2542:	39 87       	std	Y+9, r19	; 0x09
    2544:	28 87       	std	Y+8, r18	; 0x08
    2546:	88 85       	ldd	r24, Y+8	; 0x08
    2548:	99 85       	ldd	r25, Y+9	; 0x09
    254a:	00 97       	sbiw	r24, 0x00	; 0
    254c:	31 f0       	breq	.+12     	; 0x255a <DIO_enumSetPortDirection+0xc0>
    254e:	28 85       	ldd	r18, Y+8	; 0x08
    2550:	39 85       	ldd	r19, Y+9	; 0x09
    2552:	2f 3f       	cpi	r18, 0xFF	; 255
    2554:	31 05       	cpc	r19, r1
    2556:	29 f0       	breq	.+10     	; 0x2562 <DIO_enumSetPortDirection+0xc8>
    2558:	3c c0       	rjmp	.+120    	; 0x25d2 <DIO_enumSetPortDirection+0x138>
		      {
		       case DIO_PORT_INPUT  : DDRB_REG = 0x00; break;
    255a:	e7 e3       	ldi	r30, 0x37	; 55
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	10 82       	st	Z, r1
    2560:	38 c0       	rjmp	.+112    	; 0x25d2 <DIO_enumSetPortDirection+0x138>
		       case DIO_PORT_OUTPUT : DDRB_REG = 0xFF; break;
    2562:	e7 e3       	ldi	r30, 0x37	; 55
    2564:	f0 e0       	ldi	r31, 0x00	; 0
    2566:	8f ef       	ldi	r24, 0xFF	; 255
    2568:	80 83       	st	Z, r24
    256a:	33 c0       	rjmp	.+102    	; 0x25d2 <DIO_enumSetPortDirection+0x138>
		      } break;
		  case DIO_PORTC :
			  switch(copy_u8PortDirection)
    256c:	8b 81       	ldd	r24, Y+3	; 0x03
    256e:	28 2f       	mov	r18, r24
    2570:	30 e0       	ldi	r19, 0x00	; 0
    2572:	3f 83       	std	Y+7, r19	; 0x07
    2574:	2e 83       	std	Y+6, r18	; 0x06
    2576:	8e 81       	ldd	r24, Y+6	; 0x06
    2578:	9f 81       	ldd	r25, Y+7	; 0x07
    257a:	00 97       	sbiw	r24, 0x00	; 0
    257c:	31 f0       	breq	.+12     	; 0x258a <DIO_enumSetPortDirection+0xf0>
    257e:	2e 81       	ldd	r18, Y+6	; 0x06
    2580:	3f 81       	ldd	r19, Y+7	; 0x07
    2582:	2f 3f       	cpi	r18, 0xFF	; 255
    2584:	31 05       	cpc	r19, r1
    2586:	29 f0       	breq	.+10     	; 0x2592 <DIO_enumSetPortDirection+0xf8>
    2588:	24 c0       	rjmp	.+72     	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  {
			  	case DIO_PORT_INPUT  : DDRC_REG = 0x00; break;
    258a:	e4 e3       	ldi	r30, 0x34	; 52
    258c:	f0 e0       	ldi	r31, 0x00	; 0
    258e:	10 82       	st	Z, r1
    2590:	20 c0       	rjmp	.+64     	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  	case DIO_PORT_OUTPUT : DDRC_REG = 0xFF; break;
    2592:	e4 e3       	ldi	r30, 0x34	; 52
    2594:	f0 e0       	ldi	r31, 0x00	; 0
    2596:	8f ef       	ldi	r24, 0xFF	; 255
    2598:	80 83       	st	Z, r24
    259a:	1b c0       	rjmp	.+54     	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  } break;
		  case DIO_PORTD :
			  switch(copy_u8PortDirection)
    259c:	8b 81       	ldd	r24, Y+3	; 0x03
    259e:	28 2f       	mov	r18, r24
    25a0:	30 e0       	ldi	r19, 0x00	; 0
    25a2:	3d 83       	std	Y+5, r19	; 0x05
    25a4:	2c 83       	std	Y+4, r18	; 0x04
    25a6:	8c 81       	ldd	r24, Y+4	; 0x04
    25a8:	9d 81       	ldd	r25, Y+5	; 0x05
    25aa:	00 97       	sbiw	r24, 0x00	; 0
    25ac:	31 f0       	breq	.+12     	; 0x25ba <DIO_enumSetPortDirection+0x120>
    25ae:	2c 81       	ldd	r18, Y+4	; 0x04
    25b0:	3d 81       	ldd	r19, Y+5	; 0x05
    25b2:	2f 3f       	cpi	r18, 0xFF	; 255
    25b4:	31 05       	cpc	r19, r1
    25b6:	29 f0       	breq	.+10     	; 0x25c2 <DIO_enumSetPortDirection+0x128>
    25b8:	0c c0       	rjmp	.+24     	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  {
			  	 case DIO_PORT_INPUT  : DDRD_REG = 0x00; break;
    25ba:	e1 e3       	ldi	r30, 0x31	; 49
    25bc:	f0 e0       	ldi	r31, 0x00	; 0
    25be:	10 82       	st	Z, r1
    25c0:	08 c0       	rjmp	.+16     	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  	 case DIO_PORT_OUTPUT : DDRD_REG = 0xFF; break;
    25c2:	e1 e3       	ldi	r30, 0x31	; 49
    25c4:	f0 e0       	ldi	r31, 0x00	; 0
    25c6:	8f ef       	ldi	r24, 0xFF	; 255
    25c8:	80 83       	st	Z, r24
    25ca:	03 c0       	rjmp	.+6      	; 0x25d2 <DIO_enumSetPortDirection+0x138>
			  } break;
		  default        : LOC_enumstate=DIO_NOK;           break;
    25cc:	19 82       	std	Y+1, r1	; 0x01
    25ce:	01 c0       	rjmp	.+2      	; 0x25d2 <DIO_enumSetPortDirection+0x138>
		}
	}
	else
	{
		LOC_enumstate=DIO_NOK;
    25d0:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumstate;
    25d2:	89 81       	ldd	r24, Y+1	; 0x01

}
    25d4:	2d 96       	adiw	r28, 0x0d	; 13
    25d6:	0f b6       	in	r0, 0x3f	; 63
    25d8:	f8 94       	cli
    25da:	de bf       	out	0x3e, r29	; 62
    25dc:	0f be       	out	0x3f, r0	; 63
    25de:	cd bf       	out	0x3d, r28	; 61
    25e0:	cf 91       	pop	r28
    25e2:	df 91       	pop	r29
    25e4:	08 95       	ret

000025e6 <DIO_enumSetPortValue>:
 * Parameters :
  	  =>Copy_u8PortId --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>Copy_u8PortValue --> Port Value [ DIO_HIGH , DIO_LOW ]
 */
DIO_Errorstatus DIO_enumSetPortValue      (u8 copy_u8PortId , u8 copy_u8PortValue)
{
    25e6:	df 93       	push	r29
    25e8:	cf 93       	push	r28
    25ea:	00 d0       	rcall	.+0      	; 0x25ec <DIO_enumSetPortValue+0x6>
    25ec:	00 d0       	rcall	.+0      	; 0x25ee <DIO_enumSetPortValue+0x8>
    25ee:	0f 92       	push	r0
    25f0:	cd b7       	in	r28, 0x3d	; 61
    25f2:	de b7       	in	r29, 0x3e	; 62
    25f4:	8a 83       	std	Y+2, r24	; 0x02
    25f6:	6b 83       	std	Y+3, r22	; 0x03
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    25f8:	81 e0       	ldi	r24, 0x01	; 1
    25fa:	89 83       	std	Y+1, r24	; 0x01
	if ( (copy_u8PortId <= DIO_PORTD) && ( (copy_u8PortValue<=255) || (copy_u8PortValue==DIO_PORT_LOW) || (copy_u8PortValue==DIO_PORT_HIGH) ) )
    25fc:	8a 81       	ldd	r24, Y+2	; 0x02
    25fe:	84 30       	cpi	r24, 0x04	; 4
    2600:	a8 f5       	brcc	.+106    	; 0x266c <DIO_enumSetPortValue+0x86>
		{
			switch(copy_u8PortId)
    2602:	8a 81       	ldd	r24, Y+2	; 0x02
    2604:	28 2f       	mov	r18, r24
    2606:	30 e0       	ldi	r19, 0x00	; 0
    2608:	3d 83       	std	Y+5, r19	; 0x05
    260a:	2c 83       	std	Y+4, r18	; 0x04
    260c:	8c 81       	ldd	r24, Y+4	; 0x04
    260e:	9d 81       	ldd	r25, Y+5	; 0x05
    2610:	81 30       	cpi	r24, 0x01	; 1
    2612:	91 05       	cpc	r25, r1
    2614:	d1 f0       	breq	.+52     	; 0x264a <DIO_enumSetPortValue+0x64>
    2616:	2c 81       	ldd	r18, Y+4	; 0x04
    2618:	3d 81       	ldd	r19, Y+5	; 0x05
    261a:	22 30       	cpi	r18, 0x02	; 2
    261c:	31 05       	cpc	r19, r1
    261e:	2c f4       	brge	.+10     	; 0x262a <DIO_enumSetPortValue+0x44>
    2620:	8c 81       	ldd	r24, Y+4	; 0x04
    2622:	9d 81       	ldd	r25, Y+5	; 0x05
    2624:	00 97       	sbiw	r24, 0x00	; 0
    2626:	61 f0       	breq	.+24     	; 0x2640 <DIO_enumSetPortValue+0x5a>
    2628:	1f c0       	rjmp	.+62     	; 0x2668 <DIO_enumSetPortValue+0x82>
    262a:	2c 81       	ldd	r18, Y+4	; 0x04
    262c:	3d 81       	ldd	r19, Y+5	; 0x05
    262e:	22 30       	cpi	r18, 0x02	; 2
    2630:	31 05       	cpc	r19, r1
    2632:	81 f0       	breq	.+32     	; 0x2654 <DIO_enumSetPortValue+0x6e>
    2634:	8c 81       	ldd	r24, Y+4	; 0x04
    2636:	9d 81       	ldd	r25, Y+5	; 0x05
    2638:	83 30       	cpi	r24, 0x03	; 3
    263a:	91 05       	cpc	r25, r1
    263c:	81 f0       	breq	.+32     	; 0x265e <DIO_enumSetPortValue+0x78>
    263e:	14 c0       	rjmp	.+40     	; 0x2668 <DIO_enumSetPortValue+0x82>
			{
				  case DIO_PORTA : PORTA_REG = copy_u8PortValue; break;
    2640:	eb e3       	ldi	r30, 0x3B	; 59
    2642:	f0 e0       	ldi	r31, 0x00	; 0
    2644:	8b 81       	ldd	r24, Y+3	; 0x03
    2646:	80 83       	st	Z, r24
    2648:	12 c0       	rjmp	.+36     	; 0x266e <DIO_enumSetPortValue+0x88>
				  case DIO_PORTB : PORTB_REG = copy_u8PortValue; break;
    264a:	e8 e3       	ldi	r30, 0x38	; 56
    264c:	f0 e0       	ldi	r31, 0x00	; 0
    264e:	8b 81       	ldd	r24, Y+3	; 0x03
    2650:	80 83       	st	Z, r24
    2652:	0d c0       	rjmp	.+26     	; 0x266e <DIO_enumSetPortValue+0x88>
				  case DIO_PORTC : PORTC_REG = copy_u8PortValue; break;
    2654:	e5 e3       	ldi	r30, 0x35	; 53
    2656:	f0 e0       	ldi	r31, 0x00	; 0
    2658:	8b 81       	ldd	r24, Y+3	; 0x03
    265a:	80 83       	st	Z, r24
    265c:	08 c0       	rjmp	.+16     	; 0x266e <DIO_enumSetPortValue+0x88>
				  case DIO_PORTD : PORTD_REG = copy_u8PortValue; break;
    265e:	e2 e3       	ldi	r30, 0x32	; 50
    2660:	f0 e0       	ldi	r31, 0x00	; 0
    2662:	8b 81       	ldd	r24, Y+3	; 0x03
    2664:	80 83       	st	Z, r24
    2666:	03 c0       	rjmp	.+6      	; 0x266e <DIO_enumSetPortValue+0x88>
				  default        : LOC_enumstate=DIO_NOK;        break;
    2668:	19 82       	std	Y+1, r1	; 0x01
    266a:	01 c0       	rjmp	.+2      	; 0x266e <DIO_enumSetPortValue+0x88>
			}
		}
		else
		{
			LOC_enumstate=DIO_NOK;
    266c:	19 82       	std	Y+1, r1	; 0x01
		}
		return LOC_enumstate;
    266e:	89 81       	ldd	r24, Y+1	; 0x01

}
    2670:	0f 90       	pop	r0
    2672:	0f 90       	pop	r0
    2674:	0f 90       	pop	r0
    2676:	0f 90       	pop	r0
    2678:	0f 90       	pop	r0
    267a:	cf 91       	pop	r28
    267c:	df 91       	pop	r29
    267e:	08 95       	ret

00002680 <DIO_enumGetPortValue>:
 * Parameters :
  	  =>Copy_u8PortId --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>*copy_u8PortValue --> pointer to recieve the port value
 */
DIO_Errorstatus DIO_enumGetPortValue      (u8 copy_u8PortId , u8 *copy_u8PortValue)
{
    2680:	df 93       	push	r29
    2682:	cf 93       	push	r28
    2684:	00 d0       	rcall	.+0      	; 0x2686 <DIO_enumGetPortValue+0x6>
    2686:	00 d0       	rcall	.+0      	; 0x2688 <DIO_enumGetPortValue+0x8>
    2688:	00 d0       	rcall	.+0      	; 0x268a <DIO_enumGetPortValue+0xa>
    268a:	cd b7       	in	r28, 0x3d	; 61
    268c:	de b7       	in	r29, 0x3e	; 62
    268e:	8a 83       	std	Y+2, r24	; 0x02
    2690:	7c 83       	std	Y+4, r23	; 0x04
    2692:	6b 83       	std	Y+3, r22	; 0x03
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	89 83       	std	Y+1, r24	; 0x01
	if(copy_u8PortId<=DIO_PORTD)
    2698:	8a 81       	ldd	r24, Y+2	; 0x02
    269a:	84 30       	cpi	r24, 0x04	; 4
    269c:	e8 f5       	brcc	.+122    	; 0x2718 <DIO_enumGetPortValue+0x98>
	{
		switch (copy_u8PortId)
    269e:	8a 81       	ldd	r24, Y+2	; 0x02
    26a0:	28 2f       	mov	r18, r24
    26a2:	30 e0       	ldi	r19, 0x00	; 0
    26a4:	3e 83       	std	Y+6, r19	; 0x06
    26a6:	2d 83       	std	Y+5, r18	; 0x05
    26a8:	8d 81       	ldd	r24, Y+5	; 0x05
    26aa:	9e 81       	ldd	r25, Y+6	; 0x06
    26ac:	81 30       	cpi	r24, 0x01	; 1
    26ae:	91 05       	cpc	r25, r1
    26b0:	e1 f0       	breq	.+56     	; 0x26ea <DIO_enumGetPortValue+0x6a>
    26b2:	2d 81       	ldd	r18, Y+5	; 0x05
    26b4:	3e 81       	ldd	r19, Y+6	; 0x06
    26b6:	22 30       	cpi	r18, 0x02	; 2
    26b8:	31 05       	cpc	r19, r1
    26ba:	2c f4       	brge	.+10     	; 0x26c6 <DIO_enumGetPortValue+0x46>
    26bc:	8d 81       	ldd	r24, Y+5	; 0x05
    26be:	9e 81       	ldd	r25, Y+6	; 0x06
    26c0:	00 97       	sbiw	r24, 0x00	; 0
    26c2:	61 f0       	breq	.+24     	; 0x26dc <DIO_enumGetPortValue+0x5c>
    26c4:	27 c0       	rjmp	.+78     	; 0x2714 <DIO_enumGetPortValue+0x94>
    26c6:	2d 81       	ldd	r18, Y+5	; 0x05
    26c8:	3e 81       	ldd	r19, Y+6	; 0x06
    26ca:	22 30       	cpi	r18, 0x02	; 2
    26cc:	31 05       	cpc	r19, r1
    26ce:	a1 f0       	breq	.+40     	; 0x26f8 <DIO_enumGetPortValue+0x78>
    26d0:	8d 81       	ldd	r24, Y+5	; 0x05
    26d2:	9e 81       	ldd	r25, Y+6	; 0x06
    26d4:	83 30       	cpi	r24, 0x03	; 3
    26d6:	91 05       	cpc	r25, r1
    26d8:	b1 f0       	breq	.+44     	; 0x2706 <DIO_enumGetPortValue+0x86>
    26da:	1c c0       	rjmp	.+56     	; 0x2714 <DIO_enumGetPortValue+0x94>
		{
		    case DIO_PORTA : *copy_u8PortValue =PINA_REG ;break;
    26dc:	e9 e3       	ldi	r30, 0x39	; 57
    26de:	f0 e0       	ldi	r31, 0x00	; 0
    26e0:	80 81       	ld	r24, Z
    26e2:	eb 81       	ldd	r30, Y+3	; 0x03
    26e4:	fc 81       	ldd	r31, Y+4	; 0x04
    26e6:	80 83       	st	Z, r24
    26e8:	18 c0       	rjmp	.+48     	; 0x271a <DIO_enumGetPortValue+0x9a>
		    case DIO_PORTB : *copy_u8PortValue =PINB_REG ;break;
    26ea:	e6 e3       	ldi	r30, 0x36	; 54
    26ec:	f0 e0       	ldi	r31, 0x00	; 0
    26ee:	80 81       	ld	r24, Z
    26f0:	eb 81       	ldd	r30, Y+3	; 0x03
    26f2:	fc 81       	ldd	r31, Y+4	; 0x04
    26f4:	80 83       	st	Z, r24
    26f6:	11 c0       	rjmp	.+34     	; 0x271a <DIO_enumGetPortValue+0x9a>
		    case DIO_PORTC : *copy_u8PortValue =PINC_REG ;break;
    26f8:	e3 e3       	ldi	r30, 0x33	; 51
    26fa:	f0 e0       	ldi	r31, 0x00	; 0
    26fc:	80 81       	ld	r24, Z
    26fe:	eb 81       	ldd	r30, Y+3	; 0x03
    2700:	fc 81       	ldd	r31, Y+4	; 0x04
    2702:	80 83       	st	Z, r24
    2704:	0a c0       	rjmp	.+20     	; 0x271a <DIO_enumGetPortValue+0x9a>
		    case DIO_PORTD : *copy_u8PortValue =PIND_REG ;break;
    2706:	e0 e3       	ldi	r30, 0x30	; 48
    2708:	f0 e0       	ldi	r31, 0x00	; 0
    270a:	80 81       	ld	r24, Z
    270c:	eb 81       	ldd	r30, Y+3	; 0x03
    270e:	fc 81       	ldd	r31, Y+4	; 0x04
    2710:	80 83       	st	Z, r24
    2712:	03 c0       	rjmp	.+6      	; 0x271a <DIO_enumGetPortValue+0x9a>
		    default        : LOC_enumstate=DIO_NOK;       break;
    2714:	19 82       	std	Y+1, r1	; 0x01
    2716:	01 c0       	rjmp	.+2      	; 0x271a <DIO_enumGetPortValue+0x9a>
		}
	}
	else
	{
		LOC_enumstate=DIO_NOK;
    2718:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumstate;
    271a:	89 81       	ldd	r24, Y+1	; 0x01
}
    271c:	26 96       	adiw	r28, 0x06	; 6
    271e:	0f b6       	in	r0, 0x3f	; 63
    2720:	f8 94       	cli
    2722:	de bf       	out	0x3e, r29	; 62
    2724:	0f be       	out	0x3f, r0	; 63
    2726:	cd bf       	out	0x3d, r28	; 61
    2728:	cf 91       	pop	r28
    272a:	df 91       	pop	r29
    272c:	08 95       	ret

0000272e <DIO_enumTogglePortValue>:
  	  =>Copy_u8PortId --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]


 */
DIO_Errorstatus DIO_enumTogglePortValue   (u8 copy_u8PortId )
{
    272e:	df 93       	push	r29
    2730:	cf 93       	push	r28
    2732:	00 d0       	rcall	.+0      	; 0x2734 <DIO_enumTogglePortValue+0x6>
    2734:	00 d0       	rcall	.+0      	; 0x2736 <DIO_enumTogglePortValue+0x8>
    2736:	cd b7       	in	r28, 0x3d	; 61
    2738:	de b7       	in	r29, 0x3e	; 62
    273a:	8a 83       	std	Y+2, r24	; 0x02
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    273c:	81 e0       	ldi	r24, 0x01	; 1
    273e:	89 83       	std	Y+1, r24	; 0x01
	if(copy_u8PortId<=DIO_PORTD)
    2740:	8a 81       	ldd	r24, Y+2	; 0x02
    2742:	84 30       	cpi	r24, 0x04	; 4
    2744:	08 f0       	brcs	.+2      	; 0x2748 <DIO_enumTogglePortValue+0x1a>
    2746:	41 c0       	rjmp	.+130    	; 0x27ca <DIO_enumTogglePortValue+0x9c>
	{
		switch(copy_u8PortId)
    2748:	8a 81       	ldd	r24, Y+2	; 0x02
    274a:	28 2f       	mov	r18, r24
    274c:	30 e0       	ldi	r19, 0x00	; 0
    274e:	3c 83       	std	Y+4, r19	; 0x04
    2750:	2b 83       	std	Y+3, r18	; 0x03
    2752:	8b 81       	ldd	r24, Y+3	; 0x03
    2754:	9c 81       	ldd	r25, Y+4	; 0x04
    2756:	81 30       	cpi	r24, 0x01	; 1
    2758:	91 05       	cpc	r25, r1
    275a:	e9 f0       	breq	.+58     	; 0x2796 <DIO_enumTogglePortValue+0x68>
    275c:	2b 81       	ldd	r18, Y+3	; 0x03
    275e:	3c 81       	ldd	r19, Y+4	; 0x04
    2760:	22 30       	cpi	r18, 0x02	; 2
    2762:	31 05       	cpc	r19, r1
    2764:	2c f4       	brge	.+10     	; 0x2770 <DIO_enumTogglePortValue+0x42>
    2766:	8b 81       	ldd	r24, Y+3	; 0x03
    2768:	9c 81       	ldd	r25, Y+4	; 0x04
    276a:	00 97       	sbiw	r24, 0x00	; 0
    276c:	61 f0       	breq	.+24     	; 0x2786 <DIO_enumTogglePortValue+0x58>
    276e:	2b c0       	rjmp	.+86     	; 0x27c6 <DIO_enumTogglePortValue+0x98>
    2770:	2b 81       	ldd	r18, Y+3	; 0x03
    2772:	3c 81       	ldd	r19, Y+4	; 0x04
    2774:	22 30       	cpi	r18, 0x02	; 2
    2776:	31 05       	cpc	r19, r1
    2778:	b1 f0       	breq	.+44     	; 0x27a6 <DIO_enumTogglePortValue+0x78>
    277a:	8b 81       	ldd	r24, Y+3	; 0x03
    277c:	9c 81       	ldd	r25, Y+4	; 0x04
    277e:	83 30       	cpi	r24, 0x03	; 3
    2780:	91 05       	cpc	r25, r1
    2782:	c9 f0       	breq	.+50     	; 0x27b6 <DIO_enumTogglePortValue+0x88>
    2784:	20 c0       	rjmp	.+64     	; 0x27c6 <DIO_enumTogglePortValue+0x98>
		{
			 case DIO_PORTA :PORTA_REG = ~PORTA_REG ;break;
    2786:	ab e3       	ldi	r26, 0x3B	; 59
    2788:	b0 e0       	ldi	r27, 0x00	; 0
    278a:	eb e3       	ldi	r30, 0x3B	; 59
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	80 81       	ld	r24, Z
    2790:	80 95       	com	r24
    2792:	8c 93       	st	X, r24
    2794:	1b c0       	rjmp	.+54     	; 0x27cc <DIO_enumTogglePortValue+0x9e>
			 case DIO_PORTB :PORTB_REG = ~PORTB_REG ;break;
    2796:	a8 e3       	ldi	r26, 0x38	; 56
    2798:	b0 e0       	ldi	r27, 0x00	; 0
    279a:	e8 e3       	ldi	r30, 0x38	; 56
    279c:	f0 e0       	ldi	r31, 0x00	; 0
    279e:	80 81       	ld	r24, Z
    27a0:	80 95       	com	r24
    27a2:	8c 93       	st	X, r24
    27a4:	13 c0       	rjmp	.+38     	; 0x27cc <DIO_enumTogglePortValue+0x9e>
		     case DIO_PORTC :PORTC_REG = ~PORTC_REG ;break;
    27a6:	a5 e3       	ldi	r26, 0x35	; 53
    27a8:	b0 e0       	ldi	r27, 0x00	; 0
    27aa:	e5 e3       	ldi	r30, 0x35	; 53
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	80 81       	ld	r24, Z
    27b0:	80 95       	com	r24
    27b2:	8c 93       	st	X, r24
    27b4:	0b c0       	rjmp	.+22     	; 0x27cc <DIO_enumTogglePortValue+0x9e>
			 case DIO_PORTD :PORTD_REG = ~PORTD_REG ;break;
    27b6:	a2 e3       	ldi	r26, 0x32	; 50
    27b8:	b0 e0       	ldi	r27, 0x00	; 0
    27ba:	e2 e3       	ldi	r30, 0x32	; 50
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	80 81       	ld	r24, Z
    27c0:	80 95       	com	r24
    27c2:	8c 93       	st	X, r24
    27c4:	03 c0       	rjmp	.+6      	; 0x27cc <DIO_enumTogglePortValue+0x9e>
			 default        :LOC_enumstate=DIO_NOK;  break;
    27c6:	19 82       	std	Y+1, r1	; 0x01
    27c8:	01 c0       	rjmp	.+2      	; 0x27cc <DIO_enumTogglePortValue+0x9e>
		}
	}
	else
	{
		LOC_enumstate=DIO_NOK;
    27ca:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumstate;
    27cc:	89 81       	ldd	r24, Y+1	; 0x01

}
    27ce:	0f 90       	pop	r0
    27d0:	0f 90       	pop	r0
    27d2:	0f 90       	pop	r0
    27d4:	0f 90       	pop	r0
    27d6:	cf 91       	pop	r28
    27d8:	df 91       	pop	r29
    27da:	08 95       	ret

000027dc <DIO_enumActivatePinInPUR>:

DIO_Errorstatus DIO_enumActivatePinInPUR  (u8 copy_u8PortId , u8 copy_u8PinId )
{
    27dc:	df 93       	push	r29
    27de:	cf 93       	push	r28
    27e0:	00 d0       	rcall	.+0      	; 0x27e2 <DIO_enumActivatePinInPUR+0x6>
    27e2:	00 d0       	rcall	.+0      	; 0x27e4 <DIO_enumActivatePinInPUR+0x8>
    27e4:	0f 92       	push	r0
    27e6:	cd b7       	in	r28, 0x3d	; 61
    27e8:	de b7       	in	r29, 0x3e	; 62
    27ea:	8a 83       	std	Y+2, r24	; 0x02
    27ec:	6b 83       	std	Y+3, r22	; 0x03
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    27ee:	81 e0       	ldi	r24, 0x01	; 1
    27f0:	89 83       	std	Y+1, r24	; 0x01
	if((copy_u8PortId<=DIO_PORTD)&&(copy_u8PinId<=DIO_PIN7))
    27f2:	8a 81       	ldd	r24, Y+2	; 0x02
    27f4:	84 30       	cpi	r24, 0x04	; 4
    27f6:	08 f0       	brcs	.+2      	; 0x27fa <DIO_enumActivatePinInPUR+0x1e>
    27f8:	75 c0       	rjmp	.+234    	; 0x28e4 <DIO_enumActivatePinInPUR+0x108>
    27fa:	8b 81       	ldd	r24, Y+3	; 0x03
    27fc:	88 30       	cpi	r24, 0x08	; 8
    27fe:	08 f0       	brcs	.+2      	; 0x2802 <DIO_enumActivatePinInPUR+0x26>
    2800:	71 c0       	rjmp	.+226    	; 0x28e4 <DIO_enumActivatePinInPUR+0x108>
	{
		switch(copy_u8PortId)
    2802:	8a 81       	ldd	r24, Y+2	; 0x02
    2804:	28 2f       	mov	r18, r24
    2806:	30 e0       	ldi	r19, 0x00	; 0
    2808:	3d 83       	std	Y+5, r19	; 0x05
    280a:	2c 83       	std	Y+4, r18	; 0x04
    280c:	8c 81       	ldd	r24, Y+4	; 0x04
    280e:	9d 81       	ldd	r25, Y+5	; 0x05
    2810:	81 30       	cpi	r24, 0x01	; 1
    2812:	91 05       	cpc	r25, r1
    2814:	49 f1       	breq	.+82     	; 0x2868 <DIO_enumActivatePinInPUR+0x8c>
    2816:	2c 81       	ldd	r18, Y+4	; 0x04
    2818:	3d 81       	ldd	r19, Y+5	; 0x05
    281a:	22 30       	cpi	r18, 0x02	; 2
    281c:	31 05       	cpc	r19, r1
    281e:	2c f4       	brge	.+10     	; 0x282a <DIO_enumActivatePinInPUR+0x4e>
    2820:	8c 81       	ldd	r24, Y+4	; 0x04
    2822:	9d 81       	ldd	r25, Y+5	; 0x05
    2824:	00 97       	sbiw	r24, 0x00	; 0
    2826:	61 f0       	breq	.+24     	; 0x2840 <DIO_enumActivatePinInPUR+0x64>
    2828:	5b c0       	rjmp	.+182    	; 0x28e0 <DIO_enumActivatePinInPUR+0x104>
    282a:	2c 81       	ldd	r18, Y+4	; 0x04
    282c:	3d 81       	ldd	r19, Y+5	; 0x05
    282e:	22 30       	cpi	r18, 0x02	; 2
    2830:	31 05       	cpc	r19, r1
    2832:	71 f1       	breq	.+92     	; 0x2890 <DIO_enumActivatePinInPUR+0xb4>
    2834:	8c 81       	ldd	r24, Y+4	; 0x04
    2836:	9d 81       	ldd	r25, Y+5	; 0x05
    2838:	83 30       	cpi	r24, 0x03	; 3
    283a:	91 05       	cpc	r25, r1
    283c:	e9 f1       	breq	.+122    	; 0x28b8 <DIO_enumActivatePinInPUR+0xdc>
    283e:	50 c0       	rjmp	.+160    	; 0x28e0 <DIO_enumActivatePinInPUR+0x104>
		{
		     case DIO_PORTA :SET_BIT(PORTA_REG,copy_u8PinId);break;
    2840:	ab e3       	ldi	r26, 0x3B	; 59
    2842:	b0 e0       	ldi	r27, 0x00	; 0
    2844:	eb e3       	ldi	r30, 0x3B	; 59
    2846:	f0 e0       	ldi	r31, 0x00	; 0
    2848:	80 81       	ld	r24, Z
    284a:	48 2f       	mov	r20, r24
    284c:	8b 81       	ldd	r24, Y+3	; 0x03
    284e:	28 2f       	mov	r18, r24
    2850:	30 e0       	ldi	r19, 0x00	; 0
    2852:	81 e0       	ldi	r24, 0x01	; 1
    2854:	90 e0       	ldi	r25, 0x00	; 0
    2856:	02 2e       	mov	r0, r18
    2858:	02 c0       	rjmp	.+4      	; 0x285e <DIO_enumActivatePinInPUR+0x82>
    285a:	88 0f       	add	r24, r24
    285c:	99 1f       	adc	r25, r25
    285e:	0a 94       	dec	r0
    2860:	e2 f7       	brpl	.-8      	; 0x285a <DIO_enumActivatePinInPUR+0x7e>
    2862:	84 2b       	or	r24, r20
    2864:	8c 93       	st	X, r24
    2866:	3f c0       	rjmp	.+126    	; 0x28e6 <DIO_enumActivatePinInPUR+0x10a>
			 case DIO_PORTB :SET_BIT(PORTB_REG,copy_u8PinId);break;
    2868:	a8 e3       	ldi	r26, 0x38	; 56
    286a:	b0 e0       	ldi	r27, 0x00	; 0
    286c:	e8 e3       	ldi	r30, 0x38	; 56
    286e:	f0 e0       	ldi	r31, 0x00	; 0
    2870:	80 81       	ld	r24, Z
    2872:	48 2f       	mov	r20, r24
    2874:	8b 81       	ldd	r24, Y+3	; 0x03
    2876:	28 2f       	mov	r18, r24
    2878:	30 e0       	ldi	r19, 0x00	; 0
    287a:	81 e0       	ldi	r24, 0x01	; 1
    287c:	90 e0       	ldi	r25, 0x00	; 0
    287e:	02 2e       	mov	r0, r18
    2880:	02 c0       	rjmp	.+4      	; 0x2886 <DIO_enumActivatePinInPUR+0xaa>
    2882:	88 0f       	add	r24, r24
    2884:	99 1f       	adc	r25, r25
    2886:	0a 94       	dec	r0
    2888:	e2 f7       	brpl	.-8      	; 0x2882 <DIO_enumActivatePinInPUR+0xa6>
    288a:	84 2b       	or	r24, r20
    288c:	8c 93       	st	X, r24
    288e:	2b c0       	rjmp	.+86     	; 0x28e6 <DIO_enumActivatePinInPUR+0x10a>
			 case DIO_PORTC :SET_BIT(PORTC_REG,copy_u8PinId);break;
    2890:	a5 e3       	ldi	r26, 0x35	; 53
    2892:	b0 e0       	ldi	r27, 0x00	; 0
    2894:	e5 e3       	ldi	r30, 0x35	; 53
    2896:	f0 e0       	ldi	r31, 0x00	; 0
    2898:	80 81       	ld	r24, Z
    289a:	48 2f       	mov	r20, r24
    289c:	8b 81       	ldd	r24, Y+3	; 0x03
    289e:	28 2f       	mov	r18, r24
    28a0:	30 e0       	ldi	r19, 0x00	; 0
    28a2:	81 e0       	ldi	r24, 0x01	; 1
    28a4:	90 e0       	ldi	r25, 0x00	; 0
    28a6:	02 2e       	mov	r0, r18
    28a8:	02 c0       	rjmp	.+4      	; 0x28ae <DIO_enumActivatePinInPUR+0xd2>
    28aa:	88 0f       	add	r24, r24
    28ac:	99 1f       	adc	r25, r25
    28ae:	0a 94       	dec	r0
    28b0:	e2 f7       	brpl	.-8      	; 0x28aa <DIO_enumActivatePinInPUR+0xce>
    28b2:	84 2b       	or	r24, r20
    28b4:	8c 93       	st	X, r24
    28b6:	17 c0       	rjmp	.+46     	; 0x28e6 <DIO_enumActivatePinInPUR+0x10a>
			 case DIO_PORTD :SET_BIT(PORTD_REG,copy_u8PinId);break;
    28b8:	a2 e3       	ldi	r26, 0x32	; 50
    28ba:	b0 e0       	ldi	r27, 0x00	; 0
    28bc:	e2 e3       	ldi	r30, 0x32	; 50
    28be:	f0 e0       	ldi	r31, 0x00	; 0
    28c0:	80 81       	ld	r24, Z
    28c2:	48 2f       	mov	r20, r24
    28c4:	8b 81       	ldd	r24, Y+3	; 0x03
    28c6:	28 2f       	mov	r18, r24
    28c8:	30 e0       	ldi	r19, 0x00	; 0
    28ca:	81 e0       	ldi	r24, 0x01	; 1
    28cc:	90 e0       	ldi	r25, 0x00	; 0
    28ce:	02 2e       	mov	r0, r18
    28d0:	02 c0       	rjmp	.+4      	; 0x28d6 <DIO_enumActivatePinInPUR+0xfa>
    28d2:	88 0f       	add	r24, r24
    28d4:	99 1f       	adc	r25, r25
    28d6:	0a 94       	dec	r0
    28d8:	e2 f7       	brpl	.-8      	; 0x28d2 <DIO_enumActivatePinInPUR+0xf6>
    28da:	84 2b       	or	r24, r20
    28dc:	8c 93       	st	X, r24
    28de:	03 c0       	rjmp	.+6      	; 0x28e6 <DIO_enumActivatePinInPUR+0x10a>
			 default        :LOC_enumstate=DIO_NOK;          break;
    28e0:	19 82       	std	Y+1, r1	; 0x01
    28e2:	01 c0       	rjmp	.+2      	; 0x28e6 <DIO_enumActivatePinInPUR+0x10a>
		}
	}
	else
	{
		LOC_enumstate=DIO_NOK;
    28e4:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumstate;
    28e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    28e8:	0f 90       	pop	r0
    28ea:	0f 90       	pop	r0
    28ec:	0f 90       	pop	r0
    28ee:	0f 90       	pop	r0
    28f0:	0f 90       	pop	r0
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	08 95       	ret

000028f8 <DIO_enumActivePortInPullUpResistance>:


DIO_Errorstatus DIO_enumActivePortInPullUpResistance(u8 copy_u8PortId)
{
    28f8:	df 93       	push	r29
    28fa:	cf 93       	push	r28
    28fc:	00 d0       	rcall	.+0      	; 0x28fe <DIO_enumActivePortInPullUpResistance+0x6>
    28fe:	00 d0       	rcall	.+0      	; 0x2900 <DIO_enumActivePortInPullUpResistance+0x8>
    2900:	cd b7       	in	r28, 0x3d	; 61
    2902:	de b7       	in	r29, 0x3e	; 62
    2904:	8a 83       	std	Y+2, r24	; 0x02
	DIO_Errorstatus LOC_enumstate=DIO_OK;
    2906:	81 e0       	ldi	r24, 0x01	; 1
    2908:	89 83       	std	Y+1, r24	; 0x01
		if(copy_u8PortId<=DIO_PORTD)
    290a:	8a 81       	ldd	r24, Y+2	; 0x02
    290c:	84 30       	cpi	r24, 0x04	; 4
    290e:	98 f5       	brcc	.+102    	; 0x2976 <DIO_enumActivePortInPullUpResistance+0x7e>
		{
			switch(copy_u8PortId)
    2910:	8a 81       	ldd	r24, Y+2	; 0x02
    2912:	28 2f       	mov	r18, r24
    2914:	30 e0       	ldi	r19, 0x00	; 0
    2916:	3c 83       	std	Y+4, r19	; 0x04
    2918:	2b 83       	std	Y+3, r18	; 0x03
    291a:	8b 81       	ldd	r24, Y+3	; 0x03
    291c:	9c 81       	ldd	r25, Y+4	; 0x04
    291e:	81 30       	cpi	r24, 0x01	; 1
    2920:	91 05       	cpc	r25, r1
    2922:	d1 f0       	breq	.+52     	; 0x2958 <DIO_enumActivePortInPullUpResistance+0x60>
    2924:	2b 81       	ldd	r18, Y+3	; 0x03
    2926:	3c 81       	ldd	r19, Y+4	; 0x04
    2928:	22 30       	cpi	r18, 0x02	; 2
    292a:	31 05       	cpc	r19, r1
    292c:	2c f4       	brge	.+10     	; 0x2938 <DIO_enumActivePortInPullUpResistance+0x40>
    292e:	8b 81       	ldd	r24, Y+3	; 0x03
    2930:	9c 81       	ldd	r25, Y+4	; 0x04
    2932:	00 97       	sbiw	r24, 0x00	; 0
    2934:	61 f0       	breq	.+24     	; 0x294e <DIO_enumActivePortInPullUpResistance+0x56>
    2936:	20 c0       	rjmp	.+64     	; 0x2978 <DIO_enumActivePortInPullUpResistance+0x80>
    2938:	2b 81       	ldd	r18, Y+3	; 0x03
    293a:	3c 81       	ldd	r19, Y+4	; 0x04
    293c:	22 30       	cpi	r18, 0x02	; 2
    293e:	31 05       	cpc	r19, r1
    2940:	81 f0       	breq	.+32     	; 0x2962 <DIO_enumActivePortInPullUpResistance+0x6a>
    2942:	8b 81       	ldd	r24, Y+3	; 0x03
    2944:	9c 81       	ldd	r25, Y+4	; 0x04
    2946:	83 30       	cpi	r24, 0x03	; 3
    2948:	91 05       	cpc	r25, r1
    294a:	81 f0       	breq	.+32     	; 0x296c <DIO_enumActivePortInPullUpResistance+0x74>
    294c:	15 c0       	rjmp	.+42     	; 0x2978 <DIO_enumActivePortInPullUpResistance+0x80>
			{
			    case DIO_PORTA: PORTA_REG = 0xFF; break;
    294e:	eb e3       	ldi	r30, 0x3B	; 59
    2950:	f0 e0       	ldi	r31, 0x00	; 0
    2952:	8f ef       	ldi	r24, 0xFF	; 255
    2954:	80 83       	st	Z, r24
    2956:	10 c0       	rjmp	.+32     	; 0x2978 <DIO_enumActivePortInPullUpResistance+0x80>
			    case DIO_PORTB: PORTB_REG = 0xFF; break;
    2958:	e8 e3       	ldi	r30, 0x38	; 56
    295a:	f0 e0       	ldi	r31, 0x00	; 0
    295c:	8f ef       	ldi	r24, 0xFF	; 255
    295e:	80 83       	st	Z, r24
    2960:	0b c0       	rjmp	.+22     	; 0x2978 <DIO_enumActivePortInPullUpResistance+0x80>
			    case DIO_PORTC: PORTC_REG = 0xFF; break;
    2962:	e5 e3       	ldi	r30, 0x35	; 53
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	8f ef       	ldi	r24, 0xFF	; 255
    2968:	80 83       	st	Z, r24
    296a:	06 c0       	rjmp	.+12     	; 0x2978 <DIO_enumActivePortInPullUpResistance+0x80>
			    case DIO_PORTD: PORTD_REG = 0xFF; break;
    296c:	e2 e3       	ldi	r30, 0x32	; 50
    296e:	f0 e0       	ldi	r31, 0x00	; 0
    2970:	8f ef       	ldi	r24, 0xFF	; 255
    2972:	80 83       	st	Z, r24
    2974:	01 c0       	rjmp	.+2      	; 0x2978 <DIO_enumActivePortInPullUpResistance+0x80>
		    }
		}
		else
		{
			LOC_enumstate=DIO_NOK;
    2976:	19 82       	std	Y+1, r1	; 0x01
		}
		return LOC_enumstate;
    2978:	89 81       	ldd	r24, Y+1	; 0x01
}
    297a:	0f 90       	pop	r0
    297c:	0f 90       	pop	r0
    297e:	0f 90       	pop	r0
    2980:	0f 90       	pop	r0
    2982:	cf 91       	pop	r28
    2984:	df 91       	pop	r29
    2986:	08 95       	ret

00002988 <SWITCH_voidInit>:
/* HAL */
#include "SWITCH_interface.h"


void SWITCH_voidInit(u8 copy_u8SwitchPort, u8 copy_u8SwitchPin)
{
    2988:	df 93       	push	r29
    298a:	cf 93       	push	r28
    298c:	00 d0       	rcall	.+0      	; 0x298e <SWITCH_voidInit+0x6>
    298e:	cd b7       	in	r28, 0x3d	; 61
    2990:	de b7       	in	r29, 0x3e	; 62
    2992:	89 83       	std	Y+1, r24	; 0x01
    2994:	6a 83       	std	Y+2, r22	; 0x02
	DIO_enumSetPinDirection(copy_u8SwitchPort, copy_u8SwitchPin, DIO_PIN_INPUT);
    2996:	89 81       	ldd	r24, Y+1	; 0x01
    2998:	6a 81       	ldd	r22, Y+2	; 0x02
    299a:	40 e0       	ldi	r20, 0x00	; 0
    299c:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
}
    29a0:	0f 90       	pop	r0
    29a2:	0f 90       	pop	r0
    29a4:	cf 91       	pop	r28
    29a6:	df 91       	pop	r29
    29a8:	08 95       	ret

000029aa <SWITCH_voidGetState>:


void SWITCH_voidGetState(u8 copy_u8SwitchPort, u8 copy_u8SwitchPin, u8 copy_u8SwitchConnectionType, u8* copy_pu8SwitchState)
{
    29aa:	df 93       	push	r29
    29ac:	cf 93       	push	r28
    29ae:	cd b7       	in	r28, 0x3d	; 61
    29b0:	de b7       	in	r29, 0x3e	; 62
    29b2:	2c 97       	sbiw	r28, 0x0c	; 12
    29b4:	0f b6       	in	r0, 0x3f	; 63
    29b6:	f8 94       	cli
    29b8:	de bf       	out	0x3e, r29	; 62
    29ba:	0f be       	out	0x3f, r0	; 63
    29bc:	cd bf       	out	0x3d, r28	; 61
    29be:	8a 83       	std	Y+2, r24	; 0x02
    29c0:	6b 83       	std	Y+3, r22	; 0x03
    29c2:	4c 83       	std	Y+4, r20	; 0x04
    29c4:	3e 83       	std	Y+6, r19	; 0x06
    29c6:	2d 83       	std	Y+5, r18	; 0x05
	if(copy_pu8SwitchState != NULL)
    29c8:	8d 81       	ldd	r24, Y+5	; 0x05
    29ca:	9e 81       	ldd	r25, Y+6	; 0x06
    29cc:	00 97       	sbiw	r24, 0x00	; 0
    29ce:	09 f4       	brne	.+2      	; 0x29d2 <SWITCH_voidGetState+0x28>
    29d0:	4f c0       	rjmp	.+158    	; 0x2a70 <SWITCH_voidGetState+0xc6>
	{
		u8 local_u8SwitchVal;
		switch(copy_u8SwitchConnectionType)
    29d2:	8c 81       	ldd	r24, Y+4	; 0x04
    29d4:	28 2f       	mov	r18, r24
    29d6:	30 e0       	ldi	r19, 0x00	; 0
    29d8:	3c 87       	std	Y+12, r19	; 0x0c
    29da:	2b 87       	std	Y+11, r18	; 0x0b
    29dc:	8b 85       	ldd	r24, Y+11	; 0x0b
    29de:	9c 85       	ldd	r25, Y+12	; 0x0c
    29e0:	81 30       	cpi	r24, 0x01	; 1
    29e2:	91 05       	cpc	r25, r1
    29e4:	31 f0       	breq	.+12     	; 0x29f2 <SWITCH_voidGetState+0x48>
    29e6:	2b 85       	ldd	r18, Y+11	; 0x0b
    29e8:	3c 85       	ldd	r19, Y+12	; 0x0c
    29ea:	22 30       	cpi	r18, 0x02	; 2
    29ec:	31 05       	cpc	r19, r1
    29ee:	09 f1       	breq	.+66     	; 0x2a32 <SWITCH_voidGetState+0x88>
    29f0:	3f c0       	rjmp	.+126    	; 0x2a70 <SWITCH_voidGetState+0xc6>
		{
		case SWITCH_FORWARD_CONNECTION:
			DIO_enumGetPinValue(copy_u8SwitchPort, copy_u8SwitchPin, &local_u8SwitchVal);
    29f2:	8a 81       	ldd	r24, Y+2	; 0x02
    29f4:	6b 81       	ldd	r22, Y+3	; 0x03
    29f6:	9e 01       	movw	r18, r28
    29f8:	2f 5f       	subi	r18, 0xFF	; 255
    29fa:	3f 4f       	sbci	r19, 0xFF	; 255
    29fc:	a9 01       	movw	r20, r18
    29fe:	0e 94 2d 11 	call	0x225a	; 0x225a <DIO_enumGetPinValue>
			switch(local_u8SwitchVal)
    2a02:	89 81       	ldd	r24, Y+1	; 0x01
    2a04:	28 2f       	mov	r18, r24
    2a06:	30 e0       	ldi	r19, 0x00	; 0
    2a08:	3a 87       	std	Y+10, r19	; 0x0a
    2a0a:	29 87       	std	Y+9, r18	; 0x09
    2a0c:	89 85       	ldd	r24, Y+9	; 0x09
    2a0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a10:	00 97       	sbiw	r24, 0x00	; 0
    2a12:	51 f0       	breq	.+20     	; 0x2a28 <SWITCH_voidGetState+0x7e>
    2a14:	29 85       	ldd	r18, Y+9	; 0x09
    2a16:	3a 85       	ldd	r19, Y+10	; 0x0a
    2a18:	21 30       	cpi	r18, 0x01	; 1
    2a1a:	31 05       	cpc	r19, r1
    2a1c:	49 f5       	brne	.+82     	; 0x2a70 <SWITCH_voidGetState+0xc6>
			{
			case DIO_PIN_HIGH:
				*copy_pu8SwitchState = SWITCH_PRESSED;
    2a1e:	ed 81       	ldd	r30, Y+5	; 0x05
    2a20:	fe 81       	ldd	r31, Y+6	; 0x06
    2a22:	81 e0       	ldi	r24, 0x01	; 1
    2a24:	80 83       	st	Z, r24
    2a26:	24 c0       	rjmp	.+72     	; 0x2a70 <SWITCH_voidGetState+0xc6>
				break;

			case DIO_PIN_LOW:
				*copy_pu8SwitchState = SWITCH_NOT_PRESSED;
    2a28:	ed 81       	ldd	r30, Y+5	; 0x05
    2a2a:	fe 81       	ldd	r31, Y+6	; 0x06
    2a2c:	82 e0       	ldi	r24, 0x02	; 2
    2a2e:	80 83       	st	Z, r24
    2a30:	1f c0       	rjmp	.+62     	; 0x2a70 <SWITCH_voidGetState+0xc6>
				break;
			}
			break;

			case SWITCH_REVERSE_CONNECTION:
				DIO_enumGetPinValue(copy_u8SwitchPort, copy_u8SwitchPin, &local_u8SwitchVal);
    2a32:	8a 81       	ldd	r24, Y+2	; 0x02
    2a34:	6b 81       	ldd	r22, Y+3	; 0x03
    2a36:	9e 01       	movw	r18, r28
    2a38:	2f 5f       	subi	r18, 0xFF	; 255
    2a3a:	3f 4f       	sbci	r19, 0xFF	; 255
    2a3c:	a9 01       	movw	r20, r18
    2a3e:	0e 94 2d 11 	call	0x225a	; 0x225a <DIO_enumGetPinValue>
				switch(local_u8SwitchVal)
    2a42:	89 81       	ldd	r24, Y+1	; 0x01
    2a44:	28 2f       	mov	r18, r24
    2a46:	30 e0       	ldi	r19, 0x00	; 0
    2a48:	38 87       	std	Y+8, r19	; 0x08
    2a4a:	2f 83       	std	Y+7, r18	; 0x07
    2a4c:	8f 81       	ldd	r24, Y+7	; 0x07
    2a4e:	98 85       	ldd	r25, Y+8	; 0x08
    2a50:	00 97       	sbiw	r24, 0x00	; 0
    2a52:	51 f0       	breq	.+20     	; 0x2a68 <SWITCH_voidGetState+0xbe>
    2a54:	2f 81       	ldd	r18, Y+7	; 0x07
    2a56:	38 85       	ldd	r19, Y+8	; 0x08
    2a58:	21 30       	cpi	r18, 0x01	; 1
    2a5a:	31 05       	cpc	r19, r1
    2a5c:	49 f4       	brne	.+18     	; 0x2a70 <SWITCH_voidGetState+0xc6>
				{
				case DIO_PIN_HIGH:
					*copy_pu8SwitchState = SWITCH_NOT_PRESSED;
    2a5e:	ed 81       	ldd	r30, Y+5	; 0x05
    2a60:	fe 81       	ldd	r31, Y+6	; 0x06
    2a62:	82 e0       	ldi	r24, 0x02	; 2
    2a64:	80 83       	st	Z, r24
    2a66:	04 c0       	rjmp	.+8      	; 0x2a70 <SWITCH_voidGetState+0xc6>
					break;

				case DIO_PIN_LOW:
					*copy_pu8SwitchState = SWITCH_PRESSED;
    2a68:	ed 81       	ldd	r30, Y+5	; 0x05
    2a6a:	fe 81       	ldd	r31, Y+6	; 0x06
    2a6c:	81 e0       	ldi	r24, 0x01	; 1
    2a6e:	80 83       	st	Z, r24
	}
	else
	{
		// return Error State
	}
}
    2a70:	2c 96       	adiw	r28, 0x0c	; 12
    2a72:	0f b6       	in	r0, 0x3f	; 63
    2a74:	f8 94       	cli
    2a76:	de bf       	out	0x3e, r29	; 62
    2a78:	0f be       	out	0x3f, r0	; 63
    2a7a:	cd bf       	out	0x3d, r28	; 61
    2a7c:	cf 91       	pop	r28
    2a7e:	df 91       	pop	r29
    2a80:	08 95       	ret

00002a82 <SERVO_voidInit>:
#include "DIO_interface.h"
#include "PWM1_interface.h"
/************************************************************************************************************************************************/
// Function to initialize the servo motor
void SERVO_voidInit(void)
{
    2a82:	df 93       	push	r29
    2a84:	cf 93       	push	r28
    2a86:	cd b7       	in	r28, 0x3d	; 61
    2a88:	de b7       	in	r29, 0x3e	; 62
    DIO_enumSetPinDirection(DIO_PORTD, DIO_PIN5, DIO_PIN_OUTPUT); // Set PD5 (OC1A) as output
    2a8a:	83 e0       	ldi	r24, 0x03	; 3
    2a8c:	65 e0       	ldi	r22, 0x05	; 5
    2a8e:	41 e0       	ldi	r20, 0x01	; 1
    2a90:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
    PWM1_voidInit(); // Initialize PWM1
    2a94:	0e 94 86 0b 	call	0x170c	; 0x170c <PWM1_voidInit>
}
    2a98:	cf 91       	pop	r28
    2a9a:	df 91       	pop	r29
    2a9c:	08 95       	ret

00002a9e <SERVO_voidOn>:
/************************************************************************************************************************************************/
// Function to turn on the servo motor (set to 90 degrees)
void SERVO_voidOn(void)
{
    2a9e:	df 93       	push	r29
    2aa0:	cf 93       	push	r28
    2aa2:	cd b7       	in	r28, 0x3d	; 61
    2aa4:	de b7       	in	r29, 0x3e	; 62
    PWM1_voidGeneratePWM(50, 10); // Generate PWM signal with 10% duty cycle (+90 degrees)
    2aa6:	82 e3       	ldi	r24, 0x32	; 50
    2aa8:	90 e0       	ldi	r25, 0x00	; 0
    2aaa:	40 e0       	ldi	r20, 0x00	; 0
    2aac:	50 e0       	ldi	r21, 0x00	; 0
    2aae:	60 e2       	ldi	r22, 0x20	; 32
    2ab0:	71 e4       	ldi	r23, 0x41	; 65
    2ab2:	0e 94 b7 0b 	call	0x176e	; 0x176e <PWM1_voidGeneratePWM>
}
    2ab6:	cf 91       	pop	r28
    2ab8:	df 91       	pop	r29
    2aba:	08 95       	ret

00002abc <SERVO_voidOff>:
/************************************************************************************************************************************************/
// Function to turn off the servo motor (stop PWM)
void SERVO_voidOff(void)
{
    2abc:	df 93       	push	r29
    2abe:	cf 93       	push	r28
    2ac0:	cd b7       	in	r28, 0x3d	; 61
    2ac2:	de b7       	in	r29, 0x3e	; 62
	PWM1_voidGeneratePWM(50, 7.5); // Generate PWM signal with 7.5% duty cycle (0 degrees)
    2ac4:	82 e3       	ldi	r24, 0x32	; 50
    2ac6:	90 e0       	ldi	r25, 0x00	; 0
    2ac8:	40 e0       	ldi	r20, 0x00	; 0
    2aca:	50 e0       	ldi	r21, 0x00	; 0
    2acc:	60 ef       	ldi	r22, 0xF0	; 240
    2ace:	70 e4       	ldi	r23, 0x40	; 64
    2ad0:	0e 94 b7 0b 	call	0x176e	; 0x176e <PWM1_voidGeneratePWM>

}
    2ad4:	cf 91       	pop	r28
    2ad6:	df 91       	pop	r29
    2ad8:	08 95       	ret

00002ada <SERVO_voidSetPosition>:
/************************************************************************************************************************************************/
// Function to set the angle of the servo motor
void SERVO_voidSetPosition (s8 copy_s8Angle)
{
    2ada:	df 93       	push	r29
    2adc:	cf 93       	push	r28
    2ade:	00 d0       	rcall	.+0      	; 0x2ae0 <SERVO_voidSetPosition+0x6>
    2ae0:	00 d0       	rcall	.+0      	; 0x2ae2 <SERVO_voidSetPosition+0x8>
    2ae2:	0f 92       	push	r0
    2ae4:	cd b7       	in	r28, 0x3d	; 61
    2ae6:	de b7       	in	r29, 0x3e	; 62
    2ae8:	8d 83       	std	Y+5, r24	; 0x05
    // Ensure the input angle is within the valid range of -90 to +90
    if (copy_s8Angle < -90)
    2aea:	8d 81       	ldd	r24, Y+5	; 0x05
    2aec:	86 3a       	cpi	r24, 0xA6	; 166
    2aee:	1c f4       	brge	.+6      	; 0x2af6 <SERVO_voidSetPosition+0x1c>
    {
        copy_s8Angle = -90;
    2af0:	86 ea       	ldi	r24, 0xA6	; 166
    2af2:	8d 83       	std	Y+5, r24	; 0x05
    2af4:	05 c0       	rjmp	.+10     	; 0x2b00 <SERVO_voidSetPosition+0x26>
    }
    else if (copy_s8Angle > 90)
    2af6:	8d 81       	ldd	r24, Y+5	; 0x05
    2af8:	8b 35       	cpi	r24, 0x5B	; 91
    2afa:	14 f0       	brlt	.+4      	; 0x2b00 <SERVO_voidSetPosition+0x26>
    {
        copy_s8Angle = 90;
    2afc:	8a e5       	ldi	r24, 0x5A	; 90
    2afe:	8d 83       	std	Y+5, r24	; 0x05
    }

    // Convert angle to duty cycle for PWM (mapping -90 to +90 degrees to 5-10% duty cycle)
    f32 local_f32DutyCycle = ((copy_s8Angle + 90) / 180.0f * 5.0f) + 5.0f;
    2b00:	8d 81       	ldd	r24, Y+5	; 0x05
    2b02:	99 27       	eor	r25, r25
    2b04:	87 fd       	sbrc	r24, 7
    2b06:	90 95       	com	r25
    2b08:	86 5a       	subi	r24, 0xA6	; 166
    2b0a:	9f 4f       	sbci	r25, 0xFF	; 255
    2b0c:	aa 27       	eor	r26, r26
    2b0e:	97 fd       	sbrc	r25, 7
    2b10:	a0 95       	com	r26
    2b12:	ba 2f       	mov	r27, r26
    2b14:	bc 01       	movw	r22, r24
    2b16:	cd 01       	movw	r24, r26
    2b18:	0e 94 85 04 	call	0x90a	; 0x90a <__floatsisf>
    2b1c:	dc 01       	movw	r26, r24
    2b1e:	cb 01       	movw	r24, r22
    2b20:	bc 01       	movw	r22, r24
    2b22:	cd 01       	movw	r24, r26
    2b24:	20 e0       	ldi	r18, 0x00	; 0
    2b26:	30 e0       	ldi	r19, 0x00	; 0
    2b28:	44 e3       	ldi	r20, 0x34	; 52
    2b2a:	53 e4       	ldi	r21, 0x43	; 67
    2b2c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2b30:	dc 01       	movw	r26, r24
    2b32:	cb 01       	movw	r24, r22
    2b34:	bc 01       	movw	r22, r24
    2b36:	cd 01       	movw	r24, r26
    2b38:	20 e0       	ldi	r18, 0x00	; 0
    2b3a:	30 e0       	ldi	r19, 0x00	; 0
    2b3c:	40 ea       	ldi	r20, 0xA0	; 160
    2b3e:	50 e4       	ldi	r21, 0x40	; 64
    2b40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b44:	dc 01       	movw	r26, r24
    2b46:	cb 01       	movw	r24, r22
    2b48:	bc 01       	movw	r22, r24
    2b4a:	cd 01       	movw	r24, r26
    2b4c:	20 e0       	ldi	r18, 0x00	; 0
    2b4e:	30 e0       	ldi	r19, 0x00	; 0
    2b50:	40 ea       	ldi	r20, 0xA0	; 160
    2b52:	50 e4       	ldi	r21, 0x40	; 64
    2b54:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    2b58:	dc 01       	movw	r26, r24
    2b5a:	cb 01       	movw	r24, r22
    2b5c:	89 83       	std	Y+1, r24	; 0x01
    2b5e:	9a 83       	std	Y+2, r25	; 0x02
    2b60:	ab 83       	std	Y+3, r26	; 0x03
    2b62:	bc 83       	std	Y+4, r27	; 0x04

    // Generate PWM signal with calculated duty cycle
    PWM1_voidGeneratePWM(50, local_f32DutyCycle); // Assuming 50Hz frequency for the servo motor
    2b64:	29 81       	ldd	r18, Y+1	; 0x01
    2b66:	3a 81       	ldd	r19, Y+2	; 0x02
    2b68:	4b 81       	ldd	r20, Y+3	; 0x03
    2b6a:	5c 81       	ldd	r21, Y+4	; 0x04
    2b6c:	82 e3       	ldi	r24, 0x32	; 50
    2b6e:	90 e0       	ldi	r25, 0x00	; 0
    2b70:	ba 01       	movw	r22, r20
    2b72:	a9 01       	movw	r20, r18
    2b74:	0e 94 b7 0b 	call	0x176e	; 0x176e <PWM1_voidGeneratePWM>
}
    2b78:	0f 90       	pop	r0
    2b7a:	0f 90       	pop	r0
    2b7c:	0f 90       	pop	r0
    2b7e:	0f 90       	pop	r0
    2b80:	0f 90       	pop	r0
    2b82:	cf 91       	pop	r28
    2b84:	df 91       	pop	r29
    2b86:	08 95       	ret

00002b88 <LCD_voidInit>:
* Breif : This Function Apply initialization sequence for LCD module
* Parameters : nothing
* return : nothing
*/
LCD_voidInit               (void)
{
    2b88:	0f 93       	push	r16
    2b8a:	1f 93       	push	r17
    2b8c:	df 93       	push	r29
    2b8e:	cf 93       	push	r28
    2b90:	cd b7       	in	r28, 0x3d	; 61
    2b92:	de b7       	in	r29, 0x3e	; 62
    2b94:	cc 54       	subi	r28, 0x4C	; 76
    2b96:	d0 40       	sbci	r29, 0x00	; 0
    2b98:	0f b6       	in	r0, 0x3f	; 63
    2b9a:	f8 94       	cli
    2b9c:	de bf       	out	0x3e, r29	; 62
    2b9e:	0f be       	out	0x3f, r0	; 63
    2ba0:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinDirection(LCD_RS_PORT, LCD_RS_PIN, DIO_PIN_OUTPUT);
    2ba2:	81 e0       	ldi	r24, 0x01	; 1
    2ba4:	61 e0       	ldi	r22, 0x01	; 1
    2ba6:	41 e0       	ldi	r20, 0x01	; 1
    2ba8:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection(LCD_RW_PORT, LCD_RW_PIN, DIO_PIN_OUTPUT);
    2bac:	81 e0       	ldi	r24, 0x01	; 1
    2bae:	62 e0       	ldi	r22, 0x02	; 2
    2bb0:	41 e0       	ldi	r20, 0x01	; 1
    2bb2:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection(LCD_EN_PORT ,LCD_EN_PIN , DIO_PIN_OUTPUT);
    2bb6:	81 e0       	ldi	r24, 0x01	; 1
    2bb8:	63 e0       	ldi	r22, 0x03	; 3
    2bba:	41 e0       	ldi	r20, 0x01	; 1
    2bbc:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

#elif   LCD_MODE ==  LCD_4_BIT_MODE
	// Intialize LCD pins As OutPut Pins

		DIO_enumSetPinDirection(LCD_D4_PORT, LCD_D4_PIN, DIO_PIN_OUTPUT);
    2bc0:	80 e0       	ldi	r24, 0x00	; 0
    2bc2:	64 e0       	ldi	r22, 0x04	; 4
    2bc4:	41 e0       	ldi	r20, 0x01	; 1
    2bc6:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
		DIO_enumSetPinDirection(LCD_D5_PORT, LCD_D5_PIN, DIO_PIN_OUTPUT);
    2bca:	80 e0       	ldi	r24, 0x00	; 0
    2bcc:	65 e0       	ldi	r22, 0x05	; 5
    2bce:	41 e0       	ldi	r20, 0x01	; 1
    2bd0:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
		DIO_enumSetPinDirection(LCD_D6_PORT, LCD_D6_PIN, DIO_PIN_OUTPUT);
    2bd4:	80 e0       	ldi	r24, 0x00	; 0
    2bd6:	66 e0       	ldi	r22, 0x06	; 6
    2bd8:	41 e0       	ldi	r20, 0x01	; 1
    2bda:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
		DIO_enumSetPinDirection(LCD_D7_PORT, LCD_D7_PIN, DIO_PIN_OUTPUT);
    2bde:	80 e0       	ldi	r24, 0x00	; 0
    2be0:	67 e0       	ldi	r22, 0x07	; 7
    2be2:	41 e0       	ldi	r20, 0x01	; 1
    2be4:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
    2be8:	fe 01       	movw	r30, r28
    2bea:	e7 5b       	subi	r30, 0xB7	; 183
    2bec:	ff 4f       	sbci	r31, 0xFF	; 255
    2bee:	80 e0       	ldi	r24, 0x00	; 0
    2bf0:	90 e0       	ldi	r25, 0x00	; 0
    2bf2:	ac e0       	ldi	r26, 0x0C	; 12
    2bf4:	b2 e4       	ldi	r27, 0x42	; 66
    2bf6:	80 83       	st	Z, r24
    2bf8:	91 83       	std	Z+1, r25	; 0x01
    2bfa:	a2 83       	std	Z+2, r26	; 0x02
    2bfc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2bfe:	8e 01       	movw	r16, r28
    2c00:	0b 5b       	subi	r16, 0xBB	; 187
    2c02:	1f 4f       	sbci	r17, 0xFF	; 255
    2c04:	fe 01       	movw	r30, r28
    2c06:	e7 5b       	subi	r30, 0xB7	; 183
    2c08:	ff 4f       	sbci	r31, 0xFF	; 255
    2c0a:	60 81       	ld	r22, Z
    2c0c:	71 81       	ldd	r23, Z+1	; 0x01
    2c0e:	82 81       	ldd	r24, Z+2	; 0x02
    2c10:	93 81       	ldd	r25, Z+3	; 0x03
    2c12:	20 e0       	ldi	r18, 0x00	; 0
    2c14:	30 e0       	ldi	r19, 0x00	; 0
    2c16:	4a e7       	ldi	r20, 0x7A	; 122
    2c18:	55 e4       	ldi	r21, 0x45	; 69
    2c1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c1e:	dc 01       	movw	r26, r24
    2c20:	cb 01       	movw	r24, r22
    2c22:	f8 01       	movw	r30, r16
    2c24:	80 83       	st	Z, r24
    2c26:	91 83       	std	Z+1, r25	; 0x01
    2c28:	a2 83       	std	Z+2, r26	; 0x02
    2c2a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2c2c:	fe 01       	movw	r30, r28
    2c2e:	eb 5b       	subi	r30, 0xBB	; 187
    2c30:	ff 4f       	sbci	r31, 0xFF	; 255
    2c32:	60 81       	ld	r22, Z
    2c34:	71 81       	ldd	r23, Z+1	; 0x01
    2c36:	82 81       	ldd	r24, Z+2	; 0x02
    2c38:	93 81       	ldd	r25, Z+3	; 0x03
    2c3a:	20 e0       	ldi	r18, 0x00	; 0
    2c3c:	30 e0       	ldi	r19, 0x00	; 0
    2c3e:	40 e8       	ldi	r20, 0x80	; 128
    2c40:	5f e3       	ldi	r21, 0x3F	; 63
    2c42:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2c46:	88 23       	and	r24, r24
    2c48:	44 f4       	brge	.+16     	; 0x2c5a <LCD_voidInit+0xd2>
		__ticks = 1;
    2c4a:	fe 01       	movw	r30, r28
    2c4c:	ed 5b       	subi	r30, 0xBD	; 189
    2c4e:	ff 4f       	sbci	r31, 0xFF	; 255
    2c50:	81 e0       	ldi	r24, 0x01	; 1
    2c52:	90 e0       	ldi	r25, 0x00	; 0
    2c54:	91 83       	std	Z+1, r25	; 0x01
    2c56:	80 83       	st	Z, r24
    2c58:	64 c0       	rjmp	.+200    	; 0x2d22 <LCD_voidInit+0x19a>
	else if (__tmp > 65535)
    2c5a:	fe 01       	movw	r30, r28
    2c5c:	eb 5b       	subi	r30, 0xBB	; 187
    2c5e:	ff 4f       	sbci	r31, 0xFF	; 255
    2c60:	60 81       	ld	r22, Z
    2c62:	71 81       	ldd	r23, Z+1	; 0x01
    2c64:	82 81       	ldd	r24, Z+2	; 0x02
    2c66:	93 81       	ldd	r25, Z+3	; 0x03
    2c68:	20 e0       	ldi	r18, 0x00	; 0
    2c6a:	3f ef       	ldi	r19, 0xFF	; 255
    2c6c:	4f e7       	ldi	r20, 0x7F	; 127
    2c6e:	57 e4       	ldi	r21, 0x47	; 71
    2c70:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2c74:	18 16       	cp	r1, r24
    2c76:	0c f0       	brlt	.+2      	; 0x2c7a <LCD_voidInit+0xf2>
    2c78:	43 c0       	rjmp	.+134    	; 0x2d00 <LCD_voidInit+0x178>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c7a:	fe 01       	movw	r30, r28
    2c7c:	e7 5b       	subi	r30, 0xB7	; 183
    2c7e:	ff 4f       	sbci	r31, 0xFF	; 255
    2c80:	60 81       	ld	r22, Z
    2c82:	71 81       	ldd	r23, Z+1	; 0x01
    2c84:	82 81       	ldd	r24, Z+2	; 0x02
    2c86:	93 81       	ldd	r25, Z+3	; 0x03
    2c88:	20 e0       	ldi	r18, 0x00	; 0
    2c8a:	30 e0       	ldi	r19, 0x00	; 0
    2c8c:	40 e2       	ldi	r20, 0x20	; 32
    2c8e:	51 e4       	ldi	r21, 0x41	; 65
    2c90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c94:	dc 01       	movw	r26, r24
    2c96:	cb 01       	movw	r24, r22
    2c98:	8e 01       	movw	r16, r28
    2c9a:	0d 5b       	subi	r16, 0xBD	; 189
    2c9c:	1f 4f       	sbci	r17, 0xFF	; 255
    2c9e:	bc 01       	movw	r22, r24
    2ca0:	cd 01       	movw	r24, r26
    2ca2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ca6:	dc 01       	movw	r26, r24
    2ca8:	cb 01       	movw	r24, r22
    2caa:	f8 01       	movw	r30, r16
    2cac:	91 83       	std	Z+1, r25	; 0x01
    2cae:	80 83       	st	Z, r24
    2cb0:	1f c0       	rjmp	.+62     	; 0x2cf0 <LCD_voidInit+0x168>
    2cb2:	fe 01       	movw	r30, r28
    2cb4:	ef 5b       	subi	r30, 0xBF	; 191
    2cb6:	ff 4f       	sbci	r31, 0xFF	; 255
    2cb8:	80 e9       	ldi	r24, 0x90	; 144
    2cba:	91 e0       	ldi	r25, 0x01	; 1
    2cbc:	91 83       	std	Z+1, r25	; 0x01
    2cbe:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2cc0:	fe 01       	movw	r30, r28
    2cc2:	ef 5b       	subi	r30, 0xBF	; 191
    2cc4:	ff 4f       	sbci	r31, 0xFF	; 255
    2cc6:	80 81       	ld	r24, Z
    2cc8:	91 81       	ldd	r25, Z+1	; 0x01
    2cca:	01 97       	sbiw	r24, 0x01	; 1
    2ccc:	f1 f7       	brne	.-4      	; 0x2cca <LCD_voidInit+0x142>
    2cce:	fe 01       	movw	r30, r28
    2cd0:	ef 5b       	subi	r30, 0xBF	; 191
    2cd2:	ff 4f       	sbci	r31, 0xFF	; 255
    2cd4:	91 83       	std	Z+1, r25	; 0x01
    2cd6:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cd8:	de 01       	movw	r26, r28
    2cda:	ad 5b       	subi	r26, 0xBD	; 189
    2cdc:	bf 4f       	sbci	r27, 0xFF	; 255
    2cde:	fe 01       	movw	r30, r28
    2ce0:	ed 5b       	subi	r30, 0xBD	; 189
    2ce2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ce4:	80 81       	ld	r24, Z
    2ce6:	91 81       	ldd	r25, Z+1	; 0x01
    2ce8:	01 97       	sbiw	r24, 0x01	; 1
    2cea:	11 96       	adiw	r26, 0x01	; 1
    2cec:	9c 93       	st	X, r25
    2cee:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2cf0:	fe 01       	movw	r30, r28
    2cf2:	ed 5b       	subi	r30, 0xBD	; 189
    2cf4:	ff 4f       	sbci	r31, 0xFF	; 255
    2cf6:	80 81       	ld	r24, Z
    2cf8:	91 81       	ldd	r25, Z+1	; 0x01
    2cfa:	00 97       	sbiw	r24, 0x00	; 0
    2cfc:	d1 f6       	brne	.-76     	; 0x2cb2 <LCD_voidInit+0x12a>
    2cfe:	24 c0       	rjmp	.+72     	; 0x2d48 <LCD_voidInit+0x1c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d00:	8e 01       	movw	r16, r28
    2d02:	0d 5b       	subi	r16, 0xBD	; 189
    2d04:	1f 4f       	sbci	r17, 0xFF	; 255
    2d06:	fe 01       	movw	r30, r28
    2d08:	eb 5b       	subi	r30, 0xBB	; 187
    2d0a:	ff 4f       	sbci	r31, 0xFF	; 255
    2d0c:	60 81       	ld	r22, Z
    2d0e:	71 81       	ldd	r23, Z+1	; 0x01
    2d10:	82 81       	ldd	r24, Z+2	; 0x02
    2d12:	93 81       	ldd	r25, Z+3	; 0x03
    2d14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d18:	dc 01       	movw	r26, r24
    2d1a:	cb 01       	movw	r24, r22
    2d1c:	f8 01       	movw	r30, r16
    2d1e:	91 83       	std	Z+1, r25	; 0x01
    2d20:	80 83       	st	Z, r24
    2d22:	fe 01       	movw	r30, r28
    2d24:	ed 5b       	subi	r30, 0xBD	; 189
    2d26:	ff 4f       	sbci	r31, 0xFF	; 255
    2d28:	80 81       	ld	r24, Z
    2d2a:	91 81       	ldd	r25, Z+1	; 0x01
    2d2c:	fe 01       	movw	r30, r28
    2d2e:	ff 96       	adiw	r30, 0x3f	; 63
    2d30:	91 83       	std	Z+1, r25	; 0x01
    2d32:	80 83       	st	Z, r24
    2d34:	fe 01       	movw	r30, r28
    2d36:	ff 96       	adiw	r30, 0x3f	; 63
    2d38:	80 81       	ld	r24, Z
    2d3a:	91 81       	ldd	r25, Z+1	; 0x01
    2d3c:	01 97       	sbiw	r24, 0x01	; 1
    2d3e:	f1 f7       	brne	.-4      	; 0x2d3c <LCD_voidInit+0x1b4>
    2d40:	fe 01       	movw	r30, r28
    2d42:	ff 96       	adiw	r30, 0x3f	; 63
    2d44:	91 83       	std	Z+1, r25	; 0x01
    2d46:	80 83       	st	Z, r24

		_delay_ms(35);

		/* Function Set (2Lines, 5*7 font)*/
			// set Rs pin = 0 (command)
			DIO_enumSetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_PIN_LOW);
    2d48:	81 e0       	ldi	r24, 0x01	; 1
    2d4a:	61 e0       	ldi	r22, 0x01	; 1
    2d4c:	40 e0       	ldi	r20, 0x00	; 0
    2d4e:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
			// set RW pin = 0 (write)
			DIO_enumSetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_PIN_LOW);
    2d52:	81 e0       	ldi	r24, 0x01	; 1
    2d54:	62 e0       	ldi	r22, 0x02	; 2
    2d56:	40 e0       	ldi	r20, 0x00	; 0
    2d58:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>

			PRV_voidWriteHalfPort(0b0010);
    2d5c:	82 e0       	ldi	r24, 0x02	; 2
    2d5e:	0e 94 c8 1c 	call	0x3990	; 0x3990 <PRV_voidWriteHalfPort>
			PRV_voidEnableTriggerWrite();
    2d62:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <PRV_voidEnableTriggerWrite>
			LCD_voidSendCommand(0b00101000);
    2d66:	88 e2       	ldi	r24, 0x28	; 40
    2d68:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    2d6c:	80 e0       	ldi	r24, 0x00	; 0
    2d6e:	90 e0       	ldi	r25, 0x00	; 0
    2d70:	a4 e3       	ldi	r26, 0x34	; 52
    2d72:	b2 e4       	ldi	r27, 0x42	; 66
    2d74:	8b af       	std	Y+59, r24	; 0x3b
    2d76:	9c af       	std	Y+60, r25	; 0x3c
    2d78:	ad af       	std	Y+61, r26	; 0x3d
    2d7a:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2d7c:	6b ad       	ldd	r22, Y+59	; 0x3b
    2d7e:	7c ad       	ldd	r23, Y+60	; 0x3c
    2d80:	8d ad       	ldd	r24, Y+61	; 0x3d
    2d82:	9e ad       	ldd	r25, Y+62	; 0x3e
    2d84:	2b ea       	ldi	r18, 0xAB	; 171
    2d86:	3a ea       	ldi	r19, 0xAA	; 170
    2d88:	4a ea       	ldi	r20, 0xAA	; 170
    2d8a:	50 e4       	ldi	r21, 0x40	; 64
    2d8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d90:	dc 01       	movw	r26, r24
    2d92:	cb 01       	movw	r24, r22
    2d94:	8f ab       	std	Y+55, r24	; 0x37
    2d96:	98 af       	std	Y+56, r25	; 0x38
    2d98:	a9 af       	std	Y+57, r26	; 0x39
    2d9a:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    2d9c:	6f a9       	ldd	r22, Y+55	; 0x37
    2d9e:	78 ad       	ldd	r23, Y+56	; 0x38
    2da0:	89 ad       	ldd	r24, Y+57	; 0x39
    2da2:	9a ad       	ldd	r25, Y+58	; 0x3a
    2da4:	20 e0       	ldi	r18, 0x00	; 0
    2da6:	30 e0       	ldi	r19, 0x00	; 0
    2da8:	40 e8       	ldi	r20, 0x80	; 128
    2daa:	5f e3       	ldi	r21, 0x3F	; 63
    2dac:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2db0:	88 23       	and	r24, r24
    2db2:	1c f4       	brge	.+6      	; 0x2dba <LCD_voidInit+0x232>
		__ticks = 1;
    2db4:	81 e0       	ldi	r24, 0x01	; 1
    2db6:	8e ab       	std	Y+54, r24	; 0x36
    2db8:	91 c0       	rjmp	.+290    	; 0x2edc <LCD_voidInit+0x354>
	else if (__tmp > 255)
    2dba:	6f a9       	ldd	r22, Y+55	; 0x37
    2dbc:	78 ad       	ldd	r23, Y+56	; 0x38
    2dbe:	89 ad       	ldd	r24, Y+57	; 0x39
    2dc0:	9a ad       	ldd	r25, Y+58	; 0x3a
    2dc2:	20 e0       	ldi	r18, 0x00	; 0
    2dc4:	30 e0       	ldi	r19, 0x00	; 0
    2dc6:	4f e7       	ldi	r20, 0x7F	; 127
    2dc8:	53 e4       	ldi	r21, 0x43	; 67
    2dca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2dce:	18 16       	cp	r1, r24
    2dd0:	0c f0       	brlt	.+2      	; 0x2dd4 <LCD_voidInit+0x24c>
    2dd2:	7b c0       	rjmp	.+246    	; 0x2eca <LCD_voidInit+0x342>
	{
		_delay_ms(__us / 1000.0);
    2dd4:	6b ad       	ldd	r22, Y+59	; 0x3b
    2dd6:	7c ad       	ldd	r23, Y+60	; 0x3c
    2dd8:	8d ad       	ldd	r24, Y+61	; 0x3d
    2dda:	9e ad       	ldd	r25, Y+62	; 0x3e
    2ddc:	20 e0       	ldi	r18, 0x00	; 0
    2dde:	30 e0       	ldi	r19, 0x00	; 0
    2de0:	4a e7       	ldi	r20, 0x7A	; 122
    2de2:	54 e4       	ldi	r21, 0x44	; 68
    2de4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2de8:	dc 01       	movw	r26, r24
    2dea:	cb 01       	movw	r24, r22
    2dec:	8a ab       	std	Y+50, r24	; 0x32
    2dee:	9b ab       	std	Y+51, r25	; 0x33
    2df0:	ac ab       	std	Y+52, r26	; 0x34
    2df2:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2df4:	6a a9       	ldd	r22, Y+50	; 0x32
    2df6:	7b a9       	ldd	r23, Y+51	; 0x33
    2df8:	8c a9       	ldd	r24, Y+52	; 0x34
    2dfa:	9d a9       	ldd	r25, Y+53	; 0x35
    2dfc:	20 e0       	ldi	r18, 0x00	; 0
    2dfe:	30 e0       	ldi	r19, 0x00	; 0
    2e00:	4a e7       	ldi	r20, 0x7A	; 122
    2e02:	55 e4       	ldi	r21, 0x45	; 69
    2e04:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e08:	dc 01       	movw	r26, r24
    2e0a:	cb 01       	movw	r24, r22
    2e0c:	8e a7       	std	Y+46, r24	; 0x2e
    2e0e:	9f a7       	std	Y+47, r25	; 0x2f
    2e10:	a8 ab       	std	Y+48, r26	; 0x30
    2e12:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    2e14:	6e a5       	ldd	r22, Y+46	; 0x2e
    2e16:	7f a5       	ldd	r23, Y+47	; 0x2f
    2e18:	88 a9       	ldd	r24, Y+48	; 0x30
    2e1a:	99 a9       	ldd	r25, Y+49	; 0x31
    2e1c:	20 e0       	ldi	r18, 0x00	; 0
    2e1e:	30 e0       	ldi	r19, 0x00	; 0
    2e20:	40 e8       	ldi	r20, 0x80	; 128
    2e22:	5f e3       	ldi	r21, 0x3F	; 63
    2e24:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e28:	88 23       	and	r24, r24
    2e2a:	2c f4       	brge	.+10     	; 0x2e36 <LCD_voidInit+0x2ae>
		__ticks = 1;
    2e2c:	81 e0       	ldi	r24, 0x01	; 1
    2e2e:	90 e0       	ldi	r25, 0x00	; 0
    2e30:	9d a7       	std	Y+45, r25	; 0x2d
    2e32:	8c a7       	std	Y+44, r24	; 0x2c
    2e34:	3f c0       	rjmp	.+126    	; 0x2eb4 <LCD_voidInit+0x32c>
	else if (__tmp > 65535)
    2e36:	6e a5       	ldd	r22, Y+46	; 0x2e
    2e38:	7f a5       	ldd	r23, Y+47	; 0x2f
    2e3a:	88 a9       	ldd	r24, Y+48	; 0x30
    2e3c:	99 a9       	ldd	r25, Y+49	; 0x31
    2e3e:	20 e0       	ldi	r18, 0x00	; 0
    2e40:	3f ef       	ldi	r19, 0xFF	; 255
    2e42:	4f e7       	ldi	r20, 0x7F	; 127
    2e44:	57 e4       	ldi	r21, 0x47	; 71
    2e46:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e4a:	18 16       	cp	r1, r24
    2e4c:	4c f5       	brge	.+82     	; 0x2ea0 <LCD_voidInit+0x318>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e4e:	6a a9       	ldd	r22, Y+50	; 0x32
    2e50:	7b a9       	ldd	r23, Y+51	; 0x33
    2e52:	8c a9       	ldd	r24, Y+52	; 0x34
    2e54:	9d a9       	ldd	r25, Y+53	; 0x35
    2e56:	20 e0       	ldi	r18, 0x00	; 0
    2e58:	30 e0       	ldi	r19, 0x00	; 0
    2e5a:	40 e2       	ldi	r20, 0x20	; 32
    2e5c:	51 e4       	ldi	r21, 0x41	; 65
    2e5e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e62:	dc 01       	movw	r26, r24
    2e64:	cb 01       	movw	r24, r22
    2e66:	bc 01       	movw	r22, r24
    2e68:	cd 01       	movw	r24, r26
    2e6a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e6e:	dc 01       	movw	r26, r24
    2e70:	cb 01       	movw	r24, r22
    2e72:	9d a7       	std	Y+45, r25	; 0x2d
    2e74:	8c a7       	std	Y+44, r24	; 0x2c
    2e76:	0f c0       	rjmp	.+30     	; 0x2e96 <LCD_voidInit+0x30e>
    2e78:	80 e9       	ldi	r24, 0x90	; 144
    2e7a:	91 e0       	ldi	r25, 0x01	; 1
    2e7c:	9b a7       	std	Y+43, r25	; 0x2b
    2e7e:	8a a7       	std	Y+42, r24	; 0x2a
    2e80:	8a a5       	ldd	r24, Y+42	; 0x2a
    2e82:	9b a5       	ldd	r25, Y+43	; 0x2b
    2e84:	01 97       	sbiw	r24, 0x01	; 1
    2e86:	f1 f7       	brne	.-4      	; 0x2e84 <LCD_voidInit+0x2fc>
    2e88:	9b a7       	std	Y+43, r25	; 0x2b
    2e8a:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e8c:	8c a5       	ldd	r24, Y+44	; 0x2c
    2e8e:	9d a5       	ldd	r25, Y+45	; 0x2d
    2e90:	01 97       	sbiw	r24, 0x01	; 1
    2e92:	9d a7       	std	Y+45, r25	; 0x2d
    2e94:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e96:	8c a5       	ldd	r24, Y+44	; 0x2c
    2e98:	9d a5       	ldd	r25, Y+45	; 0x2d
    2e9a:	00 97       	sbiw	r24, 0x00	; 0
    2e9c:	69 f7       	brne	.-38     	; 0x2e78 <LCD_voidInit+0x2f0>
    2e9e:	24 c0       	rjmp	.+72     	; 0x2ee8 <LCD_voidInit+0x360>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ea0:	6e a5       	ldd	r22, Y+46	; 0x2e
    2ea2:	7f a5       	ldd	r23, Y+47	; 0x2f
    2ea4:	88 a9       	ldd	r24, Y+48	; 0x30
    2ea6:	99 a9       	ldd	r25, Y+49	; 0x31
    2ea8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eac:	dc 01       	movw	r26, r24
    2eae:	cb 01       	movw	r24, r22
    2eb0:	9d a7       	std	Y+45, r25	; 0x2d
    2eb2:	8c a7       	std	Y+44, r24	; 0x2c
    2eb4:	8c a5       	ldd	r24, Y+44	; 0x2c
    2eb6:	9d a5       	ldd	r25, Y+45	; 0x2d
    2eb8:	99 a7       	std	Y+41, r25	; 0x29
    2eba:	88 a7       	std	Y+40, r24	; 0x28
    2ebc:	88 a5       	ldd	r24, Y+40	; 0x28
    2ebe:	99 a5       	ldd	r25, Y+41	; 0x29
    2ec0:	01 97       	sbiw	r24, 0x01	; 1
    2ec2:	f1 f7       	brne	.-4      	; 0x2ec0 <LCD_voidInit+0x338>
    2ec4:	99 a7       	std	Y+41, r25	; 0x29
    2ec6:	88 a7       	std	Y+40, r24	; 0x28
    2ec8:	0f c0       	rjmp	.+30     	; 0x2ee8 <LCD_voidInit+0x360>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2eca:	6f a9       	ldd	r22, Y+55	; 0x37
    2ecc:	78 ad       	ldd	r23, Y+56	; 0x38
    2ece:	89 ad       	ldd	r24, Y+57	; 0x39
    2ed0:	9a ad       	ldd	r25, Y+58	; 0x3a
    2ed2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ed6:	dc 01       	movw	r26, r24
    2ed8:	cb 01       	movw	r24, r22
    2eda:	8e ab       	std	Y+54, r24	; 0x36
    2edc:	8e a9       	ldd	r24, Y+54	; 0x36
    2ede:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2ee0:	8f a1       	ldd	r24, Y+39	; 0x27
    2ee2:	8a 95       	dec	r24
    2ee4:	f1 f7       	brne	.-4      	; 0x2ee2 <LCD_voidInit+0x35a>
    2ee6:	8f a3       	std	Y+39, r24	; 0x27


#endif
		_delay_us(45); // wait more than 39 Ms
	    /* DISPLAY & Cursor (ON / OFF) Control (Display On, Cursor On, Blink On*/
	    LCD_voidSendCommand( DisplayOn_CursorOn);
    2ee8:	8f e0       	ldi	r24, 0x0F	; 15
    2eea:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    2eee:	80 e0       	ldi	r24, 0x00	; 0
    2ef0:	90 e0       	ldi	r25, 0x00	; 0
    2ef2:	a4 e3       	ldi	r26, 0x34	; 52
    2ef4:	b2 e4       	ldi	r27, 0x42	; 66
    2ef6:	8b a3       	std	Y+35, r24	; 0x23
    2ef8:	9c a3       	std	Y+36, r25	; 0x24
    2efa:	ad a3       	std	Y+37, r26	; 0x25
    2efc:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2efe:	6b a1       	ldd	r22, Y+35	; 0x23
    2f00:	7c a1       	ldd	r23, Y+36	; 0x24
    2f02:	8d a1       	ldd	r24, Y+37	; 0x25
    2f04:	9e a1       	ldd	r25, Y+38	; 0x26
    2f06:	2b ea       	ldi	r18, 0xAB	; 171
    2f08:	3a ea       	ldi	r19, 0xAA	; 170
    2f0a:	4a ea       	ldi	r20, 0xAA	; 170
    2f0c:	50 e4       	ldi	r21, 0x40	; 64
    2f0e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f12:	dc 01       	movw	r26, r24
    2f14:	cb 01       	movw	r24, r22
    2f16:	8f 8f       	std	Y+31, r24	; 0x1f
    2f18:	98 a3       	std	Y+32, r25	; 0x20
    2f1a:	a9 a3       	std	Y+33, r26	; 0x21
    2f1c:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    2f1e:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2f20:	78 a1       	ldd	r23, Y+32	; 0x20
    2f22:	89 a1       	ldd	r24, Y+33	; 0x21
    2f24:	9a a1       	ldd	r25, Y+34	; 0x22
    2f26:	20 e0       	ldi	r18, 0x00	; 0
    2f28:	30 e0       	ldi	r19, 0x00	; 0
    2f2a:	40 e8       	ldi	r20, 0x80	; 128
    2f2c:	5f e3       	ldi	r21, 0x3F	; 63
    2f2e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f32:	88 23       	and	r24, r24
    2f34:	1c f4       	brge	.+6      	; 0x2f3c <LCD_voidInit+0x3b4>
		__ticks = 1;
    2f36:	81 e0       	ldi	r24, 0x01	; 1
    2f38:	8e 8f       	std	Y+30, r24	; 0x1e
    2f3a:	91 c0       	rjmp	.+290    	; 0x305e <LCD_voidInit+0x4d6>
	else if (__tmp > 255)
    2f3c:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2f3e:	78 a1       	ldd	r23, Y+32	; 0x20
    2f40:	89 a1       	ldd	r24, Y+33	; 0x21
    2f42:	9a a1       	ldd	r25, Y+34	; 0x22
    2f44:	20 e0       	ldi	r18, 0x00	; 0
    2f46:	30 e0       	ldi	r19, 0x00	; 0
    2f48:	4f e7       	ldi	r20, 0x7F	; 127
    2f4a:	53 e4       	ldi	r21, 0x43	; 67
    2f4c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f50:	18 16       	cp	r1, r24
    2f52:	0c f0       	brlt	.+2      	; 0x2f56 <LCD_voidInit+0x3ce>
    2f54:	7b c0       	rjmp	.+246    	; 0x304c <LCD_voidInit+0x4c4>
	{
		_delay_ms(__us / 1000.0);
    2f56:	6b a1       	ldd	r22, Y+35	; 0x23
    2f58:	7c a1       	ldd	r23, Y+36	; 0x24
    2f5a:	8d a1       	ldd	r24, Y+37	; 0x25
    2f5c:	9e a1       	ldd	r25, Y+38	; 0x26
    2f5e:	20 e0       	ldi	r18, 0x00	; 0
    2f60:	30 e0       	ldi	r19, 0x00	; 0
    2f62:	4a e7       	ldi	r20, 0x7A	; 122
    2f64:	54 e4       	ldi	r21, 0x44	; 68
    2f66:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2f6a:	dc 01       	movw	r26, r24
    2f6c:	cb 01       	movw	r24, r22
    2f6e:	8a 8f       	std	Y+26, r24	; 0x1a
    2f70:	9b 8f       	std	Y+27, r25	; 0x1b
    2f72:	ac 8f       	std	Y+28, r26	; 0x1c
    2f74:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f76:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2f78:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2f7a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2f7c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2f7e:	20 e0       	ldi	r18, 0x00	; 0
    2f80:	30 e0       	ldi	r19, 0x00	; 0
    2f82:	4a e7       	ldi	r20, 0x7A	; 122
    2f84:	55 e4       	ldi	r21, 0x45	; 69
    2f86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f8a:	dc 01       	movw	r26, r24
    2f8c:	cb 01       	movw	r24, r22
    2f8e:	8e 8b       	std	Y+22, r24	; 0x16
    2f90:	9f 8b       	std	Y+23, r25	; 0x17
    2f92:	a8 8f       	std	Y+24, r26	; 0x18
    2f94:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    2f96:	6e 89       	ldd	r22, Y+22	; 0x16
    2f98:	7f 89       	ldd	r23, Y+23	; 0x17
    2f9a:	88 8d       	ldd	r24, Y+24	; 0x18
    2f9c:	99 8d       	ldd	r25, Y+25	; 0x19
    2f9e:	20 e0       	ldi	r18, 0x00	; 0
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	40 e8       	ldi	r20, 0x80	; 128
    2fa4:	5f e3       	ldi	r21, 0x3F	; 63
    2fa6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2faa:	88 23       	and	r24, r24
    2fac:	2c f4       	brge	.+10     	; 0x2fb8 <LCD_voidInit+0x430>
		__ticks = 1;
    2fae:	81 e0       	ldi	r24, 0x01	; 1
    2fb0:	90 e0       	ldi	r25, 0x00	; 0
    2fb2:	9d 8b       	std	Y+21, r25	; 0x15
    2fb4:	8c 8b       	std	Y+20, r24	; 0x14
    2fb6:	3f c0       	rjmp	.+126    	; 0x3036 <LCD_voidInit+0x4ae>
	else if (__tmp > 65535)
    2fb8:	6e 89       	ldd	r22, Y+22	; 0x16
    2fba:	7f 89       	ldd	r23, Y+23	; 0x17
    2fbc:	88 8d       	ldd	r24, Y+24	; 0x18
    2fbe:	99 8d       	ldd	r25, Y+25	; 0x19
    2fc0:	20 e0       	ldi	r18, 0x00	; 0
    2fc2:	3f ef       	ldi	r19, 0xFF	; 255
    2fc4:	4f e7       	ldi	r20, 0x7F	; 127
    2fc6:	57 e4       	ldi	r21, 0x47	; 71
    2fc8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fcc:	18 16       	cp	r1, r24
    2fce:	4c f5       	brge	.+82     	; 0x3022 <LCD_voidInit+0x49a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fd0:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2fd2:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2fd4:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2fd6:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2fd8:	20 e0       	ldi	r18, 0x00	; 0
    2fda:	30 e0       	ldi	r19, 0x00	; 0
    2fdc:	40 e2       	ldi	r20, 0x20	; 32
    2fde:	51 e4       	ldi	r21, 0x41	; 65
    2fe0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fe4:	dc 01       	movw	r26, r24
    2fe6:	cb 01       	movw	r24, r22
    2fe8:	bc 01       	movw	r22, r24
    2fea:	cd 01       	movw	r24, r26
    2fec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ff0:	dc 01       	movw	r26, r24
    2ff2:	cb 01       	movw	r24, r22
    2ff4:	9d 8b       	std	Y+21, r25	; 0x15
    2ff6:	8c 8b       	std	Y+20, r24	; 0x14
    2ff8:	0f c0       	rjmp	.+30     	; 0x3018 <LCD_voidInit+0x490>
    2ffa:	80 e9       	ldi	r24, 0x90	; 144
    2ffc:	91 e0       	ldi	r25, 0x01	; 1
    2ffe:	9b 8b       	std	Y+19, r25	; 0x13
    3000:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3002:	8a 89       	ldd	r24, Y+18	; 0x12
    3004:	9b 89       	ldd	r25, Y+19	; 0x13
    3006:	01 97       	sbiw	r24, 0x01	; 1
    3008:	f1 f7       	brne	.-4      	; 0x3006 <LCD_voidInit+0x47e>
    300a:	9b 8b       	std	Y+19, r25	; 0x13
    300c:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    300e:	8c 89       	ldd	r24, Y+20	; 0x14
    3010:	9d 89       	ldd	r25, Y+21	; 0x15
    3012:	01 97       	sbiw	r24, 0x01	; 1
    3014:	9d 8b       	std	Y+21, r25	; 0x15
    3016:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3018:	8c 89       	ldd	r24, Y+20	; 0x14
    301a:	9d 89       	ldd	r25, Y+21	; 0x15
    301c:	00 97       	sbiw	r24, 0x00	; 0
    301e:	69 f7       	brne	.-38     	; 0x2ffa <LCD_voidInit+0x472>
    3020:	24 c0       	rjmp	.+72     	; 0x306a <LCD_voidInit+0x4e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3022:	6e 89       	ldd	r22, Y+22	; 0x16
    3024:	7f 89       	ldd	r23, Y+23	; 0x17
    3026:	88 8d       	ldd	r24, Y+24	; 0x18
    3028:	99 8d       	ldd	r25, Y+25	; 0x19
    302a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    302e:	dc 01       	movw	r26, r24
    3030:	cb 01       	movw	r24, r22
    3032:	9d 8b       	std	Y+21, r25	; 0x15
    3034:	8c 8b       	std	Y+20, r24	; 0x14
    3036:	8c 89       	ldd	r24, Y+20	; 0x14
    3038:	9d 89       	ldd	r25, Y+21	; 0x15
    303a:	99 8b       	std	Y+17, r25	; 0x11
    303c:	88 8b       	std	Y+16, r24	; 0x10
    303e:	88 89       	ldd	r24, Y+16	; 0x10
    3040:	99 89       	ldd	r25, Y+17	; 0x11
    3042:	01 97       	sbiw	r24, 0x01	; 1
    3044:	f1 f7       	brne	.-4      	; 0x3042 <LCD_voidInit+0x4ba>
    3046:	99 8b       	std	Y+17, r25	; 0x11
    3048:	88 8b       	std	Y+16, r24	; 0x10
    304a:	0f c0       	rjmp	.+30     	; 0x306a <LCD_voidInit+0x4e2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    304c:	6f 8d       	ldd	r22, Y+31	; 0x1f
    304e:	78 a1       	ldd	r23, Y+32	; 0x20
    3050:	89 a1       	ldd	r24, Y+33	; 0x21
    3052:	9a a1       	ldd	r25, Y+34	; 0x22
    3054:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3058:	dc 01       	movw	r26, r24
    305a:	cb 01       	movw	r24, r22
    305c:	8e 8f       	std	Y+30, r24	; 0x1e
    305e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3060:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3062:	8f 85       	ldd	r24, Y+15	; 0x0f
    3064:	8a 95       	dec	r24
    3066:	f1 f7       	brne	.-4      	; 0x3064 <LCD_voidInit+0x4dc>
    3068:	8f 87       	std	Y+15, r24	; 0x0f
	    _delay_us(45);
	    /* DISPLAY CLEAR */
	    LCD_voidSendCommand(Clear_Display );
    306a:	81 e0       	ldi	r24, 0x01	; 1
    306c:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    3070:	80 e0       	ldi	r24, 0x00	; 0
    3072:	90 e0       	ldi	r25, 0x00	; 0
    3074:	a0 e0       	ldi	r26, 0x00	; 0
    3076:	b0 e4       	ldi	r27, 0x40	; 64
    3078:	8b 87       	std	Y+11, r24	; 0x0b
    307a:	9c 87       	std	Y+12, r25	; 0x0c
    307c:	ad 87       	std	Y+13, r26	; 0x0d
    307e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3080:	6b 85       	ldd	r22, Y+11	; 0x0b
    3082:	7c 85       	ldd	r23, Y+12	; 0x0c
    3084:	8d 85       	ldd	r24, Y+13	; 0x0d
    3086:	9e 85       	ldd	r25, Y+14	; 0x0e
    3088:	20 e0       	ldi	r18, 0x00	; 0
    308a:	30 e0       	ldi	r19, 0x00	; 0
    308c:	4a e7       	ldi	r20, 0x7A	; 122
    308e:	55 e4       	ldi	r21, 0x45	; 69
    3090:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3094:	dc 01       	movw	r26, r24
    3096:	cb 01       	movw	r24, r22
    3098:	8f 83       	std	Y+7, r24	; 0x07
    309a:	98 87       	std	Y+8, r25	; 0x08
    309c:	a9 87       	std	Y+9, r26	; 0x09
    309e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    30a0:	6f 81       	ldd	r22, Y+7	; 0x07
    30a2:	78 85       	ldd	r23, Y+8	; 0x08
    30a4:	89 85       	ldd	r24, Y+9	; 0x09
    30a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    30a8:	20 e0       	ldi	r18, 0x00	; 0
    30aa:	30 e0       	ldi	r19, 0x00	; 0
    30ac:	40 e8       	ldi	r20, 0x80	; 128
    30ae:	5f e3       	ldi	r21, 0x3F	; 63
    30b0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30b4:	88 23       	and	r24, r24
    30b6:	2c f4       	brge	.+10     	; 0x30c2 <LCD_voidInit+0x53a>
		__ticks = 1;
    30b8:	81 e0       	ldi	r24, 0x01	; 1
    30ba:	90 e0       	ldi	r25, 0x00	; 0
    30bc:	9e 83       	std	Y+6, r25	; 0x06
    30be:	8d 83       	std	Y+5, r24	; 0x05
    30c0:	3f c0       	rjmp	.+126    	; 0x3140 <LCD_voidInit+0x5b8>
	else if (__tmp > 65535)
    30c2:	6f 81       	ldd	r22, Y+7	; 0x07
    30c4:	78 85       	ldd	r23, Y+8	; 0x08
    30c6:	89 85       	ldd	r24, Y+9	; 0x09
    30c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    30ca:	20 e0       	ldi	r18, 0x00	; 0
    30cc:	3f ef       	ldi	r19, 0xFF	; 255
    30ce:	4f e7       	ldi	r20, 0x7F	; 127
    30d0:	57 e4       	ldi	r21, 0x47	; 71
    30d2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30d6:	18 16       	cp	r1, r24
    30d8:	4c f5       	brge	.+82     	; 0x312c <LCD_voidInit+0x5a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30da:	6b 85       	ldd	r22, Y+11	; 0x0b
    30dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    30de:	8d 85       	ldd	r24, Y+13	; 0x0d
    30e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    30e2:	20 e0       	ldi	r18, 0x00	; 0
    30e4:	30 e0       	ldi	r19, 0x00	; 0
    30e6:	40 e2       	ldi	r20, 0x20	; 32
    30e8:	51 e4       	ldi	r21, 0x41	; 65
    30ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30ee:	dc 01       	movw	r26, r24
    30f0:	cb 01       	movw	r24, r22
    30f2:	bc 01       	movw	r22, r24
    30f4:	cd 01       	movw	r24, r26
    30f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30fa:	dc 01       	movw	r26, r24
    30fc:	cb 01       	movw	r24, r22
    30fe:	9e 83       	std	Y+6, r25	; 0x06
    3100:	8d 83       	std	Y+5, r24	; 0x05
    3102:	0f c0       	rjmp	.+30     	; 0x3122 <LCD_voidInit+0x59a>
    3104:	80 e9       	ldi	r24, 0x90	; 144
    3106:	91 e0       	ldi	r25, 0x01	; 1
    3108:	9c 83       	std	Y+4, r25	; 0x04
    310a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    310c:	8b 81       	ldd	r24, Y+3	; 0x03
    310e:	9c 81       	ldd	r25, Y+4	; 0x04
    3110:	01 97       	sbiw	r24, 0x01	; 1
    3112:	f1 f7       	brne	.-4      	; 0x3110 <LCD_voidInit+0x588>
    3114:	9c 83       	std	Y+4, r25	; 0x04
    3116:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3118:	8d 81       	ldd	r24, Y+5	; 0x05
    311a:	9e 81       	ldd	r25, Y+6	; 0x06
    311c:	01 97       	sbiw	r24, 0x01	; 1
    311e:	9e 83       	std	Y+6, r25	; 0x06
    3120:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3122:	8d 81       	ldd	r24, Y+5	; 0x05
    3124:	9e 81       	ldd	r25, Y+6	; 0x06
    3126:	00 97       	sbiw	r24, 0x00	; 0
    3128:	69 f7       	brne	.-38     	; 0x3104 <LCD_voidInit+0x57c>
    312a:	14 c0       	rjmp	.+40     	; 0x3154 <LCD_voidInit+0x5cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    312c:	6f 81       	ldd	r22, Y+7	; 0x07
    312e:	78 85       	ldd	r23, Y+8	; 0x08
    3130:	89 85       	ldd	r24, Y+9	; 0x09
    3132:	9a 85       	ldd	r25, Y+10	; 0x0a
    3134:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3138:	dc 01       	movw	r26, r24
    313a:	cb 01       	movw	r24, r22
    313c:	9e 83       	std	Y+6, r25	; 0x06
    313e:	8d 83       	std	Y+5, r24	; 0x05
    3140:	8d 81       	ldd	r24, Y+5	; 0x05
    3142:	9e 81       	ldd	r25, Y+6	; 0x06
    3144:	9a 83       	std	Y+2, r25	; 0x02
    3146:	89 83       	std	Y+1, r24	; 0x01
    3148:	89 81       	ldd	r24, Y+1	; 0x01
    314a:	9a 81       	ldd	r25, Y+2	; 0x02
    314c:	01 97       	sbiw	r24, 0x01	; 1
    314e:	f1 f7       	brne	.-4      	; 0x314c <LCD_voidInit+0x5c4>
    3150:	9a 83       	std	Y+2, r25	; 0x02
    3152:	89 83       	std	Y+1, r24	; 0x01
	   _delay_ms(2);
       /* Entery Mode Set (Increment on, Shift off) */
	    LCD_voidSendCommand(lcd_EntryMode);
    3154:	86 e0       	ldi	r24, 0x06	; 6
    3156:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>


}
    315a:	c4 5b       	subi	r28, 0xB4	; 180
    315c:	df 4f       	sbci	r29, 0xFF	; 255
    315e:	0f b6       	in	r0, 0x3f	; 63
    3160:	f8 94       	cli
    3162:	de bf       	out	0x3e, r29	; 62
    3164:	0f be       	out	0x3f, r0	; 63
    3166:	cd bf       	out	0x3d, r28	; 61
    3168:	cf 91       	pop	r28
    316a:	df 91       	pop	r29
    316c:	1f 91       	pop	r17
    316e:	0f 91       	pop	r16
    3170:	08 95       	ret

00003172 <LCD_voidDisplayChar>:
* Breif : This Function send data to the port which is defined in config.h
* Parameters :
            => Copy_u8Data --> Data that you want to display (for every pixel )
* return : nothing
*/
void LCD_voidDisplayChar(u8 copy_u8Data) {
    3172:	df 93       	push	r29
    3174:	cf 93       	push	r28
    3176:	0f 92       	push	r0
    3178:	cd b7       	in	r28, 0x3d	; 61
    317a:	de b7       	in	r29, 0x3e	; 62
    317c:	89 83       	std	Y+1, r24	; 0x01
    // Set Rs pin = 1 (data)
    DIO_enumSetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_PIN_HIGH);
    317e:	81 e0       	ldi	r24, 0x01	; 1
    3180:	61 e0       	ldi	r22, 0x01	; 1
    3182:	41 e0       	ldi	r20, 0x01	; 1
    3184:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>

    // Set RW pin = 0 (write)
    DIO_enumSetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_PIN_LOW);
    3188:	81 e0       	ldi	r24, 0x01	; 1
    318a:	62 e0       	ldi	r22, 0x02	; 2
    318c:	40 e0       	ldi	r20, 0x00	; 0
    318e:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
        // Enable Trigger Write
        PRV_voidEnableTriggerWrite();

    #elif LCD_MODE == LCD_4_BIT_MODE
        // Write The Most 4 bits Of data on Data Pins
        PRV_voidWriteHalfPort(copy_u8Data >> 4);
    3192:	89 81       	ldd	r24, Y+1	; 0x01
    3194:	82 95       	swap	r24
    3196:	8f 70       	andi	r24, 0x0F	; 15
    3198:	0e 94 c8 1c 	call	0x3990	; 0x3990 <PRV_voidWriteHalfPort>

        // Enable Trigger Write
        PRV_voidEnableTriggerWrite();
    319c:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <PRV_voidEnableTriggerWrite>

        // Write The Least 4 bits Of data on Data Pins
        PRV_voidWriteHalfPort(copy_u8Data & 0x0F); // Ensure only the lower 4 bits are written
    31a0:	89 81       	ldd	r24, Y+1	; 0x01
    31a2:	8f 70       	andi	r24, 0x0F	; 15
    31a4:	0e 94 c8 1c 	call	0x3990	; 0x3990 <PRV_voidWriteHalfPort>

        // Enable Trigger Write
        PRV_voidEnableTriggerWrite();
    31a8:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <PRV_voidEnableTriggerWrite>

    #endif
}
    31ac:	0f 90       	pop	r0
    31ae:	cf 91       	pop	r28
    31b0:	df 91       	pop	r29
    31b2:	08 95       	ret

000031b4 <LCD_voidSendCommand>:
            => Copy_u8Command --> Command number
* return : nothing
*Hint : RS pin Mode is the difference between this function and the previous (LCD_voidSendData)
*/
void LCD_voidSendCommand        (u8 copy_u8Command)
{
    31b4:	df 93       	push	r29
    31b6:	cf 93       	push	r28
    31b8:	0f 92       	push	r0
    31ba:	cd b7       	in	r28, 0x3d	; 61
    31bc:	de b7       	in	r29, 0x3e	; 62
    31be:	89 83       	std	Y+1, r24	; 0x01
	//set  RS pin =0 (COMMAND)
	DIO_enumSetPinValue  ( LCD_RS_PORT , LCD_RS_PIN , DIO_PIN_LOW  );
    31c0:	81 e0       	ldi	r24, 0x01	; 1
    31c2:	61 e0       	ldi	r22, 0x01	; 1
    31c4:	40 e0       	ldi	r20, 0x00	; 0
    31c6:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	//set  RW pin =0 (Write)
	DIO_enumSetPinValue  ( LCD_RW_PORT , LCD_RW_PIN , DIO_PIN_LOW  );
    31ca:	81 e0       	ldi	r24, 0x01	; 1
    31cc:	62 e0       	ldi	r22, 0x02	; 2
    31ce:	40 e0       	ldi	r20, 0x00	; 0
    31d0:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
		/* Enable */
		PRV_voidEnableTriggerWrite();

#elif   LCD_MODE == LCD_4_BIT_MODE
	/*Send MSB of data*/
	PRV_voidWriteHalfPort(copy_u8Command>>4);
    31d4:	89 81       	ldd	r24, Y+1	; 0x01
    31d6:	82 95       	swap	r24
    31d8:	8f 70       	andi	r24, 0x0F	; 15
    31da:	0e 94 c8 1c 	call	0x3990	; 0x3990 <PRV_voidWriteHalfPort>
	/*Enable*/
	PRV_voidEnableTriggerWrite();
    31de:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <PRV_voidEnableTriggerWrite>
	/*Send LSB of data*/
	PRV_voidWriteHalfPort(copy_u8Command);
    31e2:	89 81       	ldd	r24, Y+1	; 0x01
    31e4:	0e 94 c8 1c 	call	0x3990	; 0x3990 <PRV_voidWriteHalfPort>
	/*Enable*/
	PRV_voidEnableTriggerWrite();
    31e8:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <PRV_voidEnableTriggerWrite>
#endif

}
    31ec:	0f 90       	pop	r0
    31ee:	cf 91       	pop	r28
    31f0:	df 91       	pop	r29
    31f2:	08 95       	ret

000031f4 <LCD_voidClear>:
* Breif : This Function clear LCD
* Parameters : nothing
* return : nothing
*/
void LCD_voidClear                 (void)
{
    31f4:	df 93       	push	r29
    31f6:	cf 93       	push	r28
    31f8:	cd b7       	in	r28, 0x3d	; 61
    31fa:	de b7       	in	r29, 0x3e	; 62
    31fc:	2e 97       	sbiw	r28, 0x0e	; 14
    31fe:	0f b6       	in	r0, 0x3f	; 63
    3200:	f8 94       	cli
    3202:	de bf       	out	0x3e, r29	; 62
    3204:	0f be       	out	0x3f, r0	; 63
    3206:	cd bf       	out	0x3d, r28	; 61
	LCD_voidSendCommand (Clear_Display);
    3208:	81 e0       	ldi	r24, 0x01	; 1
    320a:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    320e:	80 e0       	ldi	r24, 0x00	; 0
    3210:	90 e0       	ldi	r25, 0x00	; 0
    3212:	a0 e0       	ldi	r26, 0x00	; 0
    3214:	b0 e4       	ldi	r27, 0x40	; 64
    3216:	8b 87       	std	Y+11, r24	; 0x0b
    3218:	9c 87       	std	Y+12, r25	; 0x0c
    321a:	ad 87       	std	Y+13, r26	; 0x0d
    321c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    321e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3220:	7c 85       	ldd	r23, Y+12	; 0x0c
    3222:	8d 85       	ldd	r24, Y+13	; 0x0d
    3224:	9e 85       	ldd	r25, Y+14	; 0x0e
    3226:	20 e0       	ldi	r18, 0x00	; 0
    3228:	30 e0       	ldi	r19, 0x00	; 0
    322a:	4a e7       	ldi	r20, 0x7A	; 122
    322c:	55 e4       	ldi	r21, 0x45	; 69
    322e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3232:	dc 01       	movw	r26, r24
    3234:	cb 01       	movw	r24, r22
    3236:	8f 83       	std	Y+7, r24	; 0x07
    3238:	98 87       	std	Y+8, r25	; 0x08
    323a:	a9 87       	std	Y+9, r26	; 0x09
    323c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    323e:	6f 81       	ldd	r22, Y+7	; 0x07
    3240:	78 85       	ldd	r23, Y+8	; 0x08
    3242:	89 85       	ldd	r24, Y+9	; 0x09
    3244:	9a 85       	ldd	r25, Y+10	; 0x0a
    3246:	20 e0       	ldi	r18, 0x00	; 0
    3248:	30 e0       	ldi	r19, 0x00	; 0
    324a:	40 e8       	ldi	r20, 0x80	; 128
    324c:	5f e3       	ldi	r21, 0x3F	; 63
    324e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3252:	88 23       	and	r24, r24
    3254:	2c f4       	brge	.+10     	; 0x3260 <LCD_voidClear+0x6c>
		__ticks = 1;
    3256:	81 e0       	ldi	r24, 0x01	; 1
    3258:	90 e0       	ldi	r25, 0x00	; 0
    325a:	9e 83       	std	Y+6, r25	; 0x06
    325c:	8d 83       	std	Y+5, r24	; 0x05
    325e:	3f c0       	rjmp	.+126    	; 0x32de <LCD_voidClear+0xea>
	else if (__tmp > 65535)
    3260:	6f 81       	ldd	r22, Y+7	; 0x07
    3262:	78 85       	ldd	r23, Y+8	; 0x08
    3264:	89 85       	ldd	r24, Y+9	; 0x09
    3266:	9a 85       	ldd	r25, Y+10	; 0x0a
    3268:	20 e0       	ldi	r18, 0x00	; 0
    326a:	3f ef       	ldi	r19, 0xFF	; 255
    326c:	4f e7       	ldi	r20, 0x7F	; 127
    326e:	57 e4       	ldi	r21, 0x47	; 71
    3270:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3274:	18 16       	cp	r1, r24
    3276:	4c f5       	brge	.+82     	; 0x32ca <LCD_voidClear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3278:	6b 85       	ldd	r22, Y+11	; 0x0b
    327a:	7c 85       	ldd	r23, Y+12	; 0x0c
    327c:	8d 85       	ldd	r24, Y+13	; 0x0d
    327e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3280:	20 e0       	ldi	r18, 0x00	; 0
    3282:	30 e0       	ldi	r19, 0x00	; 0
    3284:	40 e2       	ldi	r20, 0x20	; 32
    3286:	51 e4       	ldi	r21, 0x41	; 65
    3288:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    328c:	dc 01       	movw	r26, r24
    328e:	cb 01       	movw	r24, r22
    3290:	bc 01       	movw	r22, r24
    3292:	cd 01       	movw	r24, r26
    3294:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3298:	dc 01       	movw	r26, r24
    329a:	cb 01       	movw	r24, r22
    329c:	9e 83       	std	Y+6, r25	; 0x06
    329e:	8d 83       	std	Y+5, r24	; 0x05
    32a0:	0f c0       	rjmp	.+30     	; 0x32c0 <LCD_voidClear+0xcc>
    32a2:	80 e9       	ldi	r24, 0x90	; 144
    32a4:	91 e0       	ldi	r25, 0x01	; 1
    32a6:	9c 83       	std	Y+4, r25	; 0x04
    32a8:	8b 83       	std	Y+3, r24	; 0x03
    32aa:	8b 81       	ldd	r24, Y+3	; 0x03
    32ac:	9c 81       	ldd	r25, Y+4	; 0x04
    32ae:	01 97       	sbiw	r24, 0x01	; 1
    32b0:	f1 f7       	brne	.-4      	; 0x32ae <LCD_voidClear+0xba>
    32b2:	9c 83       	std	Y+4, r25	; 0x04
    32b4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32b6:	8d 81       	ldd	r24, Y+5	; 0x05
    32b8:	9e 81       	ldd	r25, Y+6	; 0x06
    32ba:	01 97       	sbiw	r24, 0x01	; 1
    32bc:	9e 83       	std	Y+6, r25	; 0x06
    32be:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32c0:	8d 81       	ldd	r24, Y+5	; 0x05
    32c2:	9e 81       	ldd	r25, Y+6	; 0x06
    32c4:	00 97       	sbiw	r24, 0x00	; 0
    32c6:	69 f7       	brne	.-38     	; 0x32a2 <LCD_voidClear+0xae>
    32c8:	14 c0       	rjmp	.+40     	; 0x32f2 <LCD_voidClear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32ca:	6f 81       	ldd	r22, Y+7	; 0x07
    32cc:	78 85       	ldd	r23, Y+8	; 0x08
    32ce:	89 85       	ldd	r24, Y+9	; 0x09
    32d0:	9a 85       	ldd	r25, Y+10	; 0x0a
    32d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32d6:	dc 01       	movw	r26, r24
    32d8:	cb 01       	movw	r24, r22
    32da:	9e 83       	std	Y+6, r25	; 0x06
    32dc:	8d 83       	std	Y+5, r24	; 0x05
    32de:	8d 81       	ldd	r24, Y+5	; 0x05
    32e0:	9e 81       	ldd	r25, Y+6	; 0x06
    32e2:	9a 83       	std	Y+2, r25	; 0x02
    32e4:	89 83       	std	Y+1, r24	; 0x01
    32e6:	89 81       	ldd	r24, Y+1	; 0x01
    32e8:	9a 81       	ldd	r25, Y+2	; 0x02
    32ea:	01 97       	sbiw	r24, 0x01	; 1
    32ec:	f1 f7       	brne	.-4      	; 0x32ea <LCD_voidClear+0xf6>
    32ee:	9a 83       	std	Y+2, r25	; 0x02
    32f0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    32f2:	2e 96       	adiw	r28, 0x0e	; 14
    32f4:	0f b6       	in	r0, 0x3f	; 63
    32f6:	f8 94       	cli
    32f8:	de bf       	out	0x3e, r29	; 62
    32fa:	0f be       	out	0x3f, r0	; 63
    32fc:	cd bf       	out	0x3d, r28	; 61
    32fe:	cf 91       	pop	r28
    3300:	df 91       	pop	r29
    3302:	08 95       	ret

00003304 <LCD_voidSendString>:
* Parameters :
            => * Copy_u8ptrString  --> Pointer to the string
* return : nothing
*/
void LCD_voidSendString            (u8 *copy_u8PtrString)
{
    3304:	df 93       	push	r29
    3306:	cf 93       	push	r28
    3308:	00 d0       	rcall	.+0      	; 0x330a <LCD_voidSendString+0x6>
    330a:	0f 92       	push	r0
    330c:	cd b7       	in	r28, 0x3d	; 61
    330e:	de b7       	in	r29, 0x3e	; 62
    3310:	9b 83       	std	Y+3, r25	; 0x03
    3312:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8Iterator=0;
    3314:	19 82       	std	Y+1, r1	; 0x01
    3316:	0e c0       	rjmp	.+28     	; 0x3334 <LCD_voidSendString+0x30>
	while (copy_u8PtrString[local_u8Iterator]!='\0')
	{
		LCD_voidDisplayChar (copy_u8PtrString[local_u8Iterator]);
    3318:	89 81       	ldd	r24, Y+1	; 0x01
    331a:	28 2f       	mov	r18, r24
    331c:	30 e0       	ldi	r19, 0x00	; 0
    331e:	8a 81       	ldd	r24, Y+2	; 0x02
    3320:	9b 81       	ldd	r25, Y+3	; 0x03
    3322:	fc 01       	movw	r30, r24
    3324:	e2 0f       	add	r30, r18
    3326:	f3 1f       	adc	r31, r19
    3328:	80 81       	ld	r24, Z
    332a:	0e 94 b9 18 	call	0x3172	; 0x3172 <LCD_voidDisplayChar>
		local_u8Iterator++;
    332e:	89 81       	ldd	r24, Y+1	; 0x01
    3330:	8f 5f       	subi	r24, 0xFF	; 255
    3332:	89 83       	std	Y+1, r24	; 0x01
* return : nothing
*/
void LCD_voidSendString            (u8 *copy_u8PtrString)
{
	u8 local_u8Iterator=0;
	while (copy_u8PtrString[local_u8Iterator]!='\0')
    3334:	89 81       	ldd	r24, Y+1	; 0x01
    3336:	28 2f       	mov	r18, r24
    3338:	30 e0       	ldi	r19, 0x00	; 0
    333a:	8a 81       	ldd	r24, Y+2	; 0x02
    333c:	9b 81       	ldd	r25, Y+3	; 0x03
    333e:	fc 01       	movw	r30, r24
    3340:	e2 0f       	add	r30, r18
    3342:	f3 1f       	adc	r31, r19
    3344:	80 81       	ld	r24, Z
    3346:	88 23       	and	r24, r24
    3348:	39 f7       	brne	.-50     	; 0x3318 <LCD_voidSendString+0x14>
	{
		LCD_voidDisplayChar (copy_u8PtrString[local_u8Iterator]);
		local_u8Iterator++;
	}
}
    334a:	0f 90       	pop	r0
    334c:	0f 90       	pop	r0
    334e:	0f 90       	pop	r0
    3350:	cf 91       	pop	r28
    3352:	df 91       	pop	r29
    3354:	08 95       	ret

00003356 <LCD_voidSendNumber>:
* Parameters :
            => Copy_u32Number --> number that you want to display
* return : nothing
*/
void LCD_voidSendNumber            (u32 copy_u32Number)
{
    3356:	ef 92       	push	r14
    3358:	ff 92       	push	r15
    335a:	0f 93       	push	r16
    335c:	1f 93       	push	r17
    335e:	df 93       	push	r29
    3360:	cf 93       	push	r28
    3362:	cd b7       	in	r28, 0x3d	; 61
    3364:	de b7       	in	r29, 0x3e	; 62
    3366:	28 97       	sbiw	r28, 0x08	; 8
    3368:	0f b6       	in	r0, 0x3f	; 63
    336a:	f8 94       	cli
    336c:	de bf       	out	0x3e, r29	; 62
    336e:	0f be       	out	0x3f, r0	; 63
    3370:	cd bf       	out	0x3d, r28	; 61
    3372:	6d 83       	std	Y+5, r22	; 0x05
    3374:	7e 83       	std	Y+6, r23	; 0x06
    3376:	8f 83       	std	Y+7, r24	; 0x07
    3378:	98 87       	std	Y+8, r25	; 0x08
	u32 local_u32Reversed = 1 ;
    337a:	81 e0       	ldi	r24, 0x01	; 1
    337c:	90 e0       	ldi	r25, 0x00	; 0
    337e:	a0 e0       	ldi	r26, 0x00	; 0
    3380:	b0 e0       	ldi	r27, 0x00	; 0
    3382:	89 83       	std	Y+1, r24	; 0x01
    3384:	9a 83       	std	Y+2, r25	; 0x02
    3386:	ab 83       	std	Y+3, r26	; 0x03
    3388:	bc 83       	std	Y+4, r27	; 0x04

		if( copy_u32Number == 0 ){ LCD_voidDisplayChar('0'); }
    338a:	8d 81       	ldd	r24, Y+5	; 0x05
    338c:	9e 81       	ldd	r25, Y+6	; 0x06
    338e:	af 81       	ldd	r26, Y+7	; 0x07
    3390:	b8 85       	ldd	r27, Y+8	; 0x08
    3392:	00 97       	sbiw	r24, 0x00	; 0
    3394:	a1 05       	cpc	r26, r1
    3396:	b1 05       	cpc	r27, r1
    3398:	d1 f5       	brne	.+116    	; 0x340e <LCD_voidSendNumber+0xb8>
    339a:	80 e3       	ldi	r24, 0x30	; 48
    339c:	0e 94 b9 18 	call	0x3172	; 0x3172 <LCD_voidDisplayChar>
    33a0:	6b c0       	rjmp	.+214    	; 0x3478 <LCD_voidSendNumber+0x122>
		{

			while( copy_u32Number != 0 )
			{

				local_u32Reversed = ( local_u32Reversed * 10 ) + ( copy_u32Number % 10 );
    33a2:	89 81       	ldd	r24, Y+1	; 0x01
    33a4:	9a 81       	ldd	r25, Y+2	; 0x02
    33a6:	ab 81       	ldd	r26, Y+3	; 0x03
    33a8:	bc 81       	ldd	r27, Y+4	; 0x04
    33aa:	2a e0       	ldi	r18, 0x0A	; 10
    33ac:	30 e0       	ldi	r19, 0x00	; 0
    33ae:	40 e0       	ldi	r20, 0x00	; 0
    33b0:	50 e0       	ldi	r21, 0x00	; 0
    33b2:	bc 01       	movw	r22, r24
    33b4:	cd 01       	movw	r24, r26
    33b6:	0e 94 06 29 	call	0x520c	; 0x520c <__mulsi3>
    33ba:	7b 01       	movw	r14, r22
    33bc:	8c 01       	movw	r16, r24
    33be:	8d 81       	ldd	r24, Y+5	; 0x05
    33c0:	9e 81       	ldd	r25, Y+6	; 0x06
    33c2:	af 81       	ldd	r26, Y+7	; 0x07
    33c4:	b8 85       	ldd	r27, Y+8	; 0x08
    33c6:	2a e0       	ldi	r18, 0x0A	; 10
    33c8:	30 e0       	ldi	r19, 0x00	; 0
    33ca:	40 e0       	ldi	r20, 0x00	; 0
    33cc:	50 e0       	ldi	r21, 0x00	; 0
    33ce:	bc 01       	movw	r22, r24
    33d0:	cd 01       	movw	r24, r26
    33d2:	0e 94 25 29 	call	0x524a	; 0x524a <__udivmodsi4>
    33d6:	dc 01       	movw	r26, r24
    33d8:	cb 01       	movw	r24, r22
    33da:	8e 0d       	add	r24, r14
    33dc:	9f 1d       	adc	r25, r15
    33de:	a0 1f       	adc	r26, r16
    33e0:	b1 1f       	adc	r27, r17
    33e2:	89 83       	std	Y+1, r24	; 0x01
    33e4:	9a 83       	std	Y+2, r25	; 0x02
    33e6:	ab 83       	std	Y+3, r26	; 0x03
    33e8:	bc 83       	std	Y+4, r27	; 0x04
				copy_u32Number /= 10 ;
    33ea:	8d 81       	ldd	r24, Y+5	; 0x05
    33ec:	9e 81       	ldd	r25, Y+6	; 0x06
    33ee:	af 81       	ldd	r26, Y+7	; 0x07
    33f0:	b8 85       	ldd	r27, Y+8	; 0x08
    33f2:	2a e0       	ldi	r18, 0x0A	; 10
    33f4:	30 e0       	ldi	r19, 0x00	; 0
    33f6:	40 e0       	ldi	r20, 0x00	; 0
    33f8:	50 e0       	ldi	r21, 0x00	; 0
    33fa:	bc 01       	movw	r22, r24
    33fc:	cd 01       	movw	r24, r26
    33fe:	0e 94 25 29 	call	0x524a	; 0x524a <__udivmodsi4>
    3402:	da 01       	movw	r26, r20
    3404:	c9 01       	movw	r24, r18
    3406:	8d 83       	std	Y+5, r24	; 0x05
    3408:	9e 83       	std	Y+6, r25	; 0x06
    340a:	af 83       	std	Y+7, r26	; 0x07
    340c:	b8 87       	std	Y+8, r27	; 0x08
		if( copy_u32Number == 0 ){ LCD_voidDisplayChar('0'); }

		else
		{

			while( copy_u32Number != 0 )
    340e:	8d 81       	ldd	r24, Y+5	; 0x05
    3410:	9e 81       	ldd	r25, Y+6	; 0x06
    3412:	af 81       	ldd	r26, Y+7	; 0x07
    3414:	b8 85       	ldd	r27, Y+8	; 0x08
    3416:	00 97       	sbiw	r24, 0x00	; 0
    3418:	a1 05       	cpc	r26, r1
    341a:	b1 05       	cpc	r27, r1
    341c:	11 f6       	brne	.-124    	; 0x33a2 <LCD_voidSendNumber+0x4c>
    341e:	23 c0       	rjmp	.+70     	; 0x3466 <LCD_voidSendNumber+0x110>

			}
			while( local_u32Reversed != 1 )
			{

				LCD_voidDisplayChar( ( local_u32Reversed % 10 ) + 48 );
    3420:	89 81       	ldd	r24, Y+1	; 0x01
    3422:	9a 81       	ldd	r25, Y+2	; 0x02
    3424:	ab 81       	ldd	r26, Y+3	; 0x03
    3426:	bc 81       	ldd	r27, Y+4	; 0x04
    3428:	2a e0       	ldi	r18, 0x0A	; 10
    342a:	30 e0       	ldi	r19, 0x00	; 0
    342c:	40 e0       	ldi	r20, 0x00	; 0
    342e:	50 e0       	ldi	r21, 0x00	; 0
    3430:	bc 01       	movw	r22, r24
    3432:	cd 01       	movw	r24, r26
    3434:	0e 94 25 29 	call	0x524a	; 0x524a <__udivmodsi4>
    3438:	dc 01       	movw	r26, r24
    343a:	cb 01       	movw	r24, r22
    343c:	80 5d       	subi	r24, 0xD0	; 208
    343e:	0e 94 b9 18 	call	0x3172	; 0x3172 <LCD_voidDisplayChar>
				local_u32Reversed /= 10 ;
    3442:	89 81       	ldd	r24, Y+1	; 0x01
    3444:	9a 81       	ldd	r25, Y+2	; 0x02
    3446:	ab 81       	ldd	r26, Y+3	; 0x03
    3448:	bc 81       	ldd	r27, Y+4	; 0x04
    344a:	2a e0       	ldi	r18, 0x0A	; 10
    344c:	30 e0       	ldi	r19, 0x00	; 0
    344e:	40 e0       	ldi	r20, 0x00	; 0
    3450:	50 e0       	ldi	r21, 0x00	; 0
    3452:	bc 01       	movw	r22, r24
    3454:	cd 01       	movw	r24, r26
    3456:	0e 94 25 29 	call	0x524a	; 0x524a <__udivmodsi4>
    345a:	da 01       	movw	r26, r20
    345c:	c9 01       	movw	r24, r18
    345e:	89 83       	std	Y+1, r24	; 0x01
    3460:	9a 83       	std	Y+2, r25	; 0x02
    3462:	ab 83       	std	Y+3, r26	; 0x03
    3464:	bc 83       	std	Y+4, r27	; 0x04

				local_u32Reversed = ( local_u32Reversed * 10 ) + ( copy_u32Number % 10 );
				copy_u32Number /= 10 ;

			}
			while( local_u32Reversed != 1 )
    3466:	89 81       	ldd	r24, Y+1	; 0x01
    3468:	9a 81       	ldd	r25, Y+2	; 0x02
    346a:	ab 81       	ldd	r26, Y+3	; 0x03
    346c:	bc 81       	ldd	r27, Y+4	; 0x04
    346e:	81 30       	cpi	r24, 0x01	; 1
    3470:	91 05       	cpc	r25, r1
    3472:	a1 05       	cpc	r26, r1
    3474:	b1 05       	cpc	r27, r1
    3476:	a1 f6       	brne	.-88     	; 0x3420 <LCD_voidSendNumber+0xca>

			}

	  }

}
    3478:	28 96       	adiw	r28, 0x08	; 8
    347a:	0f b6       	in	r0, 0x3f	; 63
    347c:	f8 94       	cli
    347e:	de bf       	out	0x3e, r29	; 62
    3480:	0f be       	out	0x3f, r0	; 63
    3482:	cd bf       	out	0x3d, r28	; 61
    3484:	cf 91       	pop	r28
    3486:	df 91       	pop	r29
    3488:	1f 91       	pop	r17
    348a:	0f 91       	pop	r16
    348c:	ff 90       	pop	r15
    348e:	ef 90       	pop	r14
    3490:	08 95       	ret

00003492 <LCD_voidShift>:
            => copy_u8ShifttingDirection --> Command
* return : nothing

*/
void LCD_voidShift                 (u8 copy_u8ShifttingDirection)
{
    3492:	df 93       	push	r29
    3494:	cf 93       	push	r28
    3496:	cd b7       	in	r28, 0x3d	; 61
    3498:	de b7       	in	r29, 0x3e	; 62
    349a:	e3 97       	sbiw	r28, 0x33	; 51
    349c:	0f b6       	in	r0, 0x3f	; 63
    349e:	f8 94       	cli
    34a0:	de bf       	out	0x3e, r29	; 62
    34a2:	0f be       	out	0x3f, r0	; 63
    34a4:	cd bf       	out	0x3d, r28	; 61
    34a6:	89 ab       	std	Y+49, r24	; 0x31
	switch (copy_u8ShifttingDirection)
    34a8:	89 a9       	ldd	r24, Y+49	; 0x31
    34aa:	28 2f       	mov	r18, r24
    34ac:	30 e0       	ldi	r19, 0x00	; 0
    34ae:	3b ab       	std	Y+51, r19	; 0x33
    34b0:	2a ab       	std	Y+50, r18	; 0x32
    34b2:	8a a9       	ldd	r24, Y+50	; 0x32
    34b4:	9b a9       	ldd	r25, Y+51	; 0x33
    34b6:	00 97       	sbiw	r24, 0x00	; 0
    34b8:	39 f0       	breq	.+14     	; 0x34c8 <LCD_voidShift+0x36>
    34ba:	2a a9       	ldd	r18, Y+50	; 0x32
    34bc:	3b a9       	ldd	r19, Y+51	; 0x33
    34be:	21 30       	cpi	r18, 0x01	; 1
    34c0:	31 05       	cpc	r19, r1
    34c2:	09 f4       	brne	.+2      	; 0x34c6 <LCD_voidShift+0x34>
    34c4:	c3 c0       	rjmp	.+390    	; 0x364c <LCD_voidShift+0x1ba>
    34c6:	83 c1       	rjmp	.+774    	; 0x37ce <LCD_voidShift+0x33c>
	{
	   case LCD_SHIFT_LEFT :
		   LCD_voidSendCommand(Display_shift_Left);
    34c8:	88 e1       	ldi	r24, 0x18	; 24
    34ca:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    34ce:	80 e0       	ldi	r24, 0x00	; 0
    34d0:	90 e0       	ldi	r25, 0x00	; 0
    34d2:	a4 e3       	ldi	r26, 0x34	; 52
    34d4:	b2 e4       	ldi	r27, 0x42	; 66
    34d6:	8d a7       	std	Y+45, r24	; 0x2d
    34d8:	9e a7       	std	Y+46, r25	; 0x2e
    34da:	af a7       	std	Y+47, r26	; 0x2f
    34dc:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    34de:	6d a5       	ldd	r22, Y+45	; 0x2d
    34e0:	7e a5       	ldd	r23, Y+46	; 0x2e
    34e2:	8f a5       	ldd	r24, Y+47	; 0x2f
    34e4:	98 a9       	ldd	r25, Y+48	; 0x30
    34e6:	2b ea       	ldi	r18, 0xAB	; 171
    34e8:	3a ea       	ldi	r19, 0xAA	; 170
    34ea:	4a ea       	ldi	r20, 0xAA	; 170
    34ec:	50 e4       	ldi	r21, 0x40	; 64
    34ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34f2:	dc 01       	movw	r26, r24
    34f4:	cb 01       	movw	r24, r22
    34f6:	89 a7       	std	Y+41, r24	; 0x29
    34f8:	9a a7       	std	Y+42, r25	; 0x2a
    34fa:	ab a7       	std	Y+43, r26	; 0x2b
    34fc:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    34fe:	69 a5       	ldd	r22, Y+41	; 0x29
    3500:	7a a5       	ldd	r23, Y+42	; 0x2a
    3502:	8b a5       	ldd	r24, Y+43	; 0x2b
    3504:	9c a5       	ldd	r25, Y+44	; 0x2c
    3506:	20 e0       	ldi	r18, 0x00	; 0
    3508:	30 e0       	ldi	r19, 0x00	; 0
    350a:	40 e8       	ldi	r20, 0x80	; 128
    350c:	5f e3       	ldi	r21, 0x3F	; 63
    350e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3512:	88 23       	and	r24, r24
    3514:	1c f4       	brge	.+6      	; 0x351c <LCD_voidShift+0x8a>
		__ticks = 1;
    3516:	81 e0       	ldi	r24, 0x01	; 1
    3518:	88 a7       	std	Y+40, r24	; 0x28
    351a:	91 c0       	rjmp	.+290    	; 0x363e <LCD_voidShift+0x1ac>
	else if (__tmp > 255)
    351c:	69 a5       	ldd	r22, Y+41	; 0x29
    351e:	7a a5       	ldd	r23, Y+42	; 0x2a
    3520:	8b a5       	ldd	r24, Y+43	; 0x2b
    3522:	9c a5       	ldd	r25, Y+44	; 0x2c
    3524:	20 e0       	ldi	r18, 0x00	; 0
    3526:	30 e0       	ldi	r19, 0x00	; 0
    3528:	4f e7       	ldi	r20, 0x7F	; 127
    352a:	53 e4       	ldi	r21, 0x43	; 67
    352c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3530:	18 16       	cp	r1, r24
    3532:	0c f0       	brlt	.+2      	; 0x3536 <LCD_voidShift+0xa4>
    3534:	7b c0       	rjmp	.+246    	; 0x362c <LCD_voidShift+0x19a>
	{
		_delay_ms(__us / 1000.0);
    3536:	6d a5       	ldd	r22, Y+45	; 0x2d
    3538:	7e a5       	ldd	r23, Y+46	; 0x2e
    353a:	8f a5       	ldd	r24, Y+47	; 0x2f
    353c:	98 a9       	ldd	r25, Y+48	; 0x30
    353e:	20 e0       	ldi	r18, 0x00	; 0
    3540:	30 e0       	ldi	r19, 0x00	; 0
    3542:	4a e7       	ldi	r20, 0x7A	; 122
    3544:	54 e4       	ldi	r21, 0x44	; 68
    3546:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    354a:	dc 01       	movw	r26, r24
    354c:	cb 01       	movw	r24, r22
    354e:	8c a3       	std	Y+36, r24	; 0x24
    3550:	9d a3       	std	Y+37, r25	; 0x25
    3552:	ae a3       	std	Y+38, r26	; 0x26
    3554:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3556:	6c a1       	ldd	r22, Y+36	; 0x24
    3558:	7d a1       	ldd	r23, Y+37	; 0x25
    355a:	8e a1       	ldd	r24, Y+38	; 0x26
    355c:	9f a1       	ldd	r25, Y+39	; 0x27
    355e:	20 e0       	ldi	r18, 0x00	; 0
    3560:	30 e0       	ldi	r19, 0x00	; 0
    3562:	4a e7       	ldi	r20, 0x7A	; 122
    3564:	55 e4       	ldi	r21, 0x45	; 69
    3566:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    356a:	dc 01       	movw	r26, r24
    356c:	cb 01       	movw	r24, r22
    356e:	88 a3       	std	Y+32, r24	; 0x20
    3570:	99 a3       	std	Y+33, r25	; 0x21
    3572:	aa a3       	std	Y+34, r26	; 0x22
    3574:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    3576:	68 a1       	ldd	r22, Y+32	; 0x20
    3578:	79 a1       	ldd	r23, Y+33	; 0x21
    357a:	8a a1       	ldd	r24, Y+34	; 0x22
    357c:	9b a1       	ldd	r25, Y+35	; 0x23
    357e:	20 e0       	ldi	r18, 0x00	; 0
    3580:	30 e0       	ldi	r19, 0x00	; 0
    3582:	40 e8       	ldi	r20, 0x80	; 128
    3584:	5f e3       	ldi	r21, 0x3F	; 63
    3586:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    358a:	88 23       	and	r24, r24
    358c:	2c f4       	brge	.+10     	; 0x3598 <LCD_voidShift+0x106>
		__ticks = 1;
    358e:	81 e0       	ldi	r24, 0x01	; 1
    3590:	90 e0       	ldi	r25, 0x00	; 0
    3592:	9f 8f       	std	Y+31, r25	; 0x1f
    3594:	8e 8f       	std	Y+30, r24	; 0x1e
    3596:	3f c0       	rjmp	.+126    	; 0x3616 <LCD_voidShift+0x184>
	else if (__tmp > 65535)
    3598:	68 a1       	ldd	r22, Y+32	; 0x20
    359a:	79 a1       	ldd	r23, Y+33	; 0x21
    359c:	8a a1       	ldd	r24, Y+34	; 0x22
    359e:	9b a1       	ldd	r25, Y+35	; 0x23
    35a0:	20 e0       	ldi	r18, 0x00	; 0
    35a2:	3f ef       	ldi	r19, 0xFF	; 255
    35a4:	4f e7       	ldi	r20, 0x7F	; 127
    35a6:	57 e4       	ldi	r21, 0x47	; 71
    35a8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    35ac:	18 16       	cp	r1, r24
    35ae:	4c f5       	brge	.+82     	; 0x3602 <LCD_voidShift+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35b0:	6c a1       	ldd	r22, Y+36	; 0x24
    35b2:	7d a1       	ldd	r23, Y+37	; 0x25
    35b4:	8e a1       	ldd	r24, Y+38	; 0x26
    35b6:	9f a1       	ldd	r25, Y+39	; 0x27
    35b8:	20 e0       	ldi	r18, 0x00	; 0
    35ba:	30 e0       	ldi	r19, 0x00	; 0
    35bc:	40 e2       	ldi	r20, 0x20	; 32
    35be:	51 e4       	ldi	r21, 0x41	; 65
    35c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35c4:	dc 01       	movw	r26, r24
    35c6:	cb 01       	movw	r24, r22
    35c8:	bc 01       	movw	r22, r24
    35ca:	cd 01       	movw	r24, r26
    35cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35d0:	dc 01       	movw	r26, r24
    35d2:	cb 01       	movw	r24, r22
    35d4:	9f 8f       	std	Y+31, r25	; 0x1f
    35d6:	8e 8f       	std	Y+30, r24	; 0x1e
    35d8:	0f c0       	rjmp	.+30     	; 0x35f8 <LCD_voidShift+0x166>
    35da:	80 e9       	ldi	r24, 0x90	; 144
    35dc:	91 e0       	ldi	r25, 0x01	; 1
    35de:	9d 8f       	std	Y+29, r25	; 0x1d
    35e0:	8c 8f       	std	Y+28, r24	; 0x1c
    35e2:	8c 8d       	ldd	r24, Y+28	; 0x1c
    35e4:	9d 8d       	ldd	r25, Y+29	; 0x1d
    35e6:	01 97       	sbiw	r24, 0x01	; 1
    35e8:	f1 f7       	brne	.-4      	; 0x35e6 <LCD_voidShift+0x154>
    35ea:	9d 8f       	std	Y+29, r25	; 0x1d
    35ec:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    35ee:	8e 8d       	ldd	r24, Y+30	; 0x1e
    35f0:	9f 8d       	ldd	r25, Y+31	; 0x1f
    35f2:	01 97       	sbiw	r24, 0x01	; 1
    35f4:	9f 8f       	std	Y+31, r25	; 0x1f
    35f6:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35f8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    35fa:	9f 8d       	ldd	r25, Y+31	; 0x1f
    35fc:	00 97       	sbiw	r24, 0x00	; 0
    35fe:	69 f7       	brne	.-38     	; 0x35da <LCD_voidShift+0x148>
    3600:	e6 c0       	rjmp	.+460    	; 0x37ce <LCD_voidShift+0x33c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3602:	68 a1       	ldd	r22, Y+32	; 0x20
    3604:	79 a1       	ldd	r23, Y+33	; 0x21
    3606:	8a a1       	ldd	r24, Y+34	; 0x22
    3608:	9b a1       	ldd	r25, Y+35	; 0x23
    360a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    360e:	dc 01       	movw	r26, r24
    3610:	cb 01       	movw	r24, r22
    3612:	9f 8f       	std	Y+31, r25	; 0x1f
    3614:	8e 8f       	std	Y+30, r24	; 0x1e
    3616:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3618:	9f 8d       	ldd	r25, Y+31	; 0x1f
    361a:	9b 8f       	std	Y+27, r25	; 0x1b
    361c:	8a 8f       	std	Y+26, r24	; 0x1a
    361e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    3620:	9b 8d       	ldd	r25, Y+27	; 0x1b
    3622:	01 97       	sbiw	r24, 0x01	; 1
    3624:	f1 f7       	brne	.-4      	; 0x3622 <LCD_voidShift+0x190>
    3626:	9b 8f       	std	Y+27, r25	; 0x1b
    3628:	8a 8f       	std	Y+26, r24	; 0x1a
    362a:	d1 c0       	rjmp	.+418    	; 0x37ce <LCD_voidShift+0x33c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    362c:	69 a5       	ldd	r22, Y+41	; 0x29
    362e:	7a a5       	ldd	r23, Y+42	; 0x2a
    3630:	8b a5       	ldd	r24, Y+43	; 0x2b
    3632:	9c a5       	ldd	r25, Y+44	; 0x2c
    3634:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3638:	dc 01       	movw	r26, r24
    363a:	cb 01       	movw	r24, r22
    363c:	88 a7       	std	Y+40, r24	; 0x28
    363e:	88 a5       	ldd	r24, Y+40	; 0x28
    3640:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3642:	89 8d       	ldd	r24, Y+25	; 0x19
    3644:	8a 95       	dec	r24
    3646:	f1 f7       	brne	.-4      	; 0x3644 <LCD_voidShift+0x1b2>
    3648:	89 8f       	std	Y+25, r24	; 0x19
    364a:	c1 c0       	rjmp	.+386    	; 0x37ce <LCD_voidShift+0x33c>
		   _delay_us(45);
		   break;
	   case LCD_SHIFT_RIGHT :
		   LCD_voidSendCommand(Display_shift_Right );
    364c:	8c e1       	ldi	r24, 0x1C	; 28
    364e:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    3652:	80 e0       	ldi	r24, 0x00	; 0
    3654:	90 e0       	ldi	r25, 0x00	; 0
    3656:	a4 e3       	ldi	r26, 0x34	; 52
    3658:	b2 e4       	ldi	r27, 0x42	; 66
    365a:	8d 8b       	std	Y+21, r24	; 0x15
    365c:	9e 8b       	std	Y+22, r25	; 0x16
    365e:	af 8b       	std	Y+23, r26	; 0x17
    3660:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3662:	6d 89       	ldd	r22, Y+21	; 0x15
    3664:	7e 89       	ldd	r23, Y+22	; 0x16
    3666:	8f 89       	ldd	r24, Y+23	; 0x17
    3668:	98 8d       	ldd	r25, Y+24	; 0x18
    366a:	2b ea       	ldi	r18, 0xAB	; 171
    366c:	3a ea       	ldi	r19, 0xAA	; 170
    366e:	4a ea       	ldi	r20, 0xAA	; 170
    3670:	50 e4       	ldi	r21, 0x40	; 64
    3672:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3676:	dc 01       	movw	r26, r24
    3678:	cb 01       	movw	r24, r22
    367a:	89 8b       	std	Y+17, r24	; 0x11
    367c:	9a 8b       	std	Y+18, r25	; 0x12
    367e:	ab 8b       	std	Y+19, r26	; 0x13
    3680:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3682:	69 89       	ldd	r22, Y+17	; 0x11
    3684:	7a 89       	ldd	r23, Y+18	; 0x12
    3686:	8b 89       	ldd	r24, Y+19	; 0x13
    3688:	9c 89       	ldd	r25, Y+20	; 0x14
    368a:	20 e0       	ldi	r18, 0x00	; 0
    368c:	30 e0       	ldi	r19, 0x00	; 0
    368e:	40 e8       	ldi	r20, 0x80	; 128
    3690:	5f e3       	ldi	r21, 0x3F	; 63
    3692:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3696:	88 23       	and	r24, r24
    3698:	1c f4       	brge	.+6      	; 0x36a0 <LCD_voidShift+0x20e>
		__ticks = 1;
    369a:	81 e0       	ldi	r24, 0x01	; 1
    369c:	88 8b       	std	Y+16, r24	; 0x10
    369e:	91 c0       	rjmp	.+290    	; 0x37c2 <LCD_voidShift+0x330>
	else if (__tmp > 255)
    36a0:	69 89       	ldd	r22, Y+17	; 0x11
    36a2:	7a 89       	ldd	r23, Y+18	; 0x12
    36a4:	8b 89       	ldd	r24, Y+19	; 0x13
    36a6:	9c 89       	ldd	r25, Y+20	; 0x14
    36a8:	20 e0       	ldi	r18, 0x00	; 0
    36aa:	30 e0       	ldi	r19, 0x00	; 0
    36ac:	4f e7       	ldi	r20, 0x7F	; 127
    36ae:	53 e4       	ldi	r21, 0x43	; 67
    36b0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    36b4:	18 16       	cp	r1, r24
    36b6:	0c f0       	brlt	.+2      	; 0x36ba <LCD_voidShift+0x228>
    36b8:	7b c0       	rjmp	.+246    	; 0x37b0 <LCD_voidShift+0x31e>
	{
		_delay_ms(__us / 1000.0);
    36ba:	6d 89       	ldd	r22, Y+21	; 0x15
    36bc:	7e 89       	ldd	r23, Y+22	; 0x16
    36be:	8f 89       	ldd	r24, Y+23	; 0x17
    36c0:	98 8d       	ldd	r25, Y+24	; 0x18
    36c2:	20 e0       	ldi	r18, 0x00	; 0
    36c4:	30 e0       	ldi	r19, 0x00	; 0
    36c6:	4a e7       	ldi	r20, 0x7A	; 122
    36c8:	54 e4       	ldi	r21, 0x44	; 68
    36ca:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    36ce:	dc 01       	movw	r26, r24
    36d0:	cb 01       	movw	r24, r22
    36d2:	8c 87       	std	Y+12, r24	; 0x0c
    36d4:	9d 87       	std	Y+13, r25	; 0x0d
    36d6:	ae 87       	std	Y+14, r26	; 0x0e
    36d8:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36da:	6c 85       	ldd	r22, Y+12	; 0x0c
    36dc:	7d 85       	ldd	r23, Y+13	; 0x0d
    36de:	8e 85       	ldd	r24, Y+14	; 0x0e
    36e0:	9f 85       	ldd	r25, Y+15	; 0x0f
    36e2:	20 e0       	ldi	r18, 0x00	; 0
    36e4:	30 e0       	ldi	r19, 0x00	; 0
    36e6:	4a e7       	ldi	r20, 0x7A	; 122
    36e8:	55 e4       	ldi	r21, 0x45	; 69
    36ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36ee:	dc 01       	movw	r26, r24
    36f0:	cb 01       	movw	r24, r22
    36f2:	88 87       	std	Y+8, r24	; 0x08
    36f4:	99 87       	std	Y+9, r25	; 0x09
    36f6:	aa 87       	std	Y+10, r26	; 0x0a
    36f8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    36fa:	68 85       	ldd	r22, Y+8	; 0x08
    36fc:	79 85       	ldd	r23, Y+9	; 0x09
    36fe:	8a 85       	ldd	r24, Y+10	; 0x0a
    3700:	9b 85       	ldd	r25, Y+11	; 0x0b
    3702:	20 e0       	ldi	r18, 0x00	; 0
    3704:	30 e0       	ldi	r19, 0x00	; 0
    3706:	40 e8       	ldi	r20, 0x80	; 128
    3708:	5f e3       	ldi	r21, 0x3F	; 63
    370a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    370e:	88 23       	and	r24, r24
    3710:	2c f4       	brge	.+10     	; 0x371c <LCD_voidShift+0x28a>
		__ticks = 1;
    3712:	81 e0       	ldi	r24, 0x01	; 1
    3714:	90 e0       	ldi	r25, 0x00	; 0
    3716:	9f 83       	std	Y+7, r25	; 0x07
    3718:	8e 83       	std	Y+6, r24	; 0x06
    371a:	3f c0       	rjmp	.+126    	; 0x379a <LCD_voidShift+0x308>
	else if (__tmp > 65535)
    371c:	68 85       	ldd	r22, Y+8	; 0x08
    371e:	79 85       	ldd	r23, Y+9	; 0x09
    3720:	8a 85       	ldd	r24, Y+10	; 0x0a
    3722:	9b 85       	ldd	r25, Y+11	; 0x0b
    3724:	20 e0       	ldi	r18, 0x00	; 0
    3726:	3f ef       	ldi	r19, 0xFF	; 255
    3728:	4f e7       	ldi	r20, 0x7F	; 127
    372a:	57 e4       	ldi	r21, 0x47	; 71
    372c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3730:	18 16       	cp	r1, r24
    3732:	4c f5       	brge	.+82     	; 0x3786 <LCD_voidShift+0x2f4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3734:	6c 85       	ldd	r22, Y+12	; 0x0c
    3736:	7d 85       	ldd	r23, Y+13	; 0x0d
    3738:	8e 85       	ldd	r24, Y+14	; 0x0e
    373a:	9f 85       	ldd	r25, Y+15	; 0x0f
    373c:	20 e0       	ldi	r18, 0x00	; 0
    373e:	30 e0       	ldi	r19, 0x00	; 0
    3740:	40 e2       	ldi	r20, 0x20	; 32
    3742:	51 e4       	ldi	r21, 0x41	; 65
    3744:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3748:	dc 01       	movw	r26, r24
    374a:	cb 01       	movw	r24, r22
    374c:	bc 01       	movw	r22, r24
    374e:	cd 01       	movw	r24, r26
    3750:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3754:	dc 01       	movw	r26, r24
    3756:	cb 01       	movw	r24, r22
    3758:	9f 83       	std	Y+7, r25	; 0x07
    375a:	8e 83       	std	Y+6, r24	; 0x06
    375c:	0f c0       	rjmp	.+30     	; 0x377c <LCD_voidShift+0x2ea>
    375e:	80 e9       	ldi	r24, 0x90	; 144
    3760:	91 e0       	ldi	r25, 0x01	; 1
    3762:	9d 83       	std	Y+5, r25	; 0x05
    3764:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3766:	8c 81       	ldd	r24, Y+4	; 0x04
    3768:	9d 81       	ldd	r25, Y+5	; 0x05
    376a:	01 97       	sbiw	r24, 0x01	; 1
    376c:	f1 f7       	brne	.-4      	; 0x376a <LCD_voidShift+0x2d8>
    376e:	9d 83       	std	Y+5, r25	; 0x05
    3770:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3772:	8e 81       	ldd	r24, Y+6	; 0x06
    3774:	9f 81       	ldd	r25, Y+7	; 0x07
    3776:	01 97       	sbiw	r24, 0x01	; 1
    3778:	9f 83       	std	Y+7, r25	; 0x07
    377a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    377c:	8e 81       	ldd	r24, Y+6	; 0x06
    377e:	9f 81       	ldd	r25, Y+7	; 0x07
    3780:	00 97       	sbiw	r24, 0x00	; 0
    3782:	69 f7       	brne	.-38     	; 0x375e <LCD_voidShift+0x2cc>
    3784:	24 c0       	rjmp	.+72     	; 0x37ce <LCD_voidShift+0x33c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3786:	68 85       	ldd	r22, Y+8	; 0x08
    3788:	79 85       	ldd	r23, Y+9	; 0x09
    378a:	8a 85       	ldd	r24, Y+10	; 0x0a
    378c:	9b 85       	ldd	r25, Y+11	; 0x0b
    378e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3792:	dc 01       	movw	r26, r24
    3794:	cb 01       	movw	r24, r22
    3796:	9f 83       	std	Y+7, r25	; 0x07
    3798:	8e 83       	std	Y+6, r24	; 0x06
    379a:	8e 81       	ldd	r24, Y+6	; 0x06
    379c:	9f 81       	ldd	r25, Y+7	; 0x07
    379e:	9b 83       	std	Y+3, r25	; 0x03
    37a0:	8a 83       	std	Y+2, r24	; 0x02
    37a2:	8a 81       	ldd	r24, Y+2	; 0x02
    37a4:	9b 81       	ldd	r25, Y+3	; 0x03
    37a6:	01 97       	sbiw	r24, 0x01	; 1
    37a8:	f1 f7       	brne	.-4      	; 0x37a6 <LCD_voidShift+0x314>
    37aa:	9b 83       	std	Y+3, r25	; 0x03
    37ac:	8a 83       	std	Y+2, r24	; 0x02
    37ae:	0f c0       	rjmp	.+30     	; 0x37ce <LCD_voidShift+0x33c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    37b0:	69 89       	ldd	r22, Y+17	; 0x11
    37b2:	7a 89       	ldd	r23, Y+18	; 0x12
    37b4:	8b 89       	ldd	r24, Y+19	; 0x13
    37b6:	9c 89       	ldd	r25, Y+20	; 0x14
    37b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37bc:	dc 01       	movw	r26, r24
    37be:	cb 01       	movw	r24, r22
    37c0:	88 8b       	std	Y+16, r24	; 0x10
    37c2:	88 89       	ldd	r24, Y+16	; 0x10
    37c4:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    37c6:	89 81       	ldd	r24, Y+1	; 0x01
    37c8:	8a 95       	dec	r24
    37ca:	f1 f7       	brne	.-4      	; 0x37c8 <LCD_voidShift+0x336>
    37cc:	89 83       	std	Y+1, r24	; 0x01

	}



}
    37ce:	e3 96       	adiw	r28, 0x33	; 51
    37d0:	0f b6       	in	r0, 0x3f	; 63
    37d2:	f8 94       	cli
    37d4:	de bf       	out	0x3e, r29	; 62
    37d6:	0f be       	out	0x3f, r0	; 63
    37d8:	cd bf       	out	0x3d, r28	; 61
    37da:	cf 91       	pop	r28
    37dc:	df 91       	pop	r29
    37de:	08 95       	ret

000037e0 <LCD_voidGoToSpecificPosition>:
//----------------------------------------------------------------------------------------------------------------------------------------------------
void LCD_voidGoToSpecificPosition  (u8 copy_u8LineNumber, u8 copy_u8Position)
{
    37e0:	df 93       	push	r29
    37e2:	cf 93       	push	r28
    37e4:	cd b7       	in	r28, 0x3d	; 61
    37e6:	de b7       	in	r29, 0x3e	; 62
    37e8:	60 97       	sbiw	r28, 0x10	; 16
    37ea:	0f b6       	in	r0, 0x3f	; 63
    37ec:	f8 94       	cli
    37ee:	de bf       	out	0x3e, r29	; 62
    37f0:	0f be       	out	0x3f, r0	; 63
    37f2:	cd bf       	out	0x3d, r28	; 61
    37f4:	8f 87       	std	Y+15, r24	; 0x0f
    37f6:	68 8b       	std	Y+16, r22	; 0x10

		if(copy_u8LineNumber>2||copy_u8LineNumber<1||copy_u8Position>16||copy_u8Position<1)
    37f8:	8f 85       	ldd	r24, Y+15	; 0x0f
    37fa:	83 30       	cpi	r24, 0x03	; 3
    37fc:	48 f4       	brcc	.+18     	; 0x3810 <LCD_voidGoToSpecificPosition+0x30>
    37fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    3800:	88 23       	and	r24, r24
    3802:	31 f0       	breq	.+12     	; 0x3810 <LCD_voidGoToSpecificPosition+0x30>
    3804:	88 89       	ldd	r24, Y+16	; 0x10
    3806:	81 31       	cpi	r24, 0x11	; 17
    3808:	18 f4       	brcc	.+6      	; 0x3810 <LCD_voidGoToSpecificPosition+0x30>
    380a:	88 89       	ldd	r24, Y+16	; 0x10
    380c:	88 23       	and	r24, r24
    380e:	21 f4       	brne	.+8      	; 0x3818 <LCD_voidGoToSpecificPosition+0x38>
		{
			LCD_voidSendCommand(DDRAM_CONST );  //0x80
    3810:	80 e8       	ldi	r24, 0x80	; 128
    3812:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    3816:	0f c0       	rjmp	.+30     	; 0x3836 <LCD_voidGoToSpecificPosition+0x56>
		}
		else if(copy_u8LineNumber==LCD_ROW_1)
    3818:	8f 85       	ldd	r24, Y+15	; 0x0f
    381a:	81 30       	cpi	r24, 0x01	; 1
    381c:	29 f4       	brne	.+10     	; 0x3828 <LCD_voidGoToSpecificPosition+0x48>
		{
			LCD_voidSendCommand(DDRAM_CONST+(copy_u8Position));
    381e:	88 89       	ldd	r24, Y+16	; 0x10
    3820:	80 58       	subi	r24, 0x80	; 128
    3822:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    3826:	07 c0       	rjmp	.+14     	; 0x3836 <LCD_voidGoToSpecificPosition+0x56>
		}
		else if(copy_u8LineNumber==LCD_ROW_2)
    3828:	8f 85       	ldd	r24, Y+15	; 0x0f
    382a:	82 30       	cpi	r24, 0x02	; 2
    382c:	21 f4       	brne	.+8      	; 0x3836 <LCD_voidGoToSpecificPosition+0x56>
		{
			LCD_voidSendCommand(0b11000000+(copy_u8Position));  // 64 is dec of 0x40 the address of line2
    382e:	88 89       	ldd	r24, Y+16	; 0x10
    3830:	80 54       	subi	r24, 0x40	; 64
    3832:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>
    3836:	80 e0       	ldi	r24, 0x00	; 0
    3838:	90 e0       	ldi	r25, 0x00	; 0
    383a:	a0 e8       	ldi	r26, 0x80	; 128
    383c:	bf e3       	ldi	r27, 0x3F	; 63
    383e:	8b 87       	std	Y+11, r24	; 0x0b
    3840:	9c 87       	std	Y+12, r25	; 0x0c
    3842:	ad 87       	std	Y+13, r26	; 0x0d
    3844:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3846:	6b 85       	ldd	r22, Y+11	; 0x0b
    3848:	7c 85       	ldd	r23, Y+12	; 0x0c
    384a:	8d 85       	ldd	r24, Y+13	; 0x0d
    384c:	9e 85       	ldd	r25, Y+14	; 0x0e
    384e:	20 e0       	ldi	r18, 0x00	; 0
    3850:	30 e0       	ldi	r19, 0x00	; 0
    3852:	4a e7       	ldi	r20, 0x7A	; 122
    3854:	55 e4       	ldi	r21, 0x45	; 69
    3856:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    385a:	dc 01       	movw	r26, r24
    385c:	cb 01       	movw	r24, r22
    385e:	8f 83       	std	Y+7, r24	; 0x07
    3860:	98 87       	std	Y+8, r25	; 0x08
    3862:	a9 87       	std	Y+9, r26	; 0x09
    3864:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3866:	6f 81       	ldd	r22, Y+7	; 0x07
    3868:	78 85       	ldd	r23, Y+8	; 0x08
    386a:	89 85       	ldd	r24, Y+9	; 0x09
    386c:	9a 85       	ldd	r25, Y+10	; 0x0a
    386e:	20 e0       	ldi	r18, 0x00	; 0
    3870:	30 e0       	ldi	r19, 0x00	; 0
    3872:	40 e8       	ldi	r20, 0x80	; 128
    3874:	5f e3       	ldi	r21, 0x3F	; 63
    3876:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    387a:	88 23       	and	r24, r24
    387c:	2c f4       	brge	.+10     	; 0x3888 <LCD_voidGoToSpecificPosition+0xa8>
		__ticks = 1;
    387e:	81 e0       	ldi	r24, 0x01	; 1
    3880:	90 e0       	ldi	r25, 0x00	; 0
    3882:	9e 83       	std	Y+6, r25	; 0x06
    3884:	8d 83       	std	Y+5, r24	; 0x05
    3886:	3f c0       	rjmp	.+126    	; 0x3906 <LCD_voidGoToSpecificPosition+0x126>
	else if (__tmp > 65535)
    3888:	6f 81       	ldd	r22, Y+7	; 0x07
    388a:	78 85       	ldd	r23, Y+8	; 0x08
    388c:	89 85       	ldd	r24, Y+9	; 0x09
    388e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3890:	20 e0       	ldi	r18, 0x00	; 0
    3892:	3f ef       	ldi	r19, 0xFF	; 255
    3894:	4f e7       	ldi	r20, 0x7F	; 127
    3896:	57 e4       	ldi	r21, 0x47	; 71
    3898:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    389c:	18 16       	cp	r1, r24
    389e:	4c f5       	brge	.+82     	; 0x38f2 <LCD_voidGoToSpecificPosition+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    38a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    38a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    38a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    38a8:	20 e0       	ldi	r18, 0x00	; 0
    38aa:	30 e0       	ldi	r19, 0x00	; 0
    38ac:	40 e2       	ldi	r20, 0x20	; 32
    38ae:	51 e4       	ldi	r21, 0x41	; 65
    38b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38b4:	dc 01       	movw	r26, r24
    38b6:	cb 01       	movw	r24, r22
    38b8:	bc 01       	movw	r22, r24
    38ba:	cd 01       	movw	r24, r26
    38bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38c0:	dc 01       	movw	r26, r24
    38c2:	cb 01       	movw	r24, r22
    38c4:	9e 83       	std	Y+6, r25	; 0x06
    38c6:	8d 83       	std	Y+5, r24	; 0x05
    38c8:	0f c0       	rjmp	.+30     	; 0x38e8 <LCD_voidGoToSpecificPosition+0x108>
    38ca:	80 e9       	ldi	r24, 0x90	; 144
    38cc:	91 e0       	ldi	r25, 0x01	; 1
    38ce:	9c 83       	std	Y+4, r25	; 0x04
    38d0:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    38d2:	8b 81       	ldd	r24, Y+3	; 0x03
    38d4:	9c 81       	ldd	r25, Y+4	; 0x04
    38d6:	01 97       	sbiw	r24, 0x01	; 1
    38d8:	f1 f7       	brne	.-4      	; 0x38d6 <LCD_voidGoToSpecificPosition+0xf6>
    38da:	9c 83       	std	Y+4, r25	; 0x04
    38dc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38de:	8d 81       	ldd	r24, Y+5	; 0x05
    38e0:	9e 81       	ldd	r25, Y+6	; 0x06
    38e2:	01 97       	sbiw	r24, 0x01	; 1
    38e4:	9e 83       	std	Y+6, r25	; 0x06
    38e6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38e8:	8d 81       	ldd	r24, Y+5	; 0x05
    38ea:	9e 81       	ldd	r25, Y+6	; 0x06
    38ec:	00 97       	sbiw	r24, 0x00	; 0
    38ee:	69 f7       	brne	.-38     	; 0x38ca <LCD_voidGoToSpecificPosition+0xea>
    38f0:	14 c0       	rjmp	.+40     	; 0x391a <LCD_voidGoToSpecificPosition+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38f2:	6f 81       	ldd	r22, Y+7	; 0x07
    38f4:	78 85       	ldd	r23, Y+8	; 0x08
    38f6:	89 85       	ldd	r24, Y+9	; 0x09
    38f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    38fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38fe:	dc 01       	movw	r26, r24
    3900:	cb 01       	movw	r24, r22
    3902:	9e 83       	std	Y+6, r25	; 0x06
    3904:	8d 83       	std	Y+5, r24	; 0x05
    3906:	8d 81       	ldd	r24, Y+5	; 0x05
    3908:	9e 81       	ldd	r25, Y+6	; 0x06
    390a:	9a 83       	std	Y+2, r25	; 0x02
    390c:	89 83       	std	Y+1, r24	; 0x01
    390e:	89 81       	ldd	r24, Y+1	; 0x01
    3910:	9a 81       	ldd	r25, Y+2	; 0x02
    3912:	01 97       	sbiw	r24, 0x01	; 1
    3914:	f1 f7       	brne	.-4      	; 0x3912 <LCD_voidGoToSpecificPosition+0x132>
    3916:	9a 83       	std	Y+2, r25	; 0x02
    3918:	89 83       	std	Y+1, r24	; 0x01
		}

		_delay_ms(1);

}
    391a:	60 96       	adiw	r28, 0x10	; 16
    391c:	0f b6       	in	r0, 0x3f	; 63
    391e:	f8 94       	cli
    3920:	de bf       	out	0x3e, r29	; 62
    3922:	0f be       	out	0x3f, r0	; 63
    3924:	cd bf       	out	0x3d, r28	; 61
    3926:	cf 91       	pop	r28
    3928:	df 91       	pop	r29
    392a:	08 95       	ret

0000392c <LCD_voidSendExtraChar>:
* return : nothing
* Hint :-
	Address Counter can refer to CGRAM and DDRAM
*/
void LCD_voidSendExtraChar( u8 copy_u8Row , u8 copy_u8Col )
{
    392c:	df 93       	push	r29
    392e:	cf 93       	push	r28
    3930:	00 d0       	rcall	.+0      	; 0x3932 <LCD_voidSendExtraChar+0x6>
    3932:	0f 92       	push	r0
    3934:	cd b7       	in	r28, 0x3d	; 61
    3936:	de b7       	in	r29, 0x3e	; 62
    3938:	8a 83       	std	Y+2, r24	; 0x02
    393a:	6b 83       	std	Y+3, r22	; 0x03

	u8 local_u8Iterator = 0 ;
    393c:	19 82       	std	Y+1, r1	; 0x01
	/* 1- Go To CGRAM            */
	LCD_voidSendCommand( CGRAM_CONST );  // Make AC refers to the first Place/Address at CGRAM
    393e:	80 e4       	ldi	r24, 0x40	; 64
    3940:	0e 94 da 18 	call	0x31b4	; 0x31b4 <LCD_voidSendCommand>


	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for(local_u8Iterator = 0 ;local_u8Iterator < sizeof(LCD_u8ExtraChar) / sizeof(LCD_u8ExtraChar[0]) ; local_u8Iterator++){
    3944:	19 82       	std	Y+1, r1	; 0x01
    3946:	0c c0       	rjmp	.+24     	; 0x3960 <LCD_voidSendExtraChar+0x34>

		LCD_voidDisplayChar( LCD_u8ExtraChar[local_u8Iterator] );
    3948:	89 81       	ldd	r24, Y+1	; 0x01
    394a:	88 2f       	mov	r24, r24
    394c:	90 e0       	ldi	r25, 0x00	; 0
    394e:	fc 01       	movw	r30, r24
    3950:	e3 5a       	subi	r30, 0xA3	; 163
    3952:	f8 4f       	sbci	r31, 0xF8	; 248
    3954:	80 81       	ld	r24, Z
    3956:	0e 94 b9 18 	call	0x3172	; 0x3172 <LCD_voidDisplayChar>
	LCD_voidSendCommand( CGRAM_CONST );  // Make AC refers to the first Place/Address at CGRAM


	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for(local_u8Iterator = 0 ;local_u8Iterator < sizeof(LCD_u8ExtraChar) / sizeof(LCD_u8ExtraChar[0]) ; local_u8Iterator++){
    395a:	89 81       	ldd	r24, Y+1	; 0x01
    395c:	8f 5f       	subi	r24, 0xFF	; 255
    395e:	89 83       	std	Y+1, r24	; 0x01
    3960:	89 81       	ldd	r24, Y+1	; 0x01
    3962:	80 31       	cpi	r24, 0x10	; 16
    3964:	88 f3       	brcs	.-30     	; 0x3948 <LCD_voidSendExtraChar+0x1c>

	}


	/* 3- Back (AC) To DDRAM          */
	LCD_voidGoToSpecificPosition(copy_u8Row,copy_u8Col);
    3966:	8a 81       	ldd	r24, Y+2	; 0x02
    3968:	6b 81       	ldd	r22, Y+3	; 0x03
    396a:	0e 94 f0 1b 	call	0x37e0	; 0x37e0 <LCD_voidGoToSpecificPosition>


	/* 4- Send Character Address */
	for( local_u8Iterator = 0 ; local_u8Iterator < 8 ; local_u8Iterator++ ){
    396e:	19 82       	std	Y+1, r1	; 0x01
    3970:	06 c0       	rjmp	.+12     	; 0x397e <LCD_voidSendExtraChar+0x52>

		LCD_voidDisplayChar( local_u8Iterator );
    3972:	89 81       	ldd	r24, Y+1	; 0x01
    3974:	0e 94 b9 18 	call	0x3172	; 0x3172 <LCD_voidDisplayChar>
	/* 3- Back (AC) To DDRAM          */
	LCD_voidGoToSpecificPosition(copy_u8Row,copy_u8Col);


	/* 4- Send Character Address */
	for( local_u8Iterator = 0 ; local_u8Iterator < 8 ; local_u8Iterator++ ){
    3978:	89 81       	ldd	r24, Y+1	; 0x01
    397a:	8f 5f       	subi	r24, 0xFF	; 255
    397c:	89 83       	std	Y+1, r24	; 0x01
    397e:	89 81       	ldd	r24, Y+1	; 0x01
    3980:	88 30       	cpi	r24, 0x08	; 8
    3982:	b8 f3       	brcs	.-18     	; 0x3972 <LCD_voidSendExtraChar+0x46>

		LCD_voidDisplayChar( local_u8Iterator );

	}

}
    3984:	0f 90       	pop	r0
    3986:	0f 90       	pop	r0
    3988:	0f 90       	pop	r0
    398a:	cf 91       	pop	r28
    398c:	df 91       	pop	r29
    398e:	08 95       	ret

00003990 <PRV_voidWriteHalfPort>:
            => copu_u8Val --> Command / number
* return : nothing

*/
static void PRV_voidWriteHalfPort  (u8 copu_u8Val)
{
    3990:	df 93       	push	r29
    3992:	cf 93       	push	r28
    3994:	0f 92       	push	r0
    3996:	cd b7       	in	r28, 0x3d	; 61
    3998:	de b7       	in	r29, 0x3e	; 62
    399a:	89 83       	std	Y+1, r24	; 0x01
	if(0==GET_BIT(copu_u8Val,0))
    399c:	89 81       	ldd	r24, Y+1	; 0x01
    399e:	88 2f       	mov	r24, r24
    39a0:	90 e0       	ldi	r25, 0x00	; 0
    39a2:	81 70       	andi	r24, 0x01	; 1
    39a4:	90 70       	andi	r25, 0x00	; 0
    39a6:	00 97       	sbiw	r24, 0x00	; 0
    39a8:	31 f4       	brne	.+12     	; 0x39b6 <PRV_voidWriteHalfPort+0x26>
	{
		DIO_enumSetPinValue (LCD_D4_PORT ,LCD_D4_PIN, DIO_PIN_LOW);
    39aa:	80 e0       	ldi	r24, 0x00	; 0
    39ac:	64 e0       	ldi	r22, 0x04	; 4
    39ae:	40 e0       	ldi	r20, 0x00	; 0
    39b0:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    39b4:	05 c0       	rjmp	.+10     	; 0x39c0 <PRV_voidWriteHalfPort+0x30>
	}
	else
	{
		DIO_enumSetPinValue (LCD_D4_PORT ,LCD_D4_PIN, DIO_PIN_HIGH);
    39b6:	80 e0       	ldi	r24, 0x00	; 0
    39b8:	64 e0       	ldi	r22, 0x04	; 4
    39ba:	41 e0       	ldi	r20, 0x01	; 1
    39bc:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	}
	if(0==GET_BIT(copu_u8Val,1))
    39c0:	89 81       	ldd	r24, Y+1	; 0x01
    39c2:	86 95       	lsr	r24
    39c4:	88 2f       	mov	r24, r24
    39c6:	90 e0       	ldi	r25, 0x00	; 0
    39c8:	81 70       	andi	r24, 0x01	; 1
    39ca:	90 70       	andi	r25, 0x00	; 0
    39cc:	00 97       	sbiw	r24, 0x00	; 0
    39ce:	31 f4       	brne	.+12     	; 0x39dc <PRV_voidWriteHalfPort+0x4c>
	{
		DIO_enumSetPinValue (LCD_D5_PORT ,LCD_D5_PIN,DIO_PIN_LOW);
    39d0:	80 e0       	ldi	r24, 0x00	; 0
    39d2:	65 e0       	ldi	r22, 0x05	; 5
    39d4:	40 e0       	ldi	r20, 0x00	; 0
    39d6:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    39da:	05 c0       	rjmp	.+10     	; 0x39e6 <PRV_voidWriteHalfPort+0x56>
	}
	else
	{
		DIO_enumSetPinValue (LCD_D5_PORT ,LCD_D5_PIN,DIO_PIN_HIGH);
    39dc:	80 e0       	ldi	r24, 0x00	; 0
    39de:	65 e0       	ldi	r22, 0x05	; 5
    39e0:	41 e0       	ldi	r20, 0x01	; 1
    39e2:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	}
	if(0==GET_BIT(copu_u8Val,2))
    39e6:	89 81       	ldd	r24, Y+1	; 0x01
    39e8:	86 95       	lsr	r24
    39ea:	86 95       	lsr	r24
    39ec:	88 2f       	mov	r24, r24
    39ee:	90 e0       	ldi	r25, 0x00	; 0
    39f0:	81 70       	andi	r24, 0x01	; 1
    39f2:	90 70       	andi	r25, 0x00	; 0
    39f4:	00 97       	sbiw	r24, 0x00	; 0
    39f6:	31 f4       	brne	.+12     	; 0x3a04 <PRV_voidWriteHalfPort+0x74>
	{
		DIO_enumSetPinValue (LCD_D6_PORT ,LCD_D6_PIN,DIO_PIN_LOW);
    39f8:	80 e0       	ldi	r24, 0x00	; 0
    39fa:	66 e0       	ldi	r22, 0x06	; 6
    39fc:	40 e0       	ldi	r20, 0x00	; 0
    39fe:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    3a02:	05 c0       	rjmp	.+10     	; 0x3a0e <PRV_voidWriteHalfPort+0x7e>
	}
	else
	{
		DIO_enumSetPinValue (LCD_D6_PORT ,LCD_D6_PIN,DIO_PIN_HIGH);
    3a04:	80 e0       	ldi	r24, 0x00	; 0
    3a06:	66 e0       	ldi	r22, 0x06	; 6
    3a08:	41 e0       	ldi	r20, 0x01	; 1
    3a0a:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	}
	if(0==GET_BIT(copu_u8Val,3))
    3a0e:	89 81       	ldd	r24, Y+1	; 0x01
    3a10:	86 95       	lsr	r24
    3a12:	86 95       	lsr	r24
    3a14:	86 95       	lsr	r24
    3a16:	88 2f       	mov	r24, r24
    3a18:	90 e0       	ldi	r25, 0x00	; 0
    3a1a:	81 70       	andi	r24, 0x01	; 1
    3a1c:	90 70       	andi	r25, 0x00	; 0
    3a1e:	00 97       	sbiw	r24, 0x00	; 0
    3a20:	31 f4       	brne	.+12     	; 0x3a2e <PRV_voidWriteHalfPort+0x9e>
	{
		DIO_enumSetPinValue (LCD_D7_PORT ,LCD_D7_PIN,DIO_PIN_LOW);
    3a22:	80 e0       	ldi	r24, 0x00	; 0
    3a24:	67 e0       	ldi	r22, 0x07	; 7
    3a26:	40 e0       	ldi	r20, 0x00	; 0
    3a28:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    3a2c:	05 c0       	rjmp	.+10     	; 0x3a38 <PRV_voidWriteHalfPort+0xa8>
	}
	else
	{
		DIO_enumSetPinValue (LCD_D7_PORT ,LCD_D7_PIN,DIO_PIN_HIGH);
    3a2e:	80 e0       	ldi	r24, 0x00	; 0
    3a30:	67 e0       	ldi	r22, 0x07	; 7
    3a32:	41 e0       	ldi	r20, 0x01	; 1
    3a34:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	    DIO_voidSetPinValue (LCD_D4_PORT ,LCD_D4_PIN,GET_BIT(copu_u8Val,0));
	    DIO_voidSetPinValue (LCD_D5_PORT ,LCD_D5_PIN,GET_BIT(copu_u8Val,1));
	    DIO_voidSetPinValue (LCD_D6_PORT ,LCD_D6_PIN,GET_BIT(copu_u8Val,2));
	    DIO_voidSetPinValue (LCD_D7_PORT ,LCD_D7_PIN,GET_BIT(copu_u8Val,3));
	*/
}
    3a38:	0f 90       	pop	r0
    3a3a:	cf 91       	pop	r28
    3a3c:	df 91       	pop	r29
    3a3e:	08 95       	ret

00003a40 <PRV_voidEnableTriggerWrite>:
*
* Hint : static Function to forbid calling it out this file
*
*/
static void PRV_voidEnableTriggerWrite    (void)
{
    3a40:	df 93       	push	r29
    3a42:	cf 93       	push	r28
    3a44:	cd b7       	in	r28, 0x3d	; 61
    3a46:	de b7       	in	r29, 0x3e	; 62
    3a48:	6c 97       	sbiw	r28, 0x1c	; 28
    3a4a:	0f b6       	in	r0, 0x3f	; 63
    3a4c:	f8 94       	cli
    3a4e:	de bf       	out	0x3e, r29	; 62
    3a50:	0f be       	out	0x3f, r0	; 63
    3a52:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue (LCD_EN_PORT ,LCD_EN_PIN,DIO_PIN_HIGH);
    3a54:	81 e0       	ldi	r24, 0x01	; 1
    3a56:	63 e0       	ldi	r22, 0x03	; 3
    3a58:	41 e0       	ldi	r20, 0x01	; 1
    3a5a:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    3a5e:	80 e0       	ldi	r24, 0x00	; 0
    3a60:	90 e0       	ldi	r25, 0x00	; 0
    3a62:	a0 e8       	ldi	r26, 0x80	; 128
    3a64:	bf e3       	ldi	r27, 0x3F	; 63
    3a66:	89 8f       	std	Y+25, r24	; 0x19
    3a68:	9a 8f       	std	Y+26, r25	; 0x1a
    3a6a:	ab 8f       	std	Y+27, r26	; 0x1b
    3a6c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a6e:	69 8d       	ldd	r22, Y+25	; 0x19
    3a70:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3a72:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3a74:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3a76:	20 e0       	ldi	r18, 0x00	; 0
    3a78:	30 e0       	ldi	r19, 0x00	; 0
    3a7a:	4a e7       	ldi	r20, 0x7A	; 122
    3a7c:	55 e4       	ldi	r21, 0x45	; 69
    3a7e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a82:	dc 01       	movw	r26, r24
    3a84:	cb 01       	movw	r24, r22
    3a86:	8d 8b       	std	Y+21, r24	; 0x15
    3a88:	9e 8b       	std	Y+22, r25	; 0x16
    3a8a:	af 8b       	std	Y+23, r26	; 0x17
    3a8c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3a8e:	6d 89       	ldd	r22, Y+21	; 0x15
    3a90:	7e 89       	ldd	r23, Y+22	; 0x16
    3a92:	8f 89       	ldd	r24, Y+23	; 0x17
    3a94:	98 8d       	ldd	r25, Y+24	; 0x18
    3a96:	20 e0       	ldi	r18, 0x00	; 0
    3a98:	30 e0       	ldi	r19, 0x00	; 0
    3a9a:	40 e8       	ldi	r20, 0x80	; 128
    3a9c:	5f e3       	ldi	r21, 0x3F	; 63
    3a9e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3aa2:	88 23       	and	r24, r24
    3aa4:	2c f4       	brge	.+10     	; 0x3ab0 <PRV_voidEnableTriggerWrite+0x70>
		__ticks = 1;
    3aa6:	81 e0       	ldi	r24, 0x01	; 1
    3aa8:	90 e0       	ldi	r25, 0x00	; 0
    3aaa:	9c 8b       	std	Y+20, r25	; 0x14
    3aac:	8b 8b       	std	Y+19, r24	; 0x13
    3aae:	3f c0       	rjmp	.+126    	; 0x3b2e <PRV_voidEnableTriggerWrite+0xee>
	else if (__tmp > 65535)
    3ab0:	6d 89       	ldd	r22, Y+21	; 0x15
    3ab2:	7e 89       	ldd	r23, Y+22	; 0x16
    3ab4:	8f 89       	ldd	r24, Y+23	; 0x17
    3ab6:	98 8d       	ldd	r25, Y+24	; 0x18
    3ab8:	20 e0       	ldi	r18, 0x00	; 0
    3aba:	3f ef       	ldi	r19, 0xFF	; 255
    3abc:	4f e7       	ldi	r20, 0x7F	; 127
    3abe:	57 e4       	ldi	r21, 0x47	; 71
    3ac0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ac4:	18 16       	cp	r1, r24
    3ac6:	4c f5       	brge	.+82     	; 0x3b1a <PRV_voidEnableTriggerWrite+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ac8:	69 8d       	ldd	r22, Y+25	; 0x19
    3aca:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3acc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3ace:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3ad0:	20 e0       	ldi	r18, 0x00	; 0
    3ad2:	30 e0       	ldi	r19, 0x00	; 0
    3ad4:	40 e2       	ldi	r20, 0x20	; 32
    3ad6:	51 e4       	ldi	r21, 0x41	; 65
    3ad8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3adc:	dc 01       	movw	r26, r24
    3ade:	cb 01       	movw	r24, r22
    3ae0:	bc 01       	movw	r22, r24
    3ae2:	cd 01       	movw	r24, r26
    3ae4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ae8:	dc 01       	movw	r26, r24
    3aea:	cb 01       	movw	r24, r22
    3aec:	9c 8b       	std	Y+20, r25	; 0x14
    3aee:	8b 8b       	std	Y+19, r24	; 0x13
    3af0:	0f c0       	rjmp	.+30     	; 0x3b10 <PRV_voidEnableTriggerWrite+0xd0>
    3af2:	80 e9       	ldi	r24, 0x90	; 144
    3af4:	91 e0       	ldi	r25, 0x01	; 1
    3af6:	9a 8b       	std	Y+18, r25	; 0x12
    3af8:	89 8b       	std	Y+17, r24	; 0x11
    3afa:	89 89       	ldd	r24, Y+17	; 0x11
    3afc:	9a 89       	ldd	r25, Y+18	; 0x12
    3afe:	01 97       	sbiw	r24, 0x01	; 1
    3b00:	f1 f7       	brne	.-4      	; 0x3afe <PRV_voidEnableTriggerWrite+0xbe>
    3b02:	9a 8b       	std	Y+18, r25	; 0x12
    3b04:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b06:	8b 89       	ldd	r24, Y+19	; 0x13
    3b08:	9c 89       	ldd	r25, Y+20	; 0x14
    3b0a:	01 97       	sbiw	r24, 0x01	; 1
    3b0c:	9c 8b       	std	Y+20, r25	; 0x14
    3b0e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b10:	8b 89       	ldd	r24, Y+19	; 0x13
    3b12:	9c 89       	ldd	r25, Y+20	; 0x14
    3b14:	00 97       	sbiw	r24, 0x00	; 0
    3b16:	69 f7       	brne	.-38     	; 0x3af2 <PRV_voidEnableTriggerWrite+0xb2>
    3b18:	14 c0       	rjmp	.+40     	; 0x3b42 <PRV_voidEnableTriggerWrite+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b1a:	6d 89       	ldd	r22, Y+21	; 0x15
    3b1c:	7e 89       	ldd	r23, Y+22	; 0x16
    3b1e:	8f 89       	ldd	r24, Y+23	; 0x17
    3b20:	98 8d       	ldd	r25, Y+24	; 0x18
    3b22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b26:	dc 01       	movw	r26, r24
    3b28:	cb 01       	movw	r24, r22
    3b2a:	9c 8b       	std	Y+20, r25	; 0x14
    3b2c:	8b 8b       	std	Y+19, r24	; 0x13
    3b2e:	8b 89       	ldd	r24, Y+19	; 0x13
    3b30:	9c 89       	ldd	r25, Y+20	; 0x14
    3b32:	98 8b       	std	Y+16, r25	; 0x10
    3b34:	8f 87       	std	Y+15, r24	; 0x0f
    3b36:	8f 85       	ldd	r24, Y+15	; 0x0f
    3b38:	98 89       	ldd	r25, Y+16	; 0x10
    3b3a:	01 97       	sbiw	r24, 0x01	; 1
    3b3c:	f1 f7       	brne	.-4      	; 0x3b3a <PRV_voidEnableTriggerWrite+0xfa>
    3b3e:	98 8b       	std	Y+16, r25	; 0x10
    3b40:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_enumSetPinValue (LCD_EN_PORT ,LCD_EN_PIN,DIO_PIN_LOW);
    3b42:	81 e0       	ldi	r24, 0x01	; 1
    3b44:	63 e0       	ldi	r22, 0x03	; 3
    3b46:	40 e0       	ldi	r20, 0x00	; 0
    3b48:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    3b4c:	80 e0       	ldi	r24, 0x00	; 0
    3b4e:	90 e0       	ldi	r25, 0x00	; 0
    3b50:	a0 e8       	ldi	r26, 0x80	; 128
    3b52:	bf e3       	ldi	r27, 0x3F	; 63
    3b54:	8b 87       	std	Y+11, r24	; 0x0b
    3b56:	9c 87       	std	Y+12, r25	; 0x0c
    3b58:	ad 87       	std	Y+13, r26	; 0x0d
    3b5a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b5c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b5e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b60:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b62:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b64:	20 e0       	ldi	r18, 0x00	; 0
    3b66:	30 e0       	ldi	r19, 0x00	; 0
    3b68:	4a e7       	ldi	r20, 0x7A	; 122
    3b6a:	55 e4       	ldi	r21, 0x45	; 69
    3b6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b70:	dc 01       	movw	r26, r24
    3b72:	cb 01       	movw	r24, r22
    3b74:	8f 83       	std	Y+7, r24	; 0x07
    3b76:	98 87       	std	Y+8, r25	; 0x08
    3b78:	a9 87       	std	Y+9, r26	; 0x09
    3b7a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3b7c:	6f 81       	ldd	r22, Y+7	; 0x07
    3b7e:	78 85       	ldd	r23, Y+8	; 0x08
    3b80:	89 85       	ldd	r24, Y+9	; 0x09
    3b82:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b84:	20 e0       	ldi	r18, 0x00	; 0
    3b86:	30 e0       	ldi	r19, 0x00	; 0
    3b88:	40 e8       	ldi	r20, 0x80	; 128
    3b8a:	5f e3       	ldi	r21, 0x3F	; 63
    3b8c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3b90:	88 23       	and	r24, r24
    3b92:	2c f4       	brge	.+10     	; 0x3b9e <PRV_voidEnableTriggerWrite+0x15e>
		__ticks = 1;
    3b94:	81 e0       	ldi	r24, 0x01	; 1
    3b96:	90 e0       	ldi	r25, 0x00	; 0
    3b98:	9e 83       	std	Y+6, r25	; 0x06
    3b9a:	8d 83       	std	Y+5, r24	; 0x05
    3b9c:	3f c0       	rjmp	.+126    	; 0x3c1c <PRV_voidEnableTriggerWrite+0x1dc>
	else if (__tmp > 65535)
    3b9e:	6f 81       	ldd	r22, Y+7	; 0x07
    3ba0:	78 85       	ldd	r23, Y+8	; 0x08
    3ba2:	89 85       	ldd	r24, Y+9	; 0x09
    3ba4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ba6:	20 e0       	ldi	r18, 0x00	; 0
    3ba8:	3f ef       	ldi	r19, 0xFF	; 255
    3baa:	4f e7       	ldi	r20, 0x7F	; 127
    3bac:	57 e4       	ldi	r21, 0x47	; 71
    3bae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3bb2:	18 16       	cp	r1, r24
    3bb4:	4c f5       	brge	.+82     	; 0x3c08 <PRV_voidEnableTriggerWrite+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3bb6:	6b 85       	ldd	r22, Y+11	; 0x0b
    3bb8:	7c 85       	ldd	r23, Y+12	; 0x0c
    3bba:	8d 85       	ldd	r24, Y+13	; 0x0d
    3bbc:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bbe:	20 e0       	ldi	r18, 0x00	; 0
    3bc0:	30 e0       	ldi	r19, 0x00	; 0
    3bc2:	40 e2       	ldi	r20, 0x20	; 32
    3bc4:	51 e4       	ldi	r21, 0x41	; 65
    3bc6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bca:	dc 01       	movw	r26, r24
    3bcc:	cb 01       	movw	r24, r22
    3bce:	bc 01       	movw	r22, r24
    3bd0:	cd 01       	movw	r24, r26
    3bd2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3bd6:	dc 01       	movw	r26, r24
    3bd8:	cb 01       	movw	r24, r22
    3bda:	9e 83       	std	Y+6, r25	; 0x06
    3bdc:	8d 83       	std	Y+5, r24	; 0x05
    3bde:	0f c0       	rjmp	.+30     	; 0x3bfe <PRV_voidEnableTriggerWrite+0x1be>
    3be0:	80 e9       	ldi	r24, 0x90	; 144
    3be2:	91 e0       	ldi	r25, 0x01	; 1
    3be4:	9c 83       	std	Y+4, r25	; 0x04
    3be6:	8b 83       	std	Y+3, r24	; 0x03
    3be8:	8b 81       	ldd	r24, Y+3	; 0x03
    3bea:	9c 81       	ldd	r25, Y+4	; 0x04
    3bec:	01 97       	sbiw	r24, 0x01	; 1
    3bee:	f1 f7       	brne	.-4      	; 0x3bec <PRV_voidEnableTriggerWrite+0x1ac>
    3bf0:	9c 83       	std	Y+4, r25	; 0x04
    3bf2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3bf4:	8d 81       	ldd	r24, Y+5	; 0x05
    3bf6:	9e 81       	ldd	r25, Y+6	; 0x06
    3bf8:	01 97       	sbiw	r24, 0x01	; 1
    3bfa:	9e 83       	std	Y+6, r25	; 0x06
    3bfc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3bfe:	8d 81       	ldd	r24, Y+5	; 0x05
    3c00:	9e 81       	ldd	r25, Y+6	; 0x06
    3c02:	00 97       	sbiw	r24, 0x00	; 0
    3c04:	69 f7       	brne	.-38     	; 0x3be0 <PRV_voidEnableTriggerWrite+0x1a0>
    3c06:	14 c0       	rjmp	.+40     	; 0x3c30 <PRV_voidEnableTriggerWrite+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c08:	6f 81       	ldd	r22, Y+7	; 0x07
    3c0a:	78 85       	ldd	r23, Y+8	; 0x08
    3c0c:	89 85       	ldd	r24, Y+9	; 0x09
    3c0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c14:	dc 01       	movw	r26, r24
    3c16:	cb 01       	movw	r24, r22
    3c18:	9e 83       	std	Y+6, r25	; 0x06
    3c1a:	8d 83       	std	Y+5, r24	; 0x05
    3c1c:	8d 81       	ldd	r24, Y+5	; 0x05
    3c1e:	9e 81       	ldd	r25, Y+6	; 0x06
    3c20:	9a 83       	std	Y+2, r25	; 0x02
    3c22:	89 83       	std	Y+1, r24	; 0x01
    3c24:	89 81       	ldd	r24, Y+1	; 0x01
    3c26:	9a 81       	ldd	r25, Y+2	; 0x02
    3c28:	01 97       	sbiw	r24, 0x01	; 1
    3c2a:	f1 f7       	brne	.-4      	; 0x3c28 <PRV_voidEnableTriggerWrite+0x1e8>
    3c2c:	9a 83       	std	Y+2, r25	; 0x02
    3c2e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    3c30:	6c 96       	adiw	r28, 0x1c	; 28
    3c32:	0f b6       	in	r0, 0x3f	; 63
    3c34:	f8 94       	cli
    3c36:	de bf       	out	0x3e, r29	; 62
    3c38:	0f be       	out	0x3f, r0	; 63
    3c3a:	cd bf       	out	0x3d, r28	; 61
    3c3c:	cf 91       	pop	r28
    3c3e:	df 91       	pop	r29
    3c40:	08 95       	ret

00003c42 <KEYPAD_voidInit>:
 *          and as output high initially in case of cols
 * Parameters : Nothing
 * return : Nothing
 */
void KEYPAD_voidInit      (void)
{
    3c42:	df 93       	push	r29
    3c44:	cf 93       	push	r28
    3c46:	cd b7       	in	r28, 0x3d	; 61
    3c48:	de b7       	in	r29, 0x3e	; 62
	/*config rows pins as input pins then activete internal pull up*/

	DIO_enumSetPinDirection (KEYPAD_R1_PORT ,KEYPAD_R1 ,DIO_PIN_INPUT);
    3c4a:	82 e0       	ldi	r24, 0x02	; 2
    3c4c:	63 e0       	ldi	r22, 0x03	; 3
    3c4e:	40 e0       	ldi	r20, 0x00	; 0
    3c50:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection (KEYPAD_R2_PORT ,KEYPAD_R2 ,DIO_PIN_INPUT);
    3c54:	82 e0       	ldi	r24, 0x02	; 2
    3c56:	64 e0       	ldi	r22, 0x04	; 4
    3c58:	40 e0       	ldi	r20, 0x00	; 0
    3c5a:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection (KEYPAD_R3_PORT ,KEYPAD_R3 ,DIO_PIN_INPUT);
    3c5e:	82 e0       	ldi	r24, 0x02	; 2
    3c60:	65 e0       	ldi	r22, 0x05	; 5
    3c62:	40 e0       	ldi	r20, 0x00	; 0
    3c64:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection (KEYPAD_R4_PORT ,KEYPAD_R4 ,DIO_PIN_INPUT);
    3c68:	82 e0       	ldi	r24, 0x02	; 2
    3c6a:	66 e0       	ldi	r22, 0x06	; 6
    3c6c:	40 e0       	ldi	r20, 0x00	; 0
    3c6e:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>

	DIO_enumActivatePinInPUR(KEYPAD_R1_PORT ,KEYPAD_R1);
    3c72:	82 e0       	ldi	r24, 0x02	; 2
    3c74:	63 e0       	ldi	r22, 0x03	; 3
    3c76:	0e 94 ee 13 	call	0x27dc	; 0x27dc <DIO_enumActivatePinInPUR>
	DIO_enumActivatePinInPUR(KEYPAD_R2_PORT ,KEYPAD_R2);
    3c7a:	82 e0       	ldi	r24, 0x02	; 2
    3c7c:	64 e0       	ldi	r22, 0x04	; 4
    3c7e:	0e 94 ee 13 	call	0x27dc	; 0x27dc <DIO_enumActivatePinInPUR>
	DIO_enumActivatePinInPUR(KEYPAD_R3_PORT ,KEYPAD_R3);
    3c82:	82 e0       	ldi	r24, 0x02	; 2
    3c84:	65 e0       	ldi	r22, 0x05	; 5
    3c86:	0e 94 ee 13 	call	0x27dc	; 0x27dc <DIO_enumActivatePinInPUR>
	DIO_enumActivatePinInPUR(KEYPAD_R4_PORT ,KEYPAD_R4);
    3c8a:	82 e0       	ldi	r24, 0x02	; 2
    3c8c:	66 e0       	ldi	r22, 0x06	; 6
    3c8e:	0e 94 ee 13 	call	0x27dc	; 0x27dc <DIO_enumActivatePinInPUR>


	DIO_enumSetPinDirection (KEYPAD_C1_PORT ,KEYPAD_C1 ,DIO_PIN_OUTPUT);
    3c92:	81 e0       	ldi	r24, 0x01	; 1
    3c94:	64 e0       	ldi	r22, 0x04	; 4
    3c96:	41 e0       	ldi	r20, 0x01	; 1
    3c98:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection (KEYPAD_C2_PORT ,KEYPAD_C2 ,DIO_PIN_OUTPUT);
    3c9c:	81 e0       	ldi	r24, 0x01	; 1
    3c9e:	65 e0       	ldi	r22, 0x05	; 5
    3ca0:	41 e0       	ldi	r20, 0x01	; 1
    3ca2:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection (KEYPAD_C3_PORT ,KEYPAD_C3 ,DIO_PIN_OUTPUT);
    3ca6:	81 e0       	ldi	r24, 0x01	; 1
    3ca8:	66 e0       	ldi	r22, 0x06	; 6
    3caa:	41 e0       	ldi	r20, 0x01	; 1
    3cac:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection (KEYPAD_C4_PORT ,KEYPAD_C4 ,DIO_PIN_OUTPUT);
    3cb0:	81 e0       	ldi	r24, 0x01	; 1
    3cb2:	67 e0       	ldi	r22, 0x07	; 7
    3cb4:	41 e0       	ldi	r20, 0x01	; 1
    3cb6:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>

	DIO_enumSetPinValue(KEYPAD_C1_PORT ,KEYPAD_C1 ,DIO_PIN_HIGH);
    3cba:	81 e0       	ldi	r24, 0x01	; 1
    3cbc:	64 e0       	ldi	r22, 0x04	; 4
    3cbe:	41 e0       	ldi	r20, 0x01	; 1
    3cc0:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(KEYPAD_C2_PORT ,KEYPAD_C2 ,DIO_PIN_HIGH);
    3cc4:	81 e0       	ldi	r24, 0x01	; 1
    3cc6:	65 e0       	ldi	r22, 0x05	; 5
    3cc8:	41 e0       	ldi	r20, 0x01	; 1
    3cca:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(KEYPAD_C3_PORT ,KEYPAD_C3 ,DIO_PIN_HIGH);
    3cce:	81 e0       	ldi	r24, 0x01	; 1
    3cd0:	66 e0       	ldi	r22, 0x06	; 6
    3cd2:	41 e0       	ldi	r20, 0x01	; 1
    3cd4:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(KEYPAD_C4_PORT ,KEYPAD_C4 ,DIO_PIN_HIGH);
    3cd8:	81 e0       	ldi	r24, 0x01	; 1
    3cda:	67 e0       	ldi	r22, 0x07	; 7
    3cdc:	41 e0       	ldi	r20, 0x01	; 1
    3cde:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>

}
    3ce2:	cf 91       	pop	r28
    3ce4:	df 91       	pop	r29
    3ce6:	08 95       	ret

00003ce8 <KEYPAD_voidGetValue>:
 * Breif : This Function used to get the pressed button of the keypad
 * Parameters [out]: * copy_u8ReturnedValue ->> The ASCII of pressed key there is one
 * return : Nothing
 */
void   KEYPAD_voidGetValue  (u8 * copy_u8ReturnedValue)
{
    3ce8:	df 93       	push	r29
    3cea:	cf 93       	push	r28
    3cec:	cd b7       	in	r28, 0x3d	; 61
    3cee:	de b7       	in	r29, 0x3e	; 62
    3cf0:	aa 97       	sbiw	r28, 0x2a	; 42
    3cf2:	0f b6       	in	r0, 0x3f	; 63
    3cf4:	f8 94       	cli
    3cf6:	de bf       	out	0x3e, r29	; 62
    3cf8:	0f be       	out	0x3f, r0	; 63
    3cfa:	cd bf       	out	0x3d, r28	; 61
    3cfc:	9d a3       	std	Y+37, r25	; 0x25
    3cfe:	8c a3       	std	Y+36, r24	; 0x24
	if(* copy_u8ReturnedValue!= NULL)
    3d00:	ec a1       	ldd	r30, Y+36	; 0x24
    3d02:	fd a1       	ldd	r31, Y+37	; 0x25
    3d04:	80 81       	ld	r24, Z
    3d06:	88 2f       	mov	r24, r24
    3d08:	90 e0       	ldi	r25, 0x00	; 0
    3d0a:	00 97       	sbiw	r24, 0x00	; 0
    3d0c:	09 f4       	brne	.+2      	; 0x3d10 <KEYPAD_voidGetValue+0x28>
    3d0e:	d9 c0       	rjmp	.+434    	; 0x3ec2 <KEYPAD_voidGetValue+0x1da>
	{
		u8 local_u8ColCounter ,local_u8RowCounter ;
		u8 local_u8PinState;
		u8 local_u8ColPorts[4]={KEYPAD_C1_PORT,KEYPAD_C2_PORT,KEYPAD_C3_PORT,KEYPAD_C4_PORT};
    3d10:	81 e0       	ldi	r24, 0x01	; 1
    3d12:	8c 83       	std	Y+4, r24	; 0x04
    3d14:	81 e0       	ldi	r24, 0x01	; 1
    3d16:	8d 83       	std	Y+5, r24	; 0x05
    3d18:	81 e0       	ldi	r24, 0x01	; 1
    3d1a:	8e 83       	std	Y+6, r24	; 0x06
    3d1c:	81 e0       	ldi	r24, 0x01	; 1
    3d1e:	8f 83       	std	Y+7, r24	; 0x07
		u8 local_u8ColPins [4]={KEYPAD_C1,KEYPAD_C2,KEYPAD_C3,KEYPAD_C4};
    3d20:	84 e0       	ldi	r24, 0x04	; 4
    3d22:	88 87       	std	Y+8, r24	; 0x08
    3d24:	85 e0       	ldi	r24, 0x05	; 5
    3d26:	89 87       	std	Y+9, r24	; 0x09
    3d28:	86 e0       	ldi	r24, 0x06	; 6
    3d2a:	8a 87       	std	Y+10, r24	; 0x0a
    3d2c:	87 e0       	ldi	r24, 0x07	; 7
    3d2e:	8b 87       	std	Y+11, r24	; 0x0b
		u8 local_u8RowPorts[4]={KEYPAD_R1_PORT,KEYPAD_R2_PORT,KEYPAD_R3_PORT,KEYPAD_R4_PORT};
    3d30:	82 e0       	ldi	r24, 0x02	; 2
    3d32:	8c 87       	std	Y+12, r24	; 0x0c
    3d34:	82 e0       	ldi	r24, 0x02	; 2
    3d36:	8d 87       	std	Y+13, r24	; 0x0d
    3d38:	82 e0       	ldi	r24, 0x02	; 2
    3d3a:	8e 87       	std	Y+14, r24	; 0x0e
    3d3c:	82 e0       	ldi	r24, 0x02	; 2
    3d3e:	8f 87       	std	Y+15, r24	; 0x0f
		u8 local_u8RowPins [4]={KEYPAD_R1,KEYPAD_R2,KEYPAD_R3,KEYPAD_R4};
    3d40:	83 e0       	ldi	r24, 0x03	; 3
    3d42:	88 8b       	std	Y+16, r24	; 0x10
    3d44:	84 e0       	ldi	r24, 0x04	; 4
    3d46:	89 8b       	std	Y+17, r24	; 0x11
    3d48:	85 e0       	ldi	r24, 0x05	; 5
    3d4a:	8a 8b       	std	Y+18, r24	; 0x12
    3d4c:	86 e0       	ldi	r24, 0x06	; 6
    3d4e:	8b 8b       	std	Y+19, r24	; 0x13
		u8 local_u8KPD_Chars[4][4] = KPD_KEYS;
    3d50:	ce 01       	movw	r24, r28
    3d52:	44 96       	adiw	r24, 0x14	; 20
    3d54:	9f a3       	std	Y+39, r25	; 0x27
    3d56:	8e a3       	std	Y+38, r24	; 0x26
    3d58:	e0 e7       	ldi	r30, 0x70	; 112
    3d5a:	f7 e0       	ldi	r31, 0x07	; 7
    3d5c:	f9 a7       	std	Y+41, r31	; 0x29
    3d5e:	e8 a7       	std	Y+40, r30	; 0x28
    3d60:	f0 e1       	ldi	r31, 0x10	; 16
    3d62:	fa a7       	std	Y+42, r31	; 0x2a
    3d64:	e8 a5       	ldd	r30, Y+40	; 0x28
    3d66:	f9 a5       	ldd	r31, Y+41	; 0x29
    3d68:	00 80       	ld	r0, Z
    3d6a:	88 a5       	ldd	r24, Y+40	; 0x28
    3d6c:	99 a5       	ldd	r25, Y+41	; 0x29
    3d6e:	01 96       	adiw	r24, 0x01	; 1
    3d70:	99 a7       	std	Y+41, r25	; 0x29
    3d72:	88 a7       	std	Y+40, r24	; 0x28
    3d74:	ee a1       	ldd	r30, Y+38	; 0x26
    3d76:	ff a1       	ldd	r31, Y+39	; 0x27
    3d78:	00 82       	st	Z, r0
    3d7a:	8e a1       	ldd	r24, Y+38	; 0x26
    3d7c:	9f a1       	ldd	r25, Y+39	; 0x27
    3d7e:	01 96       	adiw	r24, 0x01	; 1
    3d80:	9f a3       	std	Y+39, r25	; 0x27
    3d82:	8e a3       	std	Y+38, r24	; 0x26
    3d84:	9a a5       	ldd	r25, Y+42	; 0x2a
    3d86:	91 50       	subi	r25, 0x01	; 1
    3d88:	9a a7       	std	Y+42, r25	; 0x2a
    3d8a:	ea a5       	ldd	r30, Y+42	; 0x2a
    3d8c:	ee 23       	and	r30, r30
    3d8e:	51 f7       	brne	.-44     	; 0x3d64 <KEYPAD_voidGetValue+0x7c>


		* copy_u8ReturnedValue = KPD_NOT_PRESSED ;
    3d90:	ec a1       	ldd	r30, Y+36	; 0x24
    3d92:	fd a1       	ldd	r31, Y+37	; 0x25
    3d94:	8f ef       	ldi	r24, 0xFF	; 255
    3d96:	80 83       	st	Z, r24
		for(local_u8ColCounter=0 ; local_u8ColCounter<4 ; local_u8ColCounter++)
    3d98:	1a 82       	std	Y+2, r1	; 0x02
    3d9a:	8f c0       	rjmp	.+286    	; 0x3eba <KEYPAD_voidGetValue+0x1d2>
		{
			/*ACTIVATE EACH COL*/
			DIO_enumSetPinValue(local_u8ColPorts[local_u8ColCounter] ,local_u8ColPins[local_u8ColCounter] , DIO_PIN_LOW);
    3d9c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d9e:	28 2f       	mov	r18, r24
    3da0:	30 e0       	ldi	r19, 0x00	; 0
    3da2:	ce 01       	movw	r24, r28
    3da4:	04 96       	adiw	r24, 0x04	; 4
    3da6:	fc 01       	movw	r30, r24
    3da8:	e2 0f       	add	r30, r18
    3daa:	f3 1f       	adc	r31, r19
    3dac:	40 81       	ld	r20, Z
    3dae:	8a 81       	ldd	r24, Y+2	; 0x02
    3db0:	28 2f       	mov	r18, r24
    3db2:	30 e0       	ldi	r19, 0x00	; 0
    3db4:	ce 01       	movw	r24, r28
    3db6:	08 96       	adiw	r24, 0x08	; 8
    3db8:	fc 01       	movw	r30, r24
    3dba:	e2 0f       	add	r30, r18
    3dbc:	f3 1f       	adc	r31, r19
    3dbe:	90 81       	ld	r25, Z
    3dc0:	84 2f       	mov	r24, r20
    3dc2:	69 2f       	mov	r22, r25
    3dc4:	40 e0       	ldi	r20, 0x00	; 0
    3dc6:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>

			for(local_u8RowCounter=0 ; local_u8RowCounter<4 ; local_u8RowCounter++)
    3dca:	19 82       	std	Y+1, r1	; 0x01
    3dcc:	55 c0       	rjmp	.+170    	; 0x3e78 <KEYPAD_voidGetValue+0x190>
			{
				/* Check Each Row (if == 0?) */
				DIO_enumGetPinValue(local_u8RowPorts[local_u8RowCounter] , local_u8RowPins [local_u8RowCounter],&local_u8PinState);
    3dce:	89 81       	ldd	r24, Y+1	; 0x01
    3dd0:	28 2f       	mov	r18, r24
    3dd2:	30 e0       	ldi	r19, 0x00	; 0
    3dd4:	ce 01       	movw	r24, r28
    3dd6:	0c 96       	adiw	r24, 0x0c	; 12
    3dd8:	fc 01       	movw	r30, r24
    3dda:	e2 0f       	add	r30, r18
    3ddc:	f3 1f       	adc	r31, r19
    3dde:	40 81       	ld	r20, Z
    3de0:	89 81       	ldd	r24, Y+1	; 0x01
    3de2:	28 2f       	mov	r18, r24
    3de4:	30 e0       	ldi	r19, 0x00	; 0
    3de6:	ce 01       	movw	r24, r28
    3de8:	40 96       	adiw	r24, 0x10	; 16
    3dea:	fc 01       	movw	r30, r24
    3dec:	e2 0f       	add	r30, r18
    3dee:	f3 1f       	adc	r31, r19
    3df0:	90 81       	ld	r25, Z
    3df2:	9e 01       	movw	r18, r28
    3df4:	2d 5f       	subi	r18, 0xFD	; 253
    3df6:	3f 4f       	sbci	r19, 0xFF	; 255
    3df8:	84 2f       	mov	r24, r20
    3dfa:	69 2f       	mov	r22, r25
    3dfc:	a9 01       	movw	r20, r18
    3dfe:	0e 94 2d 11 	call	0x225a	; 0x225a <DIO_enumGetPinValue>
				/* Is Pressed? */
				if(0==local_u8PinState)
    3e02:	8b 81       	ldd	r24, Y+3	; 0x03
    3e04:	88 23       	and	r24, r24
    3e06:	a9 f5       	brne	.+106    	; 0x3e72 <KEYPAD_voidGetValue+0x18a>
    3e08:	1a c0       	rjmp	.+52     	; 0x3e3e <KEYPAD_voidGetValue+0x156>
				{
					while(0==local_u8PinState)
					{
						DIO_enumGetPinValue(local_u8RowPorts[local_u8RowCounter] , local_u8RowPins [local_u8RowCounter],&local_u8PinState);
    3e0a:	89 81       	ldd	r24, Y+1	; 0x01
    3e0c:	28 2f       	mov	r18, r24
    3e0e:	30 e0       	ldi	r19, 0x00	; 0
    3e10:	ce 01       	movw	r24, r28
    3e12:	0c 96       	adiw	r24, 0x0c	; 12
    3e14:	fc 01       	movw	r30, r24
    3e16:	e2 0f       	add	r30, r18
    3e18:	f3 1f       	adc	r31, r19
    3e1a:	40 81       	ld	r20, Z
    3e1c:	89 81       	ldd	r24, Y+1	; 0x01
    3e1e:	28 2f       	mov	r18, r24
    3e20:	30 e0       	ldi	r19, 0x00	; 0
    3e22:	ce 01       	movw	r24, r28
    3e24:	40 96       	adiw	r24, 0x10	; 16
    3e26:	fc 01       	movw	r30, r24
    3e28:	e2 0f       	add	r30, r18
    3e2a:	f3 1f       	adc	r31, r19
    3e2c:	90 81       	ld	r25, Z
    3e2e:	9e 01       	movw	r18, r28
    3e30:	2d 5f       	subi	r18, 0xFD	; 253
    3e32:	3f 4f       	sbci	r19, 0xFF	; 255
    3e34:	84 2f       	mov	r24, r20
    3e36:	69 2f       	mov	r22, r25
    3e38:	a9 01       	movw	r20, r18
    3e3a:	0e 94 2d 11 	call	0x225a	; 0x225a <DIO_enumGetPinValue>
				/* Check Each Row (if == 0?) */
				DIO_enumGetPinValue(local_u8RowPorts[local_u8RowCounter] , local_u8RowPins [local_u8RowCounter],&local_u8PinState);
				/* Is Pressed? */
				if(0==local_u8PinState)
				{
					while(0==local_u8PinState)
    3e3e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e40:	88 23       	and	r24, r24
    3e42:	19 f3       	breq	.-58     	; 0x3e0a <KEYPAD_voidGetValue+0x122>
					{
						DIO_enumGetPinValue(local_u8RowPorts[local_u8RowCounter] , local_u8RowPins [local_u8RowCounter],&local_u8PinState);

					}
					* copy_u8ReturnedValue = local_u8KPD_Chars[local_u8RowCounter][local_u8ColCounter];
    3e44:	89 81       	ldd	r24, Y+1	; 0x01
    3e46:	28 2f       	mov	r18, r24
    3e48:	30 e0       	ldi	r19, 0x00	; 0
    3e4a:	8a 81       	ldd	r24, Y+2	; 0x02
    3e4c:	48 2f       	mov	r20, r24
    3e4e:	50 e0       	ldi	r21, 0x00	; 0
    3e50:	22 0f       	add	r18, r18
    3e52:	33 1f       	adc	r19, r19
    3e54:	22 0f       	add	r18, r18
    3e56:	33 1f       	adc	r19, r19
    3e58:	ce 01       	movw	r24, r28
    3e5a:	01 96       	adiw	r24, 0x01	; 1
    3e5c:	82 0f       	add	r24, r18
    3e5e:	93 1f       	adc	r25, r19
    3e60:	84 0f       	add	r24, r20
    3e62:	95 1f       	adc	r25, r21
    3e64:	fc 01       	movw	r30, r24
    3e66:	73 96       	adiw	r30, 0x13	; 19
    3e68:	80 81       	ld	r24, Z
    3e6a:	ec a1       	ldd	r30, Y+36	; 0x24
    3e6c:	fd a1       	ldd	r31, Y+37	; 0x25
    3e6e:	80 83       	st	Z, r24
    3e70:	07 c0       	rjmp	.+14     	; 0x3e80 <KEYPAD_voidGetValue+0x198>
		for(local_u8ColCounter=0 ; local_u8ColCounter<4 ; local_u8ColCounter++)
		{
			/*ACTIVATE EACH COL*/
			DIO_enumSetPinValue(local_u8ColPorts[local_u8ColCounter] ,local_u8ColPins[local_u8ColCounter] , DIO_PIN_LOW);

			for(local_u8RowCounter=0 ; local_u8RowCounter<4 ; local_u8RowCounter++)
    3e72:	89 81       	ldd	r24, Y+1	; 0x01
    3e74:	8f 5f       	subi	r24, 0xFF	; 255
    3e76:	89 83       	std	Y+1, r24	; 0x01
    3e78:	89 81       	ldd	r24, Y+1	; 0x01
    3e7a:	84 30       	cpi	r24, 0x04	; 4
    3e7c:	08 f4       	brcc	.+2      	; 0x3e80 <KEYPAD_voidGetValue+0x198>
    3e7e:	a7 cf       	rjmp	.-178    	; 0x3dce <KEYPAD_voidGetValue+0xe6>

				}

			}
			/*DEACTIVATE EACH COL*/
			DIO_enumSetPinValue(local_u8ColPorts[local_u8ColCounter] ,local_u8ColPins[local_u8ColCounter] , DIO_PIN_HIGH);
    3e80:	8a 81       	ldd	r24, Y+2	; 0x02
    3e82:	28 2f       	mov	r18, r24
    3e84:	30 e0       	ldi	r19, 0x00	; 0
    3e86:	ce 01       	movw	r24, r28
    3e88:	04 96       	adiw	r24, 0x04	; 4
    3e8a:	fc 01       	movw	r30, r24
    3e8c:	e2 0f       	add	r30, r18
    3e8e:	f3 1f       	adc	r31, r19
    3e90:	40 81       	ld	r20, Z
    3e92:	8a 81       	ldd	r24, Y+2	; 0x02
    3e94:	28 2f       	mov	r18, r24
    3e96:	30 e0       	ldi	r19, 0x00	; 0
    3e98:	ce 01       	movw	r24, r28
    3e9a:	08 96       	adiw	r24, 0x08	; 8
    3e9c:	fc 01       	movw	r30, r24
    3e9e:	e2 0f       	add	r30, r18
    3ea0:	f3 1f       	adc	r31, r19
    3ea2:	90 81       	ld	r25, Z
    3ea4:	84 2f       	mov	r24, r20
    3ea6:	69 2f       	mov	r22, r25
    3ea8:	41 e0       	ldi	r20, 0x01	; 1
    3eaa:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
			if(local_u8RowCounter<4)
    3eae:	89 81       	ldd	r24, Y+1	; 0x01
    3eb0:	84 30       	cpi	r24, 0x04	; 4
    3eb2:	38 f0       	brcs	.+14     	; 0x3ec2 <KEYPAD_voidGetValue+0x1da>
		u8 local_u8RowPins [4]={KEYPAD_R1,KEYPAD_R2,KEYPAD_R3,KEYPAD_R4};
		u8 local_u8KPD_Chars[4][4] = KPD_KEYS;


		* copy_u8ReturnedValue = KPD_NOT_PRESSED ;
		for(local_u8ColCounter=0 ; local_u8ColCounter<4 ; local_u8ColCounter++)
    3eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    3eb6:	8f 5f       	subi	r24, 0xFF	; 255
    3eb8:	8a 83       	std	Y+2, r24	; 0x02
    3eba:	8a 81       	ldd	r24, Y+2	; 0x02
    3ebc:	84 30       	cpi	r24, 0x04	; 4
    3ebe:	08 f4       	brcc	.+2      	; 0x3ec2 <KEYPAD_voidGetValue+0x1da>
    3ec0:	6d cf       	rjmp	.-294    	; 0x3d9c <KEYPAD_voidGetValue+0xb4>
	}
	else
	{
		//error state
	}
}
    3ec2:	aa 96       	adiw	r28, 0x2a	; 42
    3ec4:	0f b6       	in	r0, 0x3f	; 63
    3ec6:	f8 94       	cli
    3ec8:	de bf       	out	0x3e, r29	; 62
    3eca:	0f be       	out	0x3f, r0	; 63
    3ecc:	cd bf       	out	0x3d, r28	; 61
    3ece:	cf 91       	pop	r28
    3ed0:	df 91       	pop	r29
    3ed2:	08 95       	ret

00003ed4 <EEPROM_voidInit>:
#include "EEPROM_interface.h"
#include "EEPROM_private.h"


void EEPROM_voidInit (void)
{
    3ed4:	df 93       	push	r29
    3ed6:	cf 93       	push	r28
    3ed8:	cd b7       	in	r28, 0x3d	; 61
    3eda:	de b7       	in	r29, 0x3e	; 62
	TWI_voidInitMaster (90);
    3edc:	8a e5       	ldi	r24, 0x5A	; 90
    3ede:	0e 94 81 08 	call	0x1102	; 0x1102 <TWI_voidInitMaster>
}
    3ee2:	cf 91       	pop	r28
    3ee4:	df 91       	pop	r29
    3ee6:	08 95       	ret

00003ee8 <EEPROM_voidSendDataByte>:

void EEPROM_voidSendDataByte(u16 copy_u16WordAddress, u8 copy_u8Data)
{
    3ee8:	df 93       	push	r29
    3eea:	cf 93       	push	r28
    3eec:	cd b7       	in	r28, 0x3d	; 61
    3eee:	de b7       	in	r29, 0x3e	; 62
    3ef0:	62 97       	sbiw	r28, 0x12	; 18
    3ef2:	0f b6       	in	r0, 0x3f	; 63
    3ef4:	f8 94       	cli
    3ef6:	de bf       	out	0x3e, r29	; 62
    3ef8:	0f be       	out	0x3f, r0	; 63
    3efa:	cd bf       	out	0x3d, r28	; 61
    3efc:	99 8b       	std	Y+17, r25	; 0x11
    3efe:	88 8b       	std	Y+16, r24	; 0x10
    3f00:	6a 8b       	std	Y+18, r22	; 0x12

	u8 local_u8DeviceAdd = (copy_u16WordAddress>>8) |EEPROM_FIXED_ADDRESS;
    3f02:	88 89       	ldd	r24, Y+16	; 0x10
    3f04:	99 89       	ldd	r25, Y+17	; 0x11
    3f06:	89 2f       	mov	r24, r25
    3f08:	99 27       	eor	r25, r25
    3f0a:	80 65       	ori	r24, 0x50	; 80
    3f0c:	8f 87       	std	Y+15, r24	; 0x0f
	/*Send start condition*/
	TWI_SendStartCondition();
    3f0e:	0e 94 b6 08 	call	0x116c	; 0x116c <TWI_SendStartCondition>
	/*Send device Address(W)*/
	TWI_SendSlaveAddressWithWrite (local_u8DeviceAdd);
    3f12:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f14:	0e 94 13 09 	call	0x1226	; 0x1226 <TWI_SendSlaveAddressWithWrite>
	/*Send Word Address*/
	TWI_SendMasterDataByte ((u8)copy_u16WordAddress);
    3f18:	88 89       	ldd	r24, Y+16	; 0x10
    3f1a:	0e 94 7f 09 	call	0x12fe	; 0x12fe <TWI_SendMasterDataByte>
	/*Send data*/
	TWI_SendMasterDataByte ((u8)copy_u8Data);
    3f1e:	8a 89       	ldd	r24, Y+18	; 0x12
    3f20:	0e 94 7f 09 	call	0x12fe	; 0x12fe <TWI_SendMasterDataByte>
	/*Send Stop condetion*/
	TWI_SendStopCondition ();
    3f24:	0e 94 fe 08 	call	0x11fc	; 0x11fc <TWI_SendStopCondition>
    3f28:	80 e0       	ldi	r24, 0x00	; 0
    3f2a:	90 e0       	ldi	r25, 0x00	; 0
    3f2c:	a0 ea       	ldi	r26, 0xA0	; 160
    3f2e:	b0 e4       	ldi	r27, 0x40	; 64
    3f30:	8b 87       	std	Y+11, r24	; 0x0b
    3f32:	9c 87       	std	Y+12, r25	; 0x0c
    3f34:	ad 87       	std	Y+13, r26	; 0x0d
    3f36:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f38:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f3a:	7c 85       	ldd	r23, Y+12	; 0x0c
    3f3c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f3e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f40:	20 e0       	ldi	r18, 0x00	; 0
    3f42:	30 e0       	ldi	r19, 0x00	; 0
    3f44:	4a e7       	ldi	r20, 0x7A	; 122
    3f46:	55 e4       	ldi	r21, 0x45	; 69
    3f48:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f4c:	dc 01       	movw	r26, r24
    3f4e:	cb 01       	movw	r24, r22
    3f50:	8f 83       	std	Y+7, r24	; 0x07
    3f52:	98 87       	std	Y+8, r25	; 0x08
    3f54:	a9 87       	std	Y+9, r26	; 0x09
    3f56:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3f58:	6f 81       	ldd	r22, Y+7	; 0x07
    3f5a:	78 85       	ldd	r23, Y+8	; 0x08
    3f5c:	89 85       	ldd	r24, Y+9	; 0x09
    3f5e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f60:	20 e0       	ldi	r18, 0x00	; 0
    3f62:	30 e0       	ldi	r19, 0x00	; 0
    3f64:	40 e8       	ldi	r20, 0x80	; 128
    3f66:	5f e3       	ldi	r21, 0x3F	; 63
    3f68:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3f6c:	88 23       	and	r24, r24
    3f6e:	2c f4       	brge	.+10     	; 0x3f7a <EEPROM_voidSendDataByte+0x92>
		__ticks = 1;
    3f70:	81 e0       	ldi	r24, 0x01	; 1
    3f72:	90 e0       	ldi	r25, 0x00	; 0
    3f74:	9e 83       	std	Y+6, r25	; 0x06
    3f76:	8d 83       	std	Y+5, r24	; 0x05
    3f78:	3f c0       	rjmp	.+126    	; 0x3ff8 <EEPROM_voidSendDataByte+0x110>
	else if (__tmp > 65535)
    3f7a:	6f 81       	ldd	r22, Y+7	; 0x07
    3f7c:	78 85       	ldd	r23, Y+8	; 0x08
    3f7e:	89 85       	ldd	r24, Y+9	; 0x09
    3f80:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f82:	20 e0       	ldi	r18, 0x00	; 0
    3f84:	3f ef       	ldi	r19, 0xFF	; 255
    3f86:	4f e7       	ldi	r20, 0x7F	; 127
    3f88:	57 e4       	ldi	r21, 0x47	; 71
    3f8a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3f8e:	18 16       	cp	r1, r24
    3f90:	4c f5       	brge	.+82     	; 0x3fe4 <EEPROM_voidSendDataByte+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f92:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f94:	7c 85       	ldd	r23, Y+12	; 0x0c
    3f96:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f98:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f9a:	20 e0       	ldi	r18, 0x00	; 0
    3f9c:	30 e0       	ldi	r19, 0x00	; 0
    3f9e:	40 e2       	ldi	r20, 0x20	; 32
    3fa0:	51 e4       	ldi	r21, 0x41	; 65
    3fa2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fa6:	dc 01       	movw	r26, r24
    3fa8:	cb 01       	movw	r24, r22
    3faa:	bc 01       	movw	r22, r24
    3fac:	cd 01       	movw	r24, r26
    3fae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fb2:	dc 01       	movw	r26, r24
    3fb4:	cb 01       	movw	r24, r22
    3fb6:	9e 83       	std	Y+6, r25	; 0x06
    3fb8:	8d 83       	std	Y+5, r24	; 0x05
    3fba:	0f c0       	rjmp	.+30     	; 0x3fda <EEPROM_voidSendDataByte+0xf2>
    3fbc:	80 e9       	ldi	r24, 0x90	; 144
    3fbe:	91 e0       	ldi	r25, 0x01	; 1
    3fc0:	9c 83       	std	Y+4, r25	; 0x04
    3fc2:	8b 83       	std	Y+3, r24	; 0x03
    3fc4:	8b 81       	ldd	r24, Y+3	; 0x03
    3fc6:	9c 81       	ldd	r25, Y+4	; 0x04
    3fc8:	01 97       	sbiw	r24, 0x01	; 1
    3fca:	f1 f7       	brne	.-4      	; 0x3fc8 <EEPROM_voidSendDataByte+0xe0>
    3fcc:	9c 83       	std	Y+4, r25	; 0x04
    3fce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3fd0:	8d 81       	ldd	r24, Y+5	; 0x05
    3fd2:	9e 81       	ldd	r25, Y+6	; 0x06
    3fd4:	01 97       	sbiw	r24, 0x01	; 1
    3fd6:	9e 83       	std	Y+6, r25	; 0x06
    3fd8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3fda:	8d 81       	ldd	r24, Y+5	; 0x05
    3fdc:	9e 81       	ldd	r25, Y+6	; 0x06
    3fde:	00 97       	sbiw	r24, 0x00	; 0
    3fe0:	69 f7       	brne	.-38     	; 0x3fbc <EEPROM_voidSendDataByte+0xd4>
    3fe2:	14 c0       	rjmp	.+40     	; 0x400c <EEPROM_voidSendDataByte+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3fe4:	6f 81       	ldd	r22, Y+7	; 0x07
    3fe6:	78 85       	ldd	r23, Y+8	; 0x08
    3fe8:	89 85       	ldd	r24, Y+9	; 0x09
    3fea:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ff0:	dc 01       	movw	r26, r24
    3ff2:	cb 01       	movw	r24, r22
    3ff4:	9e 83       	std	Y+6, r25	; 0x06
    3ff6:	8d 83       	std	Y+5, r24	; 0x05
    3ff8:	8d 81       	ldd	r24, Y+5	; 0x05
    3ffa:	9e 81       	ldd	r25, Y+6	; 0x06
    3ffc:	9a 83       	std	Y+2, r25	; 0x02
    3ffe:	89 83       	std	Y+1, r24	; 0x01
    4000:	89 81       	ldd	r24, Y+1	; 0x01
    4002:	9a 81       	ldd	r25, Y+2	; 0x02
    4004:	01 97       	sbiw	r24, 0x01	; 1
    4006:	f1 f7       	brne	.-4      	; 0x4004 <EEPROM_voidSendDataByte+0x11c>
    4008:	9a 83       	std	Y+2, r25	; 0x02
    400a:	89 83       	std	Y+1, r24	; 0x01
	/*Self time life cycle delay*/
	_delay_ms (5);
}
    400c:	62 96       	adiw	r28, 0x12	; 18
    400e:	0f b6       	in	r0, 0x3f	; 63
    4010:	f8 94       	cli
    4012:	de bf       	out	0x3e, r29	; 62
    4014:	0f be       	out	0x3f, r0	; 63
    4016:	cd bf       	out	0x3d, r28	; 61
    4018:	cf 91       	pop	r28
    401a:	df 91       	pop	r29
    401c:	08 95       	ret

0000401e <EEPROM_voidReadDataByte>:
void EEPROM_voidReadDataByte(u16 copy_u16WordAddress ,u8 *copy_u8Data)
{
    401e:	df 93       	push	r29
    4020:	cf 93       	push	r28
    4022:	cd b7       	in	r28, 0x3d	; 61
    4024:	de b7       	in	r29, 0x3e	; 62
    4026:	63 97       	sbiw	r28, 0x13	; 19
    4028:	0f b6       	in	r0, 0x3f	; 63
    402a:	f8 94       	cli
    402c:	de bf       	out	0x3e, r29	; 62
    402e:	0f be       	out	0x3f, r0	; 63
    4030:	cd bf       	out	0x3d, r28	; 61
    4032:	99 8b       	std	Y+17, r25	; 0x11
    4034:	88 8b       	std	Y+16, r24	; 0x10
    4036:	7b 8b       	std	Y+19, r23	; 0x13
    4038:	6a 8b       	std	Y+18, r22	; 0x12
	if (copy_u8Data != NULL)
    403a:	8a 89       	ldd	r24, Y+18	; 0x12
    403c:	9b 89       	ldd	r25, Y+19	; 0x13
    403e:	00 97       	sbiw	r24, 0x00	; 0
    4040:	09 f4       	brne	.+2      	; 0x4044 <EEPROM_voidReadDataByte+0x26>
    4042:	89 c0       	rjmp	.+274    	; 0x4156 <EEPROM_voidReadDataByte+0x138>
	{
		u8 local_u8DeviceAdd = (copy_u16WordAddress>>8) |EEPROM_FIXED_ADDRESS;
    4044:	88 89       	ldd	r24, Y+16	; 0x10
    4046:	99 89       	ldd	r25, Y+17	; 0x11
    4048:	89 2f       	mov	r24, r25
    404a:	99 27       	eor	r25, r25
    404c:	80 65       	ori	r24, 0x50	; 80
    404e:	8f 87       	std	Y+15, r24	; 0x0f
		/*Send start condition*/
		TWI_SendStartCondition();
    4050:	0e 94 b6 08 	call	0x116c	; 0x116c <TWI_SendStartCondition>
		/*Send device Address (W)*/
		TWI_SendSlaveAddressWithWrite (local_u8DeviceAdd);
    4054:	8f 85       	ldd	r24, Y+15	; 0x0f
    4056:	0e 94 13 09 	call	0x1226	; 0x1226 <TWI_SendSlaveAddressWithWrite>
		/*Send Word Address*/
		TWI_SendMasterDataByte ((u8)copy_u16WordAddress);
    405a:	88 89       	ldd	r24, Y+16	; 0x10
    405c:	0e 94 7f 09 	call	0x12fe	; 0x12fe <TWI_SendMasterDataByte>
		/*Send repeated start condition to switch I2C operation from W TO R*/
		TWI_SendRepeatedStart();
    4060:	0e 94 da 08 	call	0x11b4	; 0x11b4 <TWI_SendRepeatedStart>
		/*Send device Address (R)*/
		TWI_SendSlaveAddressWithRead (local_u8DeviceAdd);
    4064:	8f 85       	ldd	r24, Y+15	; 0x0f
    4066:	0e 94 49 09 	call	0x1292	; 0x1292 <TWI_SendSlaveAddressWithRead>
		/*Recieve byte  data */
		TWI_RecieveMasterDataByteWithOutAck(copy_u8Data);
    406a:	8a 89       	ldd	r24, Y+18	; 0x12
    406c:	9b 89       	ldd	r25, Y+19	; 0x13
    406e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <TWI_RecieveMasterDataByteWithOutAck>
    4072:	80 e0       	ldi	r24, 0x00	; 0
    4074:	90 e0       	ldi	r25, 0x00	; 0
    4076:	a0 ea       	ldi	r26, 0xA0	; 160
    4078:	b0 e4       	ldi	r27, 0x40	; 64
    407a:	8b 87       	std	Y+11, r24	; 0x0b
    407c:	9c 87       	std	Y+12, r25	; 0x0c
    407e:	ad 87       	std	Y+13, r26	; 0x0d
    4080:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4082:	6b 85       	ldd	r22, Y+11	; 0x0b
    4084:	7c 85       	ldd	r23, Y+12	; 0x0c
    4086:	8d 85       	ldd	r24, Y+13	; 0x0d
    4088:	9e 85       	ldd	r25, Y+14	; 0x0e
    408a:	20 e0       	ldi	r18, 0x00	; 0
    408c:	30 e0       	ldi	r19, 0x00	; 0
    408e:	4a e7       	ldi	r20, 0x7A	; 122
    4090:	55 e4       	ldi	r21, 0x45	; 69
    4092:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4096:	dc 01       	movw	r26, r24
    4098:	cb 01       	movw	r24, r22
    409a:	8f 83       	std	Y+7, r24	; 0x07
    409c:	98 87       	std	Y+8, r25	; 0x08
    409e:	a9 87       	std	Y+9, r26	; 0x09
    40a0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    40a2:	6f 81       	ldd	r22, Y+7	; 0x07
    40a4:	78 85       	ldd	r23, Y+8	; 0x08
    40a6:	89 85       	ldd	r24, Y+9	; 0x09
    40a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    40aa:	20 e0       	ldi	r18, 0x00	; 0
    40ac:	30 e0       	ldi	r19, 0x00	; 0
    40ae:	40 e8       	ldi	r20, 0x80	; 128
    40b0:	5f e3       	ldi	r21, 0x3F	; 63
    40b2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    40b6:	88 23       	and	r24, r24
    40b8:	2c f4       	brge	.+10     	; 0x40c4 <EEPROM_voidReadDataByte+0xa6>
		__ticks = 1;
    40ba:	81 e0       	ldi	r24, 0x01	; 1
    40bc:	90 e0       	ldi	r25, 0x00	; 0
    40be:	9e 83       	std	Y+6, r25	; 0x06
    40c0:	8d 83       	std	Y+5, r24	; 0x05
    40c2:	3f c0       	rjmp	.+126    	; 0x4142 <EEPROM_voidReadDataByte+0x124>
	else if (__tmp > 65535)
    40c4:	6f 81       	ldd	r22, Y+7	; 0x07
    40c6:	78 85       	ldd	r23, Y+8	; 0x08
    40c8:	89 85       	ldd	r24, Y+9	; 0x09
    40ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    40cc:	20 e0       	ldi	r18, 0x00	; 0
    40ce:	3f ef       	ldi	r19, 0xFF	; 255
    40d0:	4f e7       	ldi	r20, 0x7F	; 127
    40d2:	57 e4       	ldi	r21, 0x47	; 71
    40d4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    40d8:	18 16       	cp	r1, r24
    40da:	4c f5       	brge	.+82     	; 0x412e <EEPROM_voidReadDataByte+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    40dc:	6b 85       	ldd	r22, Y+11	; 0x0b
    40de:	7c 85       	ldd	r23, Y+12	; 0x0c
    40e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    40e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    40e4:	20 e0       	ldi	r18, 0x00	; 0
    40e6:	30 e0       	ldi	r19, 0x00	; 0
    40e8:	40 e2       	ldi	r20, 0x20	; 32
    40ea:	51 e4       	ldi	r21, 0x41	; 65
    40ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40f0:	dc 01       	movw	r26, r24
    40f2:	cb 01       	movw	r24, r22
    40f4:	bc 01       	movw	r22, r24
    40f6:	cd 01       	movw	r24, r26
    40f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40fc:	dc 01       	movw	r26, r24
    40fe:	cb 01       	movw	r24, r22
    4100:	9e 83       	std	Y+6, r25	; 0x06
    4102:	8d 83       	std	Y+5, r24	; 0x05
    4104:	0f c0       	rjmp	.+30     	; 0x4124 <EEPROM_voidReadDataByte+0x106>
    4106:	80 e9       	ldi	r24, 0x90	; 144
    4108:	91 e0       	ldi	r25, 0x01	; 1
    410a:	9c 83       	std	Y+4, r25	; 0x04
    410c:	8b 83       	std	Y+3, r24	; 0x03
    410e:	8b 81       	ldd	r24, Y+3	; 0x03
    4110:	9c 81       	ldd	r25, Y+4	; 0x04
    4112:	01 97       	sbiw	r24, 0x01	; 1
    4114:	f1 f7       	brne	.-4      	; 0x4112 <EEPROM_voidReadDataByte+0xf4>
    4116:	9c 83       	std	Y+4, r25	; 0x04
    4118:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    411a:	8d 81       	ldd	r24, Y+5	; 0x05
    411c:	9e 81       	ldd	r25, Y+6	; 0x06
    411e:	01 97       	sbiw	r24, 0x01	; 1
    4120:	9e 83       	std	Y+6, r25	; 0x06
    4122:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4124:	8d 81       	ldd	r24, Y+5	; 0x05
    4126:	9e 81       	ldd	r25, Y+6	; 0x06
    4128:	00 97       	sbiw	r24, 0x00	; 0
    412a:	69 f7       	brne	.-38     	; 0x4106 <EEPROM_voidReadDataByte+0xe8>
    412c:	14 c0       	rjmp	.+40     	; 0x4156 <EEPROM_voidReadDataByte+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    412e:	6f 81       	ldd	r22, Y+7	; 0x07
    4130:	78 85       	ldd	r23, Y+8	; 0x08
    4132:	89 85       	ldd	r24, Y+9	; 0x09
    4134:	9a 85       	ldd	r25, Y+10	; 0x0a
    4136:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    413a:	dc 01       	movw	r26, r24
    413c:	cb 01       	movw	r24, r22
    413e:	9e 83       	std	Y+6, r25	; 0x06
    4140:	8d 83       	std	Y+5, r24	; 0x05
    4142:	8d 81       	ldd	r24, Y+5	; 0x05
    4144:	9e 81       	ldd	r25, Y+6	; 0x06
    4146:	9a 83       	std	Y+2, r25	; 0x02
    4148:	89 83       	std	Y+1, r24	; 0x01
    414a:	89 81       	ldd	r24, Y+1	; 0x01
    414c:	9a 81       	ldd	r25, Y+2	; 0x02
    414e:	01 97       	sbiw	r24, 0x01	; 1
    4150:	f1 f7       	brne	.-4      	; 0x414e <EEPROM_voidReadDataByte+0x130>
    4152:	9a 83       	std	Y+2, r25	; 0x02
    4154:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms (5);

	}


}
    4156:	63 96       	adiw	r28, 0x13	; 19
    4158:	0f b6       	in	r0, 0x3f	; 63
    415a:	f8 94       	cli
    415c:	de bf       	out	0x3e, r29	; 62
    415e:	0f be       	out	0x3f, r0	; 63
    4160:	cd bf       	out	0x3d, r28	; 61
    4162:	cf 91       	pop	r28
    4164:	df 91       	pop	r29
    4166:	08 95       	ret

00004168 <EEPROM_voidWriteDataPage>:

void EEPROM_voidWriteDataPage(u16 copy_u16BaseAddress, u8 copy_u8DataLength,u8* copy_u8DataArray)
{
    4168:	df 93       	push	r29
    416a:	cf 93       	push	r28
    416c:	cd b7       	in	r28, 0x3d	; 61
    416e:	de b7       	in	r29, 0x3e	; 62
    4170:	65 97       	sbiw	r28, 0x15	; 21
    4172:	0f b6       	in	r0, 0x3f	; 63
    4174:	f8 94       	cli
    4176:	de bf       	out	0x3e, r29	; 62
    4178:	0f be       	out	0x3f, r0	; 63
    417a:	cd bf       	out	0x3d, r28	; 61
    417c:	9a 8b       	std	Y+18, r25	; 0x12
    417e:	89 8b       	std	Y+17, r24	; 0x11
    4180:	6b 8b       	std	Y+19, r22	; 0x13
    4182:	5d 8b       	std	Y+21, r21	; 0x15
    4184:	4c 8b       	std	Y+20, r20	; 0x14
	u8 local_u8Iterator;
	 if (copy_u8DataArray != NULL && copy_u8DataLength <= 16)
    4186:	8c 89       	ldd	r24, Y+20	; 0x14
    4188:	9d 89       	ldd	r25, Y+21	; 0x15
    418a:	00 97       	sbiw	r24, 0x00	; 0
    418c:	09 f4       	brne	.+2      	; 0x4190 <EEPROM_voidWriteDataPage+0x28>
    418e:	9a c0       	rjmp	.+308    	; 0x42c4 <EEPROM_voidWriteDataPage+0x15c>
    4190:	8b 89       	ldd	r24, Y+19	; 0x13
    4192:	81 31       	cpi	r24, 0x11	; 17
    4194:	08 f0       	brcs	.+2      	; 0x4198 <EEPROM_voidWriteDataPage+0x30>
    4196:	96 c0       	rjmp	.+300    	; 0x42c4 <EEPROM_voidWriteDataPage+0x15c>
	    {
	        u8 local_u8DeviceAdd = (copy_u16BaseAddress >> 8) | EEPROM_FIXED_ADDRESS;
    4198:	89 89       	ldd	r24, Y+17	; 0x11
    419a:	9a 89       	ldd	r25, Y+18	; 0x12
    419c:	89 2f       	mov	r24, r25
    419e:	99 27       	eor	r25, r25
    41a0:	80 65       	ori	r24, 0x50	; 80
    41a2:	8f 87       	std	Y+15, r24	; 0x0f
	        /* Send start condition */
	        TWI_SendStartCondition();
    41a4:	0e 94 b6 08 	call	0x116c	; 0x116c <TWI_SendStartCondition>
	        /* Send device Address (W) */
	        TWI_SendSlaveAddressWithWrite(local_u8DeviceAdd);
    41a8:	8f 85       	ldd	r24, Y+15	; 0x0f
    41aa:	0e 94 13 09 	call	0x1226	; 0x1226 <TWI_SendSlaveAddressWithWrite>
	        /* Send Base Address */
	        TWI_SendMasterDataByte((u8)copy_u16BaseAddress);
    41ae:	89 89       	ldd	r24, Y+17	; 0x11
    41b0:	0e 94 7f 09 	call	0x12fe	; 0x12fe <TWI_SendMasterDataByte>

	        for (local_u8Iterator = 0; local_u8Iterator < copy_u8DataLength; local_u8Iterator++)
    41b4:	18 8a       	std	Y+16, r1	; 0x10
    41b6:	0e c0       	rjmp	.+28     	; 0x41d4 <EEPROM_voidWriteDataPage+0x6c>
	        {
	            /* Send data byte by byte */
	            TWI_SendMasterDataByte(copy_u8DataArray[local_u8Iterator]);
    41b8:	88 89       	ldd	r24, Y+16	; 0x10
    41ba:	28 2f       	mov	r18, r24
    41bc:	30 e0       	ldi	r19, 0x00	; 0
    41be:	8c 89       	ldd	r24, Y+20	; 0x14
    41c0:	9d 89       	ldd	r25, Y+21	; 0x15
    41c2:	fc 01       	movw	r30, r24
    41c4:	e2 0f       	add	r30, r18
    41c6:	f3 1f       	adc	r31, r19
    41c8:	80 81       	ld	r24, Z
    41ca:	0e 94 7f 09 	call	0x12fe	; 0x12fe <TWI_SendMasterDataByte>
	        /* Send device Address (W) */
	        TWI_SendSlaveAddressWithWrite(local_u8DeviceAdd);
	        /* Send Base Address */
	        TWI_SendMasterDataByte((u8)copy_u16BaseAddress);

	        for (local_u8Iterator = 0; local_u8Iterator < copy_u8DataLength; local_u8Iterator++)
    41ce:	88 89       	ldd	r24, Y+16	; 0x10
    41d0:	8f 5f       	subi	r24, 0xFF	; 255
    41d2:	88 8b       	std	Y+16, r24	; 0x10
    41d4:	98 89       	ldd	r25, Y+16	; 0x10
    41d6:	8b 89       	ldd	r24, Y+19	; 0x13
    41d8:	98 17       	cp	r25, r24
    41da:	70 f3       	brcs	.-36     	; 0x41b8 <EEPROM_voidWriteDataPage+0x50>
	            /* Send data byte by byte */
	            TWI_SendMasterDataByte(copy_u8DataArray[local_u8Iterator]);
	        }

	        /* Send Stop condition */
	        TWI_SendStopCondition();
    41dc:	0e 94 fe 08 	call	0x11fc	; 0x11fc <TWI_SendStopCondition>
    41e0:	80 e0       	ldi	r24, 0x00	; 0
    41e2:	90 e0       	ldi	r25, 0x00	; 0
    41e4:	a0 ea       	ldi	r26, 0xA0	; 160
    41e6:	b0 e4       	ldi	r27, 0x40	; 64
    41e8:	8b 87       	std	Y+11, r24	; 0x0b
    41ea:	9c 87       	std	Y+12, r25	; 0x0c
    41ec:	ad 87       	std	Y+13, r26	; 0x0d
    41ee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    41f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    41f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    41f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    41f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    41f8:	20 e0       	ldi	r18, 0x00	; 0
    41fa:	30 e0       	ldi	r19, 0x00	; 0
    41fc:	4a e7       	ldi	r20, 0x7A	; 122
    41fe:	55 e4       	ldi	r21, 0x45	; 69
    4200:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4204:	dc 01       	movw	r26, r24
    4206:	cb 01       	movw	r24, r22
    4208:	8f 83       	std	Y+7, r24	; 0x07
    420a:	98 87       	std	Y+8, r25	; 0x08
    420c:	a9 87       	std	Y+9, r26	; 0x09
    420e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4210:	6f 81       	ldd	r22, Y+7	; 0x07
    4212:	78 85       	ldd	r23, Y+8	; 0x08
    4214:	89 85       	ldd	r24, Y+9	; 0x09
    4216:	9a 85       	ldd	r25, Y+10	; 0x0a
    4218:	20 e0       	ldi	r18, 0x00	; 0
    421a:	30 e0       	ldi	r19, 0x00	; 0
    421c:	40 e8       	ldi	r20, 0x80	; 128
    421e:	5f e3       	ldi	r21, 0x3F	; 63
    4220:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4224:	88 23       	and	r24, r24
    4226:	2c f4       	brge	.+10     	; 0x4232 <EEPROM_voidWriteDataPage+0xca>
		__ticks = 1;
    4228:	81 e0       	ldi	r24, 0x01	; 1
    422a:	90 e0       	ldi	r25, 0x00	; 0
    422c:	9e 83       	std	Y+6, r25	; 0x06
    422e:	8d 83       	std	Y+5, r24	; 0x05
    4230:	3f c0       	rjmp	.+126    	; 0x42b0 <EEPROM_voidWriteDataPage+0x148>
	else if (__tmp > 65535)
    4232:	6f 81       	ldd	r22, Y+7	; 0x07
    4234:	78 85       	ldd	r23, Y+8	; 0x08
    4236:	89 85       	ldd	r24, Y+9	; 0x09
    4238:	9a 85       	ldd	r25, Y+10	; 0x0a
    423a:	20 e0       	ldi	r18, 0x00	; 0
    423c:	3f ef       	ldi	r19, 0xFF	; 255
    423e:	4f e7       	ldi	r20, 0x7F	; 127
    4240:	57 e4       	ldi	r21, 0x47	; 71
    4242:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4246:	18 16       	cp	r1, r24
    4248:	4c f5       	brge	.+82     	; 0x429c <EEPROM_voidWriteDataPage+0x134>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    424a:	6b 85       	ldd	r22, Y+11	; 0x0b
    424c:	7c 85       	ldd	r23, Y+12	; 0x0c
    424e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4250:	9e 85       	ldd	r25, Y+14	; 0x0e
    4252:	20 e0       	ldi	r18, 0x00	; 0
    4254:	30 e0       	ldi	r19, 0x00	; 0
    4256:	40 e2       	ldi	r20, 0x20	; 32
    4258:	51 e4       	ldi	r21, 0x41	; 65
    425a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    425e:	dc 01       	movw	r26, r24
    4260:	cb 01       	movw	r24, r22
    4262:	bc 01       	movw	r22, r24
    4264:	cd 01       	movw	r24, r26
    4266:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    426a:	dc 01       	movw	r26, r24
    426c:	cb 01       	movw	r24, r22
    426e:	9e 83       	std	Y+6, r25	; 0x06
    4270:	8d 83       	std	Y+5, r24	; 0x05
    4272:	0f c0       	rjmp	.+30     	; 0x4292 <EEPROM_voidWriteDataPage+0x12a>
    4274:	80 e9       	ldi	r24, 0x90	; 144
    4276:	91 e0       	ldi	r25, 0x01	; 1
    4278:	9c 83       	std	Y+4, r25	; 0x04
    427a:	8b 83       	std	Y+3, r24	; 0x03
    427c:	8b 81       	ldd	r24, Y+3	; 0x03
    427e:	9c 81       	ldd	r25, Y+4	; 0x04
    4280:	01 97       	sbiw	r24, 0x01	; 1
    4282:	f1 f7       	brne	.-4      	; 0x4280 <EEPROM_voidWriteDataPage+0x118>
    4284:	9c 83       	std	Y+4, r25	; 0x04
    4286:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4288:	8d 81       	ldd	r24, Y+5	; 0x05
    428a:	9e 81       	ldd	r25, Y+6	; 0x06
    428c:	01 97       	sbiw	r24, 0x01	; 1
    428e:	9e 83       	std	Y+6, r25	; 0x06
    4290:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4292:	8d 81       	ldd	r24, Y+5	; 0x05
    4294:	9e 81       	ldd	r25, Y+6	; 0x06
    4296:	00 97       	sbiw	r24, 0x00	; 0
    4298:	69 f7       	brne	.-38     	; 0x4274 <EEPROM_voidWriteDataPage+0x10c>
    429a:	14 c0       	rjmp	.+40     	; 0x42c4 <EEPROM_voidWriteDataPage+0x15c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    429c:	6f 81       	ldd	r22, Y+7	; 0x07
    429e:	78 85       	ldd	r23, Y+8	; 0x08
    42a0:	89 85       	ldd	r24, Y+9	; 0x09
    42a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    42a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42a8:	dc 01       	movw	r26, r24
    42aa:	cb 01       	movw	r24, r22
    42ac:	9e 83       	std	Y+6, r25	; 0x06
    42ae:	8d 83       	std	Y+5, r24	; 0x05
    42b0:	8d 81       	ldd	r24, Y+5	; 0x05
    42b2:	9e 81       	ldd	r25, Y+6	; 0x06
    42b4:	9a 83       	std	Y+2, r25	; 0x02
    42b6:	89 83       	std	Y+1, r24	; 0x01
    42b8:	89 81       	ldd	r24, Y+1	; 0x01
    42ba:	9a 81       	ldd	r25, Y+2	; 0x02
    42bc:	01 97       	sbiw	r24, 0x01	; 1
    42be:	f1 f7       	brne	.-4      	; 0x42bc <EEPROM_voidWriteDataPage+0x154>
    42c0:	9a 83       	std	Y+2, r25	; 0x02
    42c2:	89 83       	std	Y+1, r24	; 0x01
	    }
	    else
	    {
	         //return error state
	    }
}
    42c4:	65 96       	adiw	r28, 0x15	; 21
    42c6:	0f b6       	in	r0, 0x3f	; 63
    42c8:	f8 94       	cli
    42ca:	de bf       	out	0x3e, r29	; 62
    42cc:	0f be       	out	0x3f, r0	; 63
    42ce:	cd bf       	out	0x3d, r28	; 61
    42d0:	cf 91       	pop	r28
    42d2:	df 91       	pop	r29
    42d4:	08 95       	ret

000042d6 <EEPROM_voidReadDataPage>:
void EEPROM_voidReadDataPage(u16 copy_u16BaseAddress, u8 copy_u8DataLength, u8* copy_u8DataPassOutArray)
{
    42d6:	df 93       	push	r29
    42d8:	cf 93       	push	r28
    42da:	cd b7       	in	r28, 0x3d	; 61
    42dc:	de b7       	in	r29, 0x3e	; 62
    42de:	65 97       	sbiw	r28, 0x15	; 21
    42e0:	0f b6       	in	r0, 0x3f	; 63
    42e2:	f8 94       	cli
    42e4:	de bf       	out	0x3e, r29	; 62
    42e6:	0f be       	out	0x3f, r0	; 63
    42e8:	cd bf       	out	0x3d, r28	; 61
    42ea:	9a 8b       	std	Y+18, r25	; 0x12
    42ec:	89 8b       	std	Y+17, r24	; 0x11
    42ee:	6b 8b       	std	Y+19, r22	; 0x13
    42f0:	5d 8b       	std	Y+21, r21	; 0x15
    42f2:	4c 8b       	std	Y+20, r20	; 0x14
    u8 local_u8Iterator;
    if (copy_u8DataPassOutArray != NULL && copy_u8DataLength <= 16)
    42f4:	8c 89       	ldd	r24, Y+20	; 0x14
    42f6:	9d 89       	ldd	r25, Y+21	; 0x15
    42f8:	00 97       	sbiw	r24, 0x00	; 0
    42fa:	09 f4       	brne	.+2      	; 0x42fe <EEPROM_voidReadDataPage+0x28>
    42fc:	ac c0       	rjmp	.+344    	; 0x4456 <EEPROM_voidReadDataPage+0x180>
    42fe:	8b 89       	ldd	r24, Y+19	; 0x13
    4300:	81 31       	cpi	r24, 0x11	; 17
    4302:	08 f0       	brcs	.+2      	; 0x4306 <EEPROM_voidReadDataPage+0x30>
    4304:	a8 c0       	rjmp	.+336    	; 0x4456 <EEPROM_voidReadDataPage+0x180>
    {
        u8 local_u8DeviceAdd = (copy_u16BaseAddress >> 8) | EEPROM_FIXED_ADDRESS;
    4306:	89 89       	ldd	r24, Y+17	; 0x11
    4308:	9a 89       	ldd	r25, Y+18	; 0x12
    430a:	89 2f       	mov	r24, r25
    430c:	99 27       	eor	r25, r25
    430e:	80 65       	ori	r24, 0x50	; 80
    4310:	8f 87       	std	Y+15, r24	; 0x0f
        /* Send start condition */
        TWI_SendStartCondition();
    4312:	0e 94 b6 08 	call	0x116c	; 0x116c <TWI_SendStartCondition>
        /* Send device Address (W) */
        TWI_SendSlaveAddressWithWrite(local_u8DeviceAdd);
    4316:	8f 85       	ldd	r24, Y+15	; 0x0f
    4318:	0e 94 13 09 	call	0x1226	; 0x1226 <TWI_SendSlaveAddressWithWrite>
        /* Send Base Address */
        TWI_SendMasterDataByte((u8)copy_u16BaseAddress);
    431c:	89 89       	ldd	r24, Y+17	; 0x11
    431e:	0e 94 7f 09 	call	0x12fe	; 0x12fe <TWI_SendMasterDataByte>
        /* Send repeated start condition to switch I2C operation from W to R */
        TWI_SendRepeatedStart();
    4322:	0e 94 da 08 	call	0x11b4	; 0x11b4 <TWI_SendRepeatedStart>
        /* Send device Address (R) */
        TWI_SendSlaveAddressWithRead(local_u8DeviceAdd);
    4326:	8f 85       	ldd	r24, Y+15	; 0x0f
    4328:	0e 94 49 09 	call	0x1292	; 0x1292 <TWI_SendSlaveAddressWithRead>

        for (local_u8Iterator = 0; local_u8Iterator < (copy_u8DataLength-1); local_u8Iterator++)
    432c:	18 8a       	std	Y+16, r1	; 0x10
    432e:	0c c0       	rjmp	.+24     	; 0x4348 <EEPROM_voidReadDataPage+0x72>
        {

                /* Receive byte with ACK */
            	TWI_RecieveMasterDataByteWithAck(&copy_u8DataPassOutArray[local_u8Iterator]);
    4330:	88 89       	ldd	r24, Y+16	; 0x10
    4332:	28 2f       	mov	r18, r24
    4334:	30 e0       	ldi	r19, 0x00	; 0
    4336:	8c 89       	ldd	r24, Y+20	; 0x14
    4338:	9d 89       	ldd	r25, Y+21	; 0x15
    433a:	82 0f       	add	r24, r18
    433c:	93 1f       	adc	r25, r19
    433e:	0e 94 a3 09 	call	0x1346	; 0x1346 <TWI_RecieveMasterDataByteWithAck>
        /* Send repeated start condition to switch I2C operation from W to R */
        TWI_SendRepeatedStart();
        /* Send device Address (R) */
        TWI_SendSlaveAddressWithRead(local_u8DeviceAdd);

        for (local_u8Iterator = 0; local_u8Iterator < (copy_u8DataLength-1); local_u8Iterator++)
    4342:	88 89       	ldd	r24, Y+16	; 0x10
    4344:	8f 5f       	subi	r24, 0xFF	; 255
    4346:	88 8b       	std	Y+16, r24	; 0x10
    4348:	88 89       	ldd	r24, Y+16	; 0x10
    434a:	28 2f       	mov	r18, r24
    434c:	30 e0       	ldi	r19, 0x00	; 0
    434e:	8b 89       	ldd	r24, Y+19	; 0x13
    4350:	88 2f       	mov	r24, r24
    4352:	90 e0       	ldi	r25, 0x00	; 0
    4354:	01 97       	sbiw	r24, 0x01	; 1
    4356:	28 17       	cp	r18, r24
    4358:	39 07       	cpc	r19, r25
    435a:	54 f3       	brlt	.-44     	; 0x4330 <EEPROM_voidReadDataPage+0x5a>
                /* Receive byte with ACK */
            	TWI_RecieveMasterDataByteWithAck(&copy_u8DataPassOutArray[local_u8Iterator]);

        }
           /*Recieve data with nACK */
        		TWI_RecieveMasterDataByteWithOutAck(&copy_u8DataPassOutArray[local_u8Iterator]);
    435c:	88 89       	ldd	r24, Y+16	; 0x10
    435e:	28 2f       	mov	r18, r24
    4360:	30 e0       	ldi	r19, 0x00	; 0
    4362:	8c 89       	ldd	r24, Y+20	; 0x14
    4364:	9d 89       	ldd	r25, Y+21	; 0x15
    4366:	82 0f       	add	r24, r18
    4368:	93 1f       	adc	r25, r19
    436a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <TWI_RecieveMasterDataByteWithOutAck>

        /* Send Stop condition */
        TWI_SendStopCondition();
    436e:	0e 94 fe 08 	call	0x11fc	; 0x11fc <TWI_SendStopCondition>
    4372:	80 e0       	ldi	r24, 0x00	; 0
    4374:	90 e0       	ldi	r25, 0x00	; 0
    4376:	a0 ea       	ldi	r26, 0xA0	; 160
    4378:	b0 e4       	ldi	r27, 0x40	; 64
    437a:	8b 87       	std	Y+11, r24	; 0x0b
    437c:	9c 87       	std	Y+12, r25	; 0x0c
    437e:	ad 87       	std	Y+13, r26	; 0x0d
    4380:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4382:	6b 85       	ldd	r22, Y+11	; 0x0b
    4384:	7c 85       	ldd	r23, Y+12	; 0x0c
    4386:	8d 85       	ldd	r24, Y+13	; 0x0d
    4388:	9e 85       	ldd	r25, Y+14	; 0x0e
    438a:	20 e0       	ldi	r18, 0x00	; 0
    438c:	30 e0       	ldi	r19, 0x00	; 0
    438e:	4a e7       	ldi	r20, 0x7A	; 122
    4390:	55 e4       	ldi	r21, 0x45	; 69
    4392:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4396:	dc 01       	movw	r26, r24
    4398:	cb 01       	movw	r24, r22
    439a:	8f 83       	std	Y+7, r24	; 0x07
    439c:	98 87       	std	Y+8, r25	; 0x08
    439e:	a9 87       	std	Y+9, r26	; 0x09
    43a0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    43a2:	6f 81       	ldd	r22, Y+7	; 0x07
    43a4:	78 85       	ldd	r23, Y+8	; 0x08
    43a6:	89 85       	ldd	r24, Y+9	; 0x09
    43a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    43aa:	20 e0       	ldi	r18, 0x00	; 0
    43ac:	30 e0       	ldi	r19, 0x00	; 0
    43ae:	40 e8       	ldi	r20, 0x80	; 128
    43b0:	5f e3       	ldi	r21, 0x3F	; 63
    43b2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    43b6:	88 23       	and	r24, r24
    43b8:	2c f4       	brge	.+10     	; 0x43c4 <EEPROM_voidReadDataPage+0xee>
		__ticks = 1;
    43ba:	81 e0       	ldi	r24, 0x01	; 1
    43bc:	90 e0       	ldi	r25, 0x00	; 0
    43be:	9e 83       	std	Y+6, r25	; 0x06
    43c0:	8d 83       	std	Y+5, r24	; 0x05
    43c2:	3f c0       	rjmp	.+126    	; 0x4442 <EEPROM_voidReadDataPage+0x16c>
	else if (__tmp > 65535)
    43c4:	6f 81       	ldd	r22, Y+7	; 0x07
    43c6:	78 85       	ldd	r23, Y+8	; 0x08
    43c8:	89 85       	ldd	r24, Y+9	; 0x09
    43ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    43cc:	20 e0       	ldi	r18, 0x00	; 0
    43ce:	3f ef       	ldi	r19, 0xFF	; 255
    43d0:	4f e7       	ldi	r20, 0x7F	; 127
    43d2:	57 e4       	ldi	r21, 0x47	; 71
    43d4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    43d8:	18 16       	cp	r1, r24
    43da:	4c f5       	brge	.+82     	; 0x442e <EEPROM_voidReadDataPage+0x158>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    43dc:	6b 85       	ldd	r22, Y+11	; 0x0b
    43de:	7c 85       	ldd	r23, Y+12	; 0x0c
    43e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    43e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    43e4:	20 e0       	ldi	r18, 0x00	; 0
    43e6:	30 e0       	ldi	r19, 0x00	; 0
    43e8:	40 e2       	ldi	r20, 0x20	; 32
    43ea:	51 e4       	ldi	r21, 0x41	; 65
    43ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    43f0:	dc 01       	movw	r26, r24
    43f2:	cb 01       	movw	r24, r22
    43f4:	bc 01       	movw	r22, r24
    43f6:	cd 01       	movw	r24, r26
    43f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    43fc:	dc 01       	movw	r26, r24
    43fe:	cb 01       	movw	r24, r22
    4400:	9e 83       	std	Y+6, r25	; 0x06
    4402:	8d 83       	std	Y+5, r24	; 0x05
    4404:	0f c0       	rjmp	.+30     	; 0x4424 <EEPROM_voidReadDataPage+0x14e>
    4406:	80 e9       	ldi	r24, 0x90	; 144
    4408:	91 e0       	ldi	r25, 0x01	; 1
    440a:	9c 83       	std	Y+4, r25	; 0x04
    440c:	8b 83       	std	Y+3, r24	; 0x03
    440e:	8b 81       	ldd	r24, Y+3	; 0x03
    4410:	9c 81       	ldd	r25, Y+4	; 0x04
    4412:	01 97       	sbiw	r24, 0x01	; 1
    4414:	f1 f7       	brne	.-4      	; 0x4412 <EEPROM_voidReadDataPage+0x13c>
    4416:	9c 83       	std	Y+4, r25	; 0x04
    4418:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    441a:	8d 81       	ldd	r24, Y+5	; 0x05
    441c:	9e 81       	ldd	r25, Y+6	; 0x06
    441e:	01 97       	sbiw	r24, 0x01	; 1
    4420:	9e 83       	std	Y+6, r25	; 0x06
    4422:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4424:	8d 81       	ldd	r24, Y+5	; 0x05
    4426:	9e 81       	ldd	r25, Y+6	; 0x06
    4428:	00 97       	sbiw	r24, 0x00	; 0
    442a:	69 f7       	brne	.-38     	; 0x4406 <EEPROM_voidReadDataPage+0x130>
    442c:	14 c0       	rjmp	.+40     	; 0x4456 <EEPROM_voidReadDataPage+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    442e:	6f 81       	ldd	r22, Y+7	; 0x07
    4430:	78 85       	ldd	r23, Y+8	; 0x08
    4432:	89 85       	ldd	r24, Y+9	; 0x09
    4434:	9a 85       	ldd	r25, Y+10	; 0x0a
    4436:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    443a:	dc 01       	movw	r26, r24
    443c:	cb 01       	movw	r24, r22
    443e:	9e 83       	std	Y+6, r25	; 0x06
    4440:	8d 83       	std	Y+5, r24	; 0x05
    4442:	8d 81       	ldd	r24, Y+5	; 0x05
    4444:	9e 81       	ldd	r25, Y+6	; 0x06
    4446:	9a 83       	std	Y+2, r25	; 0x02
    4448:	89 83       	std	Y+1, r24	; 0x01
    444a:	89 81       	ldd	r24, Y+1	; 0x01
    444c:	9a 81       	ldd	r25, Y+2	; 0x02
    444e:	01 97       	sbiw	r24, 0x01	; 1
    4450:	f1 f7       	brne	.-4      	; 0x444e <EEPROM_voidReadDataPage+0x178>
    4452:	9a 83       	std	Y+2, r25	; 0x02
    4454:	89 83       	std	Y+1, r24	; 0x01
    }
    else
    {
    	//return error state
    }
}
    4456:	65 96       	adiw	r28, 0x15	; 21
    4458:	0f b6       	in	r0, 0x3f	; 63
    445a:	f8 94       	cli
    445c:	de bf       	out	0x3e, r29	; 62
    445e:	0f be       	out	0x3f, r0	; 63
    4460:	cd bf       	out	0x3d, r28	; 61
    4462:	cf 91       	pop	r28
    4464:	df 91       	pop	r29
    4466:	08 95       	ret

00004468 <BUZZER_voidInit>:
* Parameters :
            => struct has the BUZ porn , pin , status
* return : void
*/
void BUZZER_voidInit     (BUZ_Type BUZ_Configuration)
{
    4468:	df 93       	push	r29
    446a:	cf 93       	push	r28
    446c:	00 d0       	rcall	.+0      	; 0x446e <BUZZER_voidInit+0x6>
    446e:	0f 92       	push	r0
    4470:	cd b7       	in	r28, 0x3d	; 61
    4472:	de b7       	in	r29, 0x3e	; 62
    4474:	69 83       	std	Y+1, r22	; 0x01
    4476:	7a 83       	std	Y+2, r23	; 0x02
    4478:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection (BUZ_Configuration.Port , BUZ_Configuration.Pin,DIO_PIN_OUTPUT);
    447a:	89 81       	ldd	r24, Y+1	; 0x01
    447c:	9a 81       	ldd	r25, Y+2	; 0x02
    447e:	69 2f       	mov	r22, r25
    4480:	41 e0       	ldi	r20, 0x01	; 1
    4482:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
}
    4486:	0f 90       	pop	r0
    4488:	0f 90       	pop	r0
    448a:	0f 90       	pop	r0
    448c:	cf 91       	pop	r28
    448e:	df 91       	pop	r29
    4490:	08 95       	ret

00004492 <BUZZER_voidOn>:
* Parameters :
            => struct has the BUZ porn , pin , status
* return : void
*/
void BUZZER_voidOn       (BUZ_Type BUZ_Configuration)
{
    4492:	df 93       	push	r29
    4494:	cf 93       	push	r28
    4496:	00 d0       	rcall	.+0      	; 0x4498 <BUZZER_voidOn+0x6>
    4498:	0f 92       	push	r0
    449a:	cd b7       	in	r28, 0x3d	; 61
    449c:	de b7       	in	r29, 0x3e	; 62
    449e:	69 83       	std	Y+1, r22	; 0x01
    44a0:	7a 83       	std	Y+2, r23	; 0x02
    44a2:	8b 83       	std	Y+3, r24	; 0x03
	if(BUZ_Configuration.Active_State==ACTIVE_HIGH)
    44a4:	8b 81       	ldd	r24, Y+3	; 0x03
    44a6:	81 30       	cpi	r24, 0x01	; 1
    44a8:	39 f4       	brne	.+14     	; 0x44b8 <BUZZER_voidOn+0x26>
	{
		DIO_enumSetPinValue (BUZ_Configuration.Port , BUZ_Configuration.Pin,DIO_PIN_HIGH);
    44aa:	89 81       	ldd	r24, Y+1	; 0x01
    44ac:	9a 81       	ldd	r25, Y+2	; 0x02
    44ae:	69 2f       	mov	r22, r25
    44b0:	41 e0       	ldi	r20, 0x01	; 1
    44b2:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    44b6:	09 c0       	rjmp	.+18     	; 0x44ca <BUZZER_voidOn+0x38>
	}
	else if(BUZ_Configuration.Active_State==ACTIVE_LOW)
    44b8:	8b 81       	ldd	r24, Y+3	; 0x03
    44ba:	88 23       	and	r24, r24
    44bc:	31 f4       	brne	.+12     	; 0x44ca <BUZZER_voidOn+0x38>
	{
		DIO_enumSetPinValue (BUZ_Configuration.Port , BUZ_Configuration.Pin,DIO_PIN_LOW);
    44be:	89 81       	ldd	r24, Y+1	; 0x01
    44c0:	9a 81       	ldd	r25, Y+2	; 0x02
    44c2:	69 2f       	mov	r22, r25
    44c4:	40 e0       	ldi	r20, 0x00	; 0
    44c6:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	}

}
    44ca:	0f 90       	pop	r0
    44cc:	0f 90       	pop	r0
    44ce:	0f 90       	pop	r0
    44d0:	cf 91       	pop	r28
    44d2:	df 91       	pop	r29
    44d4:	08 95       	ret

000044d6 <BUZZER_voidOff>:
* Parameters :
            => struct has the BUZ porn , pin , status
* return : void
*/
void BUZZER_voidOff      (BUZ_Type BUZ_Configuration)
{
    44d6:	df 93       	push	r29
    44d8:	cf 93       	push	r28
    44da:	00 d0       	rcall	.+0      	; 0x44dc <BUZZER_voidOff+0x6>
    44dc:	0f 92       	push	r0
    44de:	cd b7       	in	r28, 0x3d	; 61
    44e0:	de b7       	in	r29, 0x3e	; 62
    44e2:	69 83       	std	Y+1, r22	; 0x01
    44e4:	7a 83       	std	Y+2, r23	; 0x02
    44e6:	8b 83       	std	Y+3, r24	; 0x03
	if(BUZ_Configuration.Active_State==ACTIVE_HIGH)
    44e8:	8b 81       	ldd	r24, Y+3	; 0x03
    44ea:	81 30       	cpi	r24, 0x01	; 1
    44ec:	39 f4       	brne	.+14     	; 0x44fc <BUZZER_voidOff+0x26>
		{
			DIO_enumSetPinValue (BUZ_Configuration.Port , BUZ_Configuration.Pin,DIO_PIN_LOW);
    44ee:	89 81       	ldd	r24, Y+1	; 0x01
    44f0:	9a 81       	ldd	r25, Y+2	; 0x02
    44f2:	69 2f       	mov	r22, r25
    44f4:	40 e0       	ldi	r20, 0x00	; 0
    44f6:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
    44fa:	09 c0       	rjmp	.+18     	; 0x450e <BUZZER_voidOff+0x38>
		}
		else if(BUZ_Configuration.Active_State==ACTIVE_LOW)
    44fc:	8b 81       	ldd	r24, Y+3	; 0x03
    44fe:	88 23       	and	r24, r24
    4500:	31 f4       	brne	.+12     	; 0x450e <BUZZER_voidOff+0x38>
		{
			DIO_enumSetPinValue (BUZ_Configuration.Port , BUZ_Configuration.Pin,DIO_PIN_HIGH);
    4502:	89 81       	ldd	r24, Y+1	; 0x01
    4504:	9a 81       	ldd	r25, Y+2	; 0x02
    4506:	69 2f       	mov	r22, r25
    4508:	41 e0       	ldi	r20, 0x01	; 1
    450a:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
		}
}
    450e:	0f 90       	pop	r0
    4510:	0f 90       	pop	r0
    4512:	0f 90       	pop	r0
    4514:	cf 91       	pop	r28
    4516:	df 91       	pop	r29
    4518:	08 95       	ret

0000451a <BUZZER_voidToggle>:
* Parameters :
             => struct has the BUZ porn , pin , status
* return : void
*/
void BUZZER_voidToggle      ( BUZ_Type BUZ_Configuration )
{
    451a:	df 93       	push	r29
    451c:	cf 93       	push	r28
    451e:	00 d0       	rcall	.+0      	; 0x4520 <BUZZER_voidToggle+0x6>
    4520:	0f 92       	push	r0
    4522:	cd b7       	in	r28, 0x3d	; 61
    4524:	de b7       	in	r29, 0x3e	; 62
    4526:	69 83       	std	Y+1, r22	; 0x01
    4528:	7a 83       	std	Y+2, r23	; 0x02
    452a:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue  ( BUZ_Configuration.Port , BUZ_Configuration.Pin );
    452c:	89 81       	ldd	r24, Y+1	; 0x01
    452e:	9a 81       	ldd	r25, Y+2	; 0x02
    4530:	69 2f       	mov	r22, r25
    4532:	0e 94 c3 11 	call	0x2386	; 0x2386 <DIO_enumTogglePinValue>
}
    4536:	0f 90       	pop	r0
    4538:	0f 90       	pop	r0
    453a:	0f 90       	pop	r0
    453c:	cf 91       	pop	r28
    453e:	df 91       	pop	r29
    4540:	08 95       	ret

00004542 <ADMIN_voidInit>:
	SYSTEM_STATE_USER
} SystemState;

volatile SystemState global_state = SYSTEM_STATE_ADMIN;

void ADMIN_voidInit(void) {
    4542:	df 93       	push	r29
    4544:	cf 93       	push	r28
    4546:	cd b7       	in	r28, 0x3d	; 61
    4548:	de b7       	in	r29, 0x3e	; 62
	// Initialize system components
	// slave configuration
	DIO_enumSetPinDirection(DIO_PORTB, DIO_PIN5, DIO_PIN_INPUT);  // MOSI
    454a:	81 e0       	ldi	r24, 0x01	; 1
    454c:	65 e0       	ldi	r22, 0x05	; 5
    454e:	40 e0       	ldi	r20, 0x00	; 0
    4550:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection(DIO_PORTB, DIO_PIN6, DIO_PIN_OUTPUT);   // MISO
    4554:	81 e0       	ldi	r24, 0x01	; 1
    4556:	66 e0       	ldi	r22, 0x06	; 6
    4558:	41 e0       	ldi	r20, 0x01	; 1
    455a:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection(DIO_PORTB, DIO_PIN7, DIO_PIN_INPUT);  // SCK
    455e:	81 e0       	ldi	r24, 0x01	; 1
    4560:	67 e0       	ldi	r22, 0x07	; 7
    4562:	40 e0       	ldi	r20, 0x00	; 0
    4564:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection(DIO_PORTB, DIO_PIN4, DIO_PIN_INPUT);  // SS
    4568:	81 e0       	ldi	r24, 0x01	; 1
    456a:	64 e0       	ldi	r22, 0x04	; 4
    456c:	40 e0       	ldi	r20, 0x00	; 0
    456e:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(DIO_PORTB, DIO_PIN4, DIO_PIN_HIGH);
    4572:	81 e0       	ldi	r24, 0x01	; 1
    4574:	64 e0       	ldi	r22, 0x04	; 4
    4576:	41 e0       	ldi	r20, 0x01	; 1
    4578:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>

	// Initialize SPI as Master
	SPI_voidInit();
    457c:	0e 94 09 0a 	call	0x1412	; 0x1412 <SPI_voidInit>

	BUZZER_voidInit(BUZ1);
    4580:	60 91 6d 07 	lds	r22, 0x076D
    4584:	70 91 6e 07 	lds	r23, 0x076E
    4588:	80 91 6f 07 	lds	r24, 0x076F
    458c:	0e 94 34 22 	call	0x4468	; 0x4468 <BUZZER_voidInit>
	USART_voidInit();
    4590:	0e 94 a5 07 	call	0xf4a	; 0xf4a <USART_voidInit>
	EEPROM_voidInit();
    4594:	0e 94 6a 1f 	call	0x3ed4	; 0x3ed4 <EEPROM_voidInit>
	SERVO_voidInit();
    4598:	0e 94 41 15 	call	0x2a82	; 0x2a82 <SERVO_voidInit>
	SERVO_voidOff();
    459c:	0e 94 5e 15 	call	0x2abc	; 0x2abc <SERVO_voidOff>
	SWITCH_voidInit(DIO_PORTD, DIO_PIN2);
    45a0:	83 e0       	ldi	r24, 0x03	; 3
    45a2:	62 e0       	ldi	r22, 0x02	; 2
    45a4:	0e 94 c4 14 	call	0x2988	; 0x2988 <SWITCH_voidInit>

	// Configure INT0 (external interrupt)
	DIO_enumSetPinDirection(DIO_PORTD, DIO_PIN2, DIO_PIN_INPUT); // Set external interrupt pin as input
    45a8:	83 e0       	ldi	r24, 0x03	; 3
    45aa:	62 e0       	ldi	r22, 0x02	; 2
    45ac:	40 e0       	ldi	r20, 0x00	; 0
    45ae:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	EXTI_voidInit(EXTI_INT0, EXTI_FALLING_EDGE); // Configure INT0 to trigger on a falling edge (button press)
    45b2:	80 e0       	ldi	r24, 0x00	; 0
    45b4:	61 e0       	ldi	r22, 0x01	; 1
    45b6:	0e 94 77 0c 	call	0x18ee	; 0x18ee <EXTI_voidInit>
	EXTI_voidEnable(EXTI_INT0);  // Enable external interrupt
    45ba:	80 e0       	ldi	r24, 0x00	; 0
    45bc:	0e 94 76 0d 	call	0x1aec	; 0x1aec <EXTI_voidEnable>

	// Set the callback for INT0
	EXTI_voidSetCallBack(&ISR_Reset, EXTI_INT0);
    45c0:	86 e5       	ldi	r24, 0x56	; 86
    45c2:	98 e2       	ldi	r25, 0x28	; 40
    45c4:	60 e0       	ldi	r22, 0x00	; 0
    45c6:	0e 94 1b 0e 	call	0x1c36	; 0x1c36 <EXTI_voidSetCallBack>

	// Enable global interrupt
	GI_voidEnable();
    45ca:	0e 94 5b 0c 	call	0x18b6	; 0x18b6 <GI_voidEnable>

	// Configure EXTI for INT1 - Trigger on falling edge
	DIO_enumSetPinDirection(DIO_PORTD, DIO_PIN3, DIO_PIN_INPUT);
    45ce:	83 e0       	ldi	r24, 0x03	; 3
    45d0:	63 e0       	ldi	r22, 0x03	; 3
    45d2:	40 e0       	ldi	r20, 0x00	; 0
    45d4:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(DIO_PORTD, DIO_PIN3, DIO_PIN_HIGH);
    45d8:	83 e0       	ldi	r24, 0x03	; 3
    45da:	63 e0       	ldi	r22, 0x03	; 3
    45dc:	41 e0       	ldi	r20, 0x01	; 1
    45de:	0e 94 01 10 	call	0x2002	; 0x2002 <DIO_enumSetPinValue>
	EXTI_voidInit(EXTI_INT1, EXTI_FALLING_EDGE);  // Configure INT1 to trigger on a falling edge
    45e2:	81 e0       	ldi	r24, 0x01	; 1
    45e4:	61 e0       	ldi	r22, 0x01	; 1
    45e6:	0e 94 77 0c 	call	0x18ee	; 0x18ee <EXTI_voidInit>
	EXTI_voidEnable(EXTI_INT1);  // Enable external interrupt for INT1
    45ea:	81 e0       	ldi	r24, 0x01	; 1
    45ec:	0e 94 76 0d 	call	0x1aec	; 0x1aec <EXTI_voidEnable>

	// Set the callback for INT1 (ISR for INT1)
	EXTI_voidSetCallBack(&ISR_UserDataReceived, EXTI_INT1);
    45f0:	81 e5       	ldi	r24, 0x51	; 81
    45f2:	97 e2       	ldi	r25, 0x27	; 39
    45f4:	61 e0       	ldi	r22, 0x01	; 1
    45f6:	0e 94 1b 0e 	call	0x1c36	; 0x1c36 <EXTI_voidSetCallBack>

	// Enable global interrupts
	GI_voidEnable();
    45fa:	0e 94 5b 0c 	call	0x18b6	; 0x18b6 <GI_voidEnable>
}
    45fe:	cf 91       	pop	r28
    4600:	df 91       	pop	r29
    4602:	08 95       	ret

00004604 <ADMIN_voidLogIn>:
void ADMIN_voidLogIn(void)
{
    4604:	df 93       	push	r29
    4606:	cf 93       	push	r28
    4608:	cd b7       	in	r28, 0x3d	; 61
    460a:	de b7       	in	r29, 0x3e	; 62
    460c:	63 97       	sbiw	r28, 0x13	; 19
    460e:	0f b6       	in	r0, 0x3f	; 63
    4610:	f8 94       	cli
    4612:	de bf       	out	0x3e, r29	; 62
    4614:	0f be       	out	0x3f, r0	; 63
    4616:	cd bf       	out	0x3d, r28	; 61
	u8 local_u8AdminUsername[MAX_NUM_OF_USERNAME];
	u8 local_u8AdminPass[MAX_NUM_OF_PASS + 1];
	u8 loginAttempts = 0;
    4618:	1d 82       	std	Y+5, r1	; 0x05
    461a:	76 c0       	rjmp	.+236    	; 0x4708 <ADMIN_voidLogIn+0x104>
	u8 isUsernameCorrect;
	u8 isPasswordCorrect;

	while (loginAttempts < LOGIN_ATTEMPTS_LIMIT)
	{
		isUsernameCorrect = 1; // Assume the username is correct initially
    461c:	81 e0       	ldi	r24, 0x01	; 1
    461e:	8c 83       	std	Y+4, r24	; 0x04
		isPasswordCorrect = 1; // Assume the password is correct initially
    4620:	81 e0       	ldi	r24, 0x01	; 1
    4622:	8b 83       	std	Y+3, r24	; 0x03
		USART_voidTxString((u8 *)"\r\nWelcome in ADMIN MODE:\r\nEnter Admin Username: ");
    4624:	80 e6       	ldi	r24, 0x60	; 96
    4626:	90 e0       	ldi	r25, 0x00	; 0
    4628:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidRxString(local_u8AdminUsername);
    462c:	ce 01       	movw	r24, r28
    462e:	06 96       	adiw	r24, 0x06	; 6
    4630:	0e 94 4d 08 	call	0x109a	; 0x109a <USART_voidRxString>
		// Check if the username matches
		for (u8 local_u8Counter = 0; ADMIN_USERNAME[local_u8Counter] != '\0'; local_u8Counter++)
    4634:	1a 82       	std	Y+2, r1	; 0x02
    4636:	17 c0       	rjmp	.+46     	; 0x4666 <ADMIN_voidLogIn+0x62>
		{
			if (local_u8AdminUsername[local_u8Counter] != ADMIN_USERNAME[local_u8Counter])
    4638:	8a 81       	ldd	r24, Y+2	; 0x02
    463a:	28 2f       	mov	r18, r24
    463c:	30 e0       	ldi	r19, 0x00	; 0
    463e:	ce 01       	movw	r24, r28
    4640:	06 96       	adiw	r24, 0x06	; 6
    4642:	fc 01       	movw	r30, r24
    4644:	e2 0f       	add	r30, r18
    4646:	f3 1f       	adc	r31, r19
    4648:	20 81       	ld	r18, Z
    464a:	8a 81       	ldd	r24, Y+2	; 0x02
    464c:	88 2f       	mov	r24, r24
    464e:	90 e0       	ldi	r25, 0x00	; 0
    4650:	fc 01       	movw	r30, r24
    4652:	e6 5e       	subi	r30, 0xE6	; 230
    4654:	fe 4f       	sbci	r31, 0xFE	; 254
    4656:	80 81       	ld	r24, Z
    4658:	28 17       	cp	r18, r24
    465a:	11 f0       	breq	.+4      	; 0x4660 <ADMIN_voidLogIn+0x5c>
			{
				isUsernameCorrect = 0;
    465c:	1c 82       	std	Y+4, r1	; 0x04
    465e:	0c c0       	rjmp	.+24     	; 0x4678 <ADMIN_voidLogIn+0x74>
		isUsernameCorrect = 1; // Assume the username is correct initially
		isPasswordCorrect = 1; // Assume the password is correct initially
		USART_voidTxString((u8 *)"\r\nWelcome in ADMIN MODE:\r\nEnter Admin Username: ");
		USART_voidRxString(local_u8AdminUsername);
		// Check if the username matches
		for (u8 local_u8Counter = 0; ADMIN_USERNAME[local_u8Counter] != '\0'; local_u8Counter++)
    4660:	8a 81       	ldd	r24, Y+2	; 0x02
    4662:	8f 5f       	subi	r24, 0xFF	; 255
    4664:	8a 83       	std	Y+2, r24	; 0x02
    4666:	8a 81       	ldd	r24, Y+2	; 0x02
    4668:	88 2f       	mov	r24, r24
    466a:	90 e0       	ldi	r25, 0x00	; 0
    466c:	fc 01       	movw	r30, r24
    466e:	e6 5e       	subi	r30, 0xE6	; 230
    4670:	fe 4f       	sbci	r31, 0xFE	; 254
    4672:	80 81       	ld	r24, Z
    4674:	88 23       	and	r24, r24
    4676:	01 f7       	brne	.-64     	; 0x4638 <ADMIN_voidLogIn+0x34>
				isUsernameCorrect = 0;
				break;
			}
		}

		if (!isUsernameCorrect)
    4678:	8c 81       	ldd	r24, Y+4	; 0x04
    467a:	88 23       	and	r24, r24
    467c:	41 f4       	brne	.+16     	; 0x468e <ADMIN_voidLogIn+0x8a>
		{
			USART_voidTxString((u8 *)"\r\nIncorrect Username.");
    467e:	81 e9       	ldi	r24, 0x91	; 145
    4680:	90 e0       	ldi	r25, 0x00	; 0
    4682:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
			loginAttempts++;
    4686:	8d 81       	ldd	r24, Y+5	; 0x05
    4688:	8f 5f       	subi	r24, 0xFF	; 255
    468a:	8d 83       	std	Y+5, r24	; 0x05
    468c:	3d c0       	rjmp	.+122    	; 0x4708 <ADMIN_voidLogIn+0x104>
			continue;
		}

		USART_voidTxString((u8 *)"\r\nEnter Admin Password: ");
    468e:	87 ea       	ldi	r24, 0xA7	; 167
    4690:	90 e0       	ldi	r25, 0x00	; 0
    4692:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidRxString(local_u8AdminPass);
    4696:	ce 01       	movw	r24, r28
    4698:	40 96       	adiw	r24, 0x10	; 16
    469a:	0e 94 4d 08 	call	0x109a	; 0x109a <USART_voidRxString>
		// Compare the entered password with the stored password
		for (u8 local_u8Counter = 0; local_u8Counter < MAX_NUM_OF_PASS; local_u8Counter++)
    469e:	19 82       	std	Y+1, r1	; 0x01
    46a0:	17 c0       	rjmp	.+46     	; 0x46d0 <ADMIN_voidLogIn+0xcc>
		{
			if (local_u8AdminPass[local_u8Counter] != ADMIN_PASS[local_u8Counter])
    46a2:	89 81       	ldd	r24, Y+1	; 0x01
    46a4:	28 2f       	mov	r18, r24
    46a6:	30 e0       	ldi	r19, 0x00	; 0
    46a8:	ce 01       	movw	r24, r28
    46aa:	40 96       	adiw	r24, 0x10	; 16
    46ac:	fc 01       	movw	r30, r24
    46ae:	e2 0f       	add	r30, r18
    46b0:	f3 1f       	adc	r31, r19
    46b2:	20 81       	ld	r18, Z
    46b4:	89 81       	ldd	r24, Y+1	; 0x01
    46b6:	88 2f       	mov	r24, r24
    46b8:	90 e0       	ldi	r25, 0x00	; 0
    46ba:	fc 01       	movw	r30, r24
    46bc:	e0 5e       	subi	r30, 0xE0	; 224
    46be:	fe 4f       	sbci	r31, 0xFE	; 254
    46c0:	80 81       	ld	r24, Z
    46c2:	28 17       	cp	r18, r24
    46c4:	11 f0       	breq	.+4      	; 0x46ca <ADMIN_voidLogIn+0xc6>
			{
				isPasswordCorrect = 0; // Password mismatch
    46c6:	1b 82       	std	Y+3, r1	; 0x03
    46c8:	06 c0       	rjmp	.+12     	; 0x46d6 <ADMIN_voidLogIn+0xd2>
		}

		USART_voidTxString((u8 *)"\r\nEnter Admin Password: ");
		USART_voidRxString(local_u8AdminPass);
		// Compare the entered password with the stored password
		for (u8 local_u8Counter = 0; local_u8Counter < MAX_NUM_OF_PASS; local_u8Counter++)
    46ca:	89 81       	ldd	r24, Y+1	; 0x01
    46cc:	8f 5f       	subi	r24, 0xFF	; 255
    46ce:	89 83       	std	Y+1, r24	; 0x01
    46d0:	89 81       	ldd	r24, Y+1	; 0x01
    46d2:	83 30       	cpi	r24, 0x03	; 3
    46d4:	30 f3       	brcs	.-52     	; 0x46a2 <ADMIN_voidLogIn+0x9e>
				isPasswordCorrect = 0; // Password mismatch
				break;
			}
		}

		if (isPasswordCorrect)
    46d6:	8b 81       	ldd	r24, Y+3	; 0x03
    46d8:	88 23       	and	r24, r24
    46da:	79 f0       	breq	.+30     	; 0x46fa <ADMIN_voidLogIn+0xf6>
		{
			USART_voidTxString((u8 *)"\r\nLogin Successful!");
    46dc:	80 ec       	ldi	r24, 0xC0	; 192
    46de:	90 e0       	ldi	r25, 0x00	; 0
    46e0:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
			ADMIN_voidAdminMenu();
    46e4:	0e 94 95 23 	call	0x472a	; 0x472a <ADMIN_voidAdminMenu>

	// Too many attempts, lock the system
	USART_voidTxString((u8 *)"\r\nToo many incorrect attempts! System locked.\r\n");
	BUZZER_voidToggle(BUZ1);
	while (1); // Lock the system indefinitely
}
    46e8:	63 96       	adiw	r28, 0x13	; 19
    46ea:	0f b6       	in	r0, 0x3f	; 63
    46ec:	f8 94       	cli
    46ee:	de bf       	out	0x3e, r29	; 62
    46f0:	0f be       	out	0x3f, r0	; 63
    46f2:	cd bf       	out	0x3d, r28	; 61
    46f4:	cf 91       	pop	r28
    46f6:	df 91       	pop	r29
    46f8:	08 95       	ret
			ADMIN_voidAdminMenu();
			return; // Exit after successful login
		}
		else
		{
			loginAttempts++;
    46fa:	8d 81       	ldd	r24, Y+5	; 0x05
    46fc:	8f 5f       	subi	r24, 0xFF	; 255
    46fe:	8d 83       	std	Y+5, r24	; 0x05
			USART_voidTxString((u8 *)"\r\nIncorrect Password.");
    4700:	84 ed       	ldi	r24, 0xD4	; 212
    4702:	90 e0       	ldi	r25, 0x00	; 0
    4704:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	u8 local_u8AdminPass[MAX_NUM_OF_PASS + 1];
	u8 loginAttempts = 0;
	u8 isUsernameCorrect;
	u8 isPasswordCorrect;

	while (loginAttempts < LOGIN_ATTEMPTS_LIMIT)
    4708:	8d 81       	ldd	r24, Y+5	; 0x05
    470a:	83 30       	cpi	r24, 0x03	; 3
    470c:	08 f4       	brcc	.+2      	; 0x4710 <ADMIN_voidLogIn+0x10c>
    470e:	86 cf       	rjmp	.-244    	; 0x461c <ADMIN_voidLogIn+0x18>
			USART_voidTxString((u8 *)"\r\nIncorrect Password.");
		}
	}

	// Too many attempts, lock the system
	USART_voidTxString((u8 *)"\r\nToo many incorrect attempts! System locked.\r\n");
    4710:	8a ee       	ldi	r24, 0xEA	; 234
    4712:	90 e0       	ldi	r25, 0x00	; 0
    4714:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	BUZZER_voidToggle(BUZ1);
    4718:	60 91 6d 07 	lds	r22, 0x076D
    471c:	70 91 6e 07 	lds	r23, 0x076E
    4720:	80 91 6f 07 	lds	r24, 0x076F
    4724:	0e 94 8d 22 	call	0x451a	; 0x451a <BUZZER_voidToggle>
    4728:	ff cf       	rjmp	.-2      	; 0x4728 <ADMIN_voidLogIn+0x124>

0000472a <ADMIN_voidAdminMenu>:
	while (1); // Lock the system indefinitely
}

void ADMIN_voidAdminMenu(void)
{
    472a:	df 93       	push	r29
    472c:	cf 93       	push	r28
    472e:	00 d0       	rcall	.+0      	; 0x4730 <ADMIN_voidAdminMenu+0x6>
    4730:	0f 92       	push	r0
    4732:	cd b7       	in	r28, 0x3d	; 61
    4734:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8AdminChoice;

	while (1)
	{
		// Check for user data interrupt
		if (global_state == SYSTEM_STATE_USER) {
    4736:	80 91 93 07 	lds	r24, 0x0793
    473a:	81 30       	cpi	r24, 0x01	; 1
    473c:	09 f4       	brne	.+2      	; 0x4740 <ADMIN_voidAdminMenu+0x16>
    473e:	55 c0       	rjmp	.+170    	; 0x47ea <ADMIN_voidAdminMenu+0xc0>
			return;  // Exit admin menu and allow user data processing
		}

		ADMIN_voidDisplayAdminMenu();
    4740:	0e 94 26 27 	call	0x4e4c	; 0x4e4c <ADMIN_voidDisplayAdminMenu>
		USART_voidTxString((u8 *)"\r\nEnter your choice...");
    4744:	85 e2       	ldi	r24, 0x25	; 37
    4746:	91 e0       	ldi	r25, 0x01	; 1
    4748:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidRxChar(&local_u8AdminChoice);
    474c:	ce 01       	movw	r24, r28
    474e:	01 96       	adiw	r24, 0x01	; 1
    4750:	0e 94 05 08 	call	0x100a	; 0x100a <USART_voidRxChar>

		switch (local_u8AdminChoice) {
    4754:	89 81       	ldd	r24, Y+1	; 0x01
    4756:	28 2f       	mov	r18, r24
    4758:	30 e0       	ldi	r19, 0x00	; 0
    475a:	3b 83       	std	Y+3, r19	; 0x03
    475c:	2a 83       	std	Y+2, r18	; 0x02
    475e:	8a 81       	ldd	r24, Y+2	; 0x02
    4760:	9b 81       	ldd	r25, Y+3	; 0x03
    4762:	84 33       	cpi	r24, 0x34	; 52
    4764:	91 05       	cpc	r25, r1
    4766:	71 f1       	breq	.+92     	; 0x47c4 <ADMIN_voidAdminMenu+0x9a>
    4768:	2a 81       	ldd	r18, Y+2	; 0x02
    476a:	3b 81       	ldd	r19, Y+3	; 0x03
    476c:	25 33       	cpi	r18, 0x35	; 53
    476e:	31 05       	cpc	r19, r1
    4770:	84 f4       	brge	.+32     	; 0x4792 <ADMIN_voidAdminMenu+0x68>
    4772:	8a 81       	ldd	r24, Y+2	; 0x02
    4774:	9b 81       	ldd	r25, Y+3	; 0x03
    4776:	82 33       	cpi	r24, 0x32	; 50
    4778:	91 05       	cpc	r25, r1
    477a:	f1 f0       	breq	.+60     	; 0x47b8 <ADMIN_voidAdminMenu+0x8e>
    477c:	2a 81       	ldd	r18, Y+2	; 0x02
    477e:	3b 81       	ldd	r19, Y+3	; 0x03
    4780:	23 33       	cpi	r18, 0x33	; 51
    4782:	31 05       	cpc	r19, r1
    4784:	e4 f4       	brge	.+56     	; 0x47be <ADMIN_voidAdminMenu+0x94>
    4786:	8a 81       	ldd	r24, Y+2	; 0x02
    4788:	9b 81       	ldd	r25, Y+3	; 0x03
    478a:	81 33       	cpi	r24, 0x31	; 49
    478c:	91 05       	cpc	r25, r1
    478e:	89 f0       	breq	.+34     	; 0x47b2 <ADMIN_voidAdminMenu+0x88>
    4790:	27 c0       	rjmp	.+78     	; 0x47e0 <ADMIN_voidAdminMenu+0xb6>
    4792:	2a 81       	ldd	r18, Y+2	; 0x02
    4794:	3b 81       	ldd	r19, Y+3	; 0x03
    4796:	26 33       	cpi	r18, 0x36	; 54
    4798:	31 05       	cpc	r19, r1
    479a:	d1 f0       	breq	.+52     	; 0x47d0 <ADMIN_voidAdminMenu+0xa6>
    479c:	8a 81       	ldd	r24, Y+2	; 0x02
    479e:	9b 81       	ldd	r25, Y+3	; 0x03
    47a0:	86 33       	cpi	r24, 0x36	; 54
    47a2:	91 05       	cpc	r25, r1
    47a4:	94 f0       	brlt	.+36     	; 0x47ca <ADMIN_voidAdminMenu+0xa0>
    47a6:	2a 81       	ldd	r18, Y+2	; 0x02
    47a8:	3b 81       	ldd	r19, Y+3	; 0x03
    47aa:	27 33       	cpi	r18, 0x37	; 55
    47ac:	31 05       	cpc	r19, r1
    47ae:	99 f0       	breq	.+38     	; 0x47d6 <ADMIN_voidAdminMenu+0xac>
    47b0:	17 c0       	rjmp	.+46     	; 0x47e0 <ADMIN_voidAdminMenu+0xb6>
		case '1':
			ADMIN_voidAddUser();
    47b2:	0e 94 fb 23 	call	0x47f6	; 0x47f6 <ADMIN_voidAddUser>
    47b6:	bf cf       	rjmp	.-130    	; 0x4736 <ADMIN_voidAdminMenu+0xc>
			break;
		case '2':
			ADMIN_voidDeleteUser();
    47b8:	0e 94 da 24 	call	0x49b4	; 0x49b4 <ADMIN_voidDeleteUser>
    47bc:	bc cf       	rjmp	.-136    	; 0x4736 <ADMIN_voidAdminMenu+0xc>
			break;
		case '3':
			ADMIN_voidEditUser();
    47be:	0e 94 1b 25 	call	0x4a36	; 0x4a36 <ADMIN_voidEditUser>
    47c2:	b9 cf       	rjmp	.-142    	; 0x4736 <ADMIN_voidAdminMenu+0xc>
			break;
		case '4':
			ADMIN_voidDisplayAllUsers();
    47c4:	0e 94 f8 25 	call	0x4bf0	; 0x4bf0 <ADMIN_voidDisplayAllUsers>
    47c8:	b6 cf       	rjmp	.-148    	; 0x4736 <ADMIN_voidAdminMenu+0xc>
			break;
		case '5':
			ADMIN_voidOpenDoor();
    47ca:	0e 94 10 26 	call	0x4c20	; 0x4c20 <ADMIN_voidOpenDoor>
    47ce:	b3 cf       	rjmp	.-154    	; 0x4736 <ADMIN_voidAdminMenu+0xc>
			break;
		case '6':
			ADMIN_voidCloseDoor();
    47d0:	0e 94 9b 26 	call	0x4d36	; 0x4d36 <ADMIN_voidCloseDoor>
    47d4:	b0 cf       	rjmp	.-160    	; 0x4736 <ADMIN_voidAdminMenu+0xc>
			break;
		case '7':
			USART_voidTxString((u8 *)"\r\nReturning to Main Menu...");
    47d6:	8c e3       	ldi	r24, 0x3C	; 60
    47d8:	91 e0       	ldi	r25, 0x01	; 1
    47da:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    47de:	05 c0       	rjmp	.+10     	; 0x47ea <ADMIN_voidAdminMenu+0xc0>
			return;
		default:
			USART_voidTxString((u8 *)"\r\nInvalid Choice. Please Try Again.");
    47e0:	88 e5       	ldi	r24, 0x58	; 88
    47e2:	91 e0       	ldi	r25, 0x01	; 1
    47e4:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    47e8:	a6 cf       	rjmp	.-180    	; 0x4736 <ADMIN_voidAdminMenu+0xc>
			break;
		}
	}
}
    47ea:	0f 90       	pop	r0
    47ec:	0f 90       	pop	r0
    47ee:	0f 90       	pop	r0
    47f0:	cf 91       	pop	r28
    47f2:	df 91       	pop	r29
    47f4:	08 95       	ret

000047f6 <ADMIN_voidAddUser>:
void ADMIN_voidAddUser(void)
{
    47f6:	df 93       	push	r29
    47f8:	cf 93       	push	r28
    47fa:	cd b7       	in	r28, 0x3d	; 61
    47fc:	de b7       	in	r29, 0x3e	; 62
    47fe:	2a 97       	sbiw	r28, 0x0a	; 10
    4800:	0f b6       	in	r0, 0x3f	; 63
    4802:	f8 94       	cli
    4804:	de bf       	out	0x3e, r29	; 62
    4806:	0f be       	out	0x3f, r0	; 63
    4808:	cd bf       	out	0x3d, r28	; 61
	if (global_u8UserCount < MAX_USERS)
    480a:	80 91 8d 07 	lds	r24, 0x078D
    480e:	88 30       	cpi	r24, 0x08	; 8
    4810:	08 f0       	brcs	.+2      	; 0x4814 <ADMIN_voidAddUser+0x1e>
    4812:	c3 c0       	rjmp	.+390    	; 0x499a <ADMIN_voidAddUser+0x1a4>
		u8 local_u8UserPass[MAX_NUM_OF_PASS];  // User input for Password as string
		u16 intUserID;    // Integer representation of User ID
		u16 intUserPass;  // Integer representation of Password

		// Prompt the user to enter a 3-digit User ID
		USART_voidTxString((u8 *)"\r\nEnter 3-digit User ID (0255): ");
    4814:	8c e7       	ldi	r24, 0x7C	; 124
    4816:	91 e0       	ldi	r25, 0x01	; 1
    4818:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidRxString(local_u8UserID);
    481c:	ce 01       	movw	r24, r28
    481e:	05 96       	adiw	r24, 0x05	; 5
    4820:	0e 94 4d 08 	call	0x109a	; 0x109a <USART_voidRxString>

		// Convert the entered ID to an integer
		intUserID = ((local_u8UserID[0] - '0') * 100) + ((local_u8UserID[1] - '0') * 10) + (local_u8UserID[2] - '0');
    4824:	8d 81       	ldd	r24, Y+5	; 0x05
    4826:	28 2f       	mov	r18, r24
    4828:	30 e0       	ldi	r19, 0x00	; 0
    482a:	84 e6       	ldi	r24, 0x64	; 100
    482c:	90 e0       	ldi	r25, 0x00	; 0
    482e:	ac 01       	movw	r20, r24
    4830:	24 9f       	mul	r18, r20
    4832:	c0 01       	movw	r24, r0
    4834:	25 9f       	mul	r18, r21
    4836:	90 0d       	add	r25, r0
    4838:	34 9f       	mul	r19, r20
    483a:	90 0d       	add	r25, r0
    483c:	11 24       	eor	r1, r1
    483e:	ac 01       	movw	r20, r24
    4840:	40 5c       	subi	r20, 0xC0	; 192
    4842:	52 41       	sbci	r21, 0x12	; 18
    4844:	8e 81       	ldd	r24, Y+6	; 0x06
    4846:	88 2f       	mov	r24, r24
    4848:	90 e0       	ldi	r25, 0x00	; 0
    484a:	9c 01       	movw	r18, r24
    484c:	22 0f       	add	r18, r18
    484e:	33 1f       	adc	r19, r19
    4850:	c9 01       	movw	r24, r18
    4852:	88 0f       	add	r24, r24
    4854:	99 1f       	adc	r25, r25
    4856:	88 0f       	add	r24, r24
    4858:	99 1f       	adc	r25, r25
    485a:	82 0f       	add	r24, r18
    485c:	93 1f       	adc	r25, r19
    485e:	80 5e       	subi	r24, 0xE0	; 224
    4860:	91 40       	sbci	r25, 0x01	; 1
    4862:	9a 01       	movw	r18, r20
    4864:	28 0f       	add	r18, r24
    4866:	39 1f       	adc	r19, r25
    4868:	8f 81       	ldd	r24, Y+7	; 0x07
    486a:	88 2f       	mov	r24, r24
    486c:	90 e0       	ldi	r25, 0x00	; 0
    486e:	c0 97       	sbiw	r24, 0x30	; 48
    4870:	82 0f       	add	r24, r18
    4872:	93 1f       	adc	r25, r19
    4874:	9c 83       	std	Y+4, r25	; 0x04
    4876:	8b 83       	std	Y+3, r24	; 0x03

		// Validate the User ID range
		if (intUserID < 0 || intUserID > 255)
    4878:	8b 81       	ldd	r24, Y+3	; 0x03
    487a:	9c 81       	ldd	r25, Y+4	; 0x04
    487c:	8f 3f       	cpi	r24, 0xFF	; 255
    487e:	91 05       	cpc	r25, r1
    4880:	31 f0       	breq	.+12     	; 0x488e <ADMIN_voidAddUser+0x98>
    4882:	28 f0       	brcs	.+10     	; 0x488e <ADMIN_voidAddUser+0x98>
		{
			USART_voidTxString((u8 *)"\r\nInvalid User ID. Please enter a value between 0 and 255.");
    4884:	8e e9       	ldi	r24, 0x9E	; 158
    4886:	91 e0       	ldi	r25, 0x01	; 1
    4888:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    488c:	8a c0       	rjmp	.+276    	; 0x49a2 <ADMIN_voidAddUser+0x1ac>
			return;
		}

		// Prompt the user to enter a 3-digit Password
		USART_voidTxString((u8 *)"\r\nEnter 3-digit password (0255): ");
    488e:	89 ed       	ldi	r24, 0xD9	; 217
    4890:	91 e0       	ldi	r25, 0x01	; 1
    4892:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidRxString(local_u8UserPass);
    4896:	ce 01       	movw	r24, r28
    4898:	08 96       	adiw	r24, 0x08	; 8
    489a:	0e 94 4d 08 	call	0x109a	; 0x109a <USART_voidRxString>

		// Convert the entered Password to an integer
		intUserPass = ((local_u8UserPass[0] - '0') * 100) + ((local_u8UserPass[1] - '0') * 10) + (local_u8UserPass[2] - '0');
    489e:	88 85       	ldd	r24, Y+8	; 0x08
    48a0:	28 2f       	mov	r18, r24
    48a2:	30 e0       	ldi	r19, 0x00	; 0
    48a4:	84 e6       	ldi	r24, 0x64	; 100
    48a6:	90 e0       	ldi	r25, 0x00	; 0
    48a8:	ac 01       	movw	r20, r24
    48aa:	24 9f       	mul	r18, r20
    48ac:	c0 01       	movw	r24, r0
    48ae:	25 9f       	mul	r18, r21
    48b0:	90 0d       	add	r25, r0
    48b2:	34 9f       	mul	r19, r20
    48b4:	90 0d       	add	r25, r0
    48b6:	11 24       	eor	r1, r1
    48b8:	ac 01       	movw	r20, r24
    48ba:	40 5c       	subi	r20, 0xC0	; 192
    48bc:	52 41       	sbci	r21, 0x12	; 18
    48be:	89 85       	ldd	r24, Y+9	; 0x09
    48c0:	88 2f       	mov	r24, r24
    48c2:	90 e0       	ldi	r25, 0x00	; 0
    48c4:	9c 01       	movw	r18, r24
    48c6:	22 0f       	add	r18, r18
    48c8:	33 1f       	adc	r19, r19
    48ca:	c9 01       	movw	r24, r18
    48cc:	88 0f       	add	r24, r24
    48ce:	99 1f       	adc	r25, r25
    48d0:	88 0f       	add	r24, r24
    48d2:	99 1f       	adc	r25, r25
    48d4:	82 0f       	add	r24, r18
    48d6:	93 1f       	adc	r25, r19
    48d8:	80 5e       	subi	r24, 0xE0	; 224
    48da:	91 40       	sbci	r25, 0x01	; 1
    48dc:	9a 01       	movw	r18, r20
    48de:	28 0f       	add	r18, r24
    48e0:	39 1f       	adc	r19, r25
    48e2:	8a 85       	ldd	r24, Y+10	; 0x0a
    48e4:	88 2f       	mov	r24, r24
    48e6:	90 e0       	ldi	r25, 0x00	; 0
    48e8:	c0 97       	sbiw	r24, 0x30	; 48
    48ea:	82 0f       	add	r24, r18
    48ec:	93 1f       	adc	r25, r19
    48ee:	9a 83       	std	Y+2, r25	; 0x02
    48f0:	89 83       	std	Y+1, r24	; 0x01

		// Validate the Password range
		if (intUserPass < 0 || intUserPass > 255)
    48f2:	89 81       	ldd	r24, Y+1	; 0x01
    48f4:	9a 81       	ldd	r25, Y+2	; 0x02
    48f6:	8f 3f       	cpi	r24, 0xFF	; 255
    48f8:	91 05       	cpc	r25, r1
    48fa:	31 f0       	breq	.+12     	; 0x4908 <ADMIN_voidAddUser+0x112>
    48fc:	28 f0       	brcs	.+10     	; 0x4908 <ADMIN_voidAddUser+0x112>
		{
			USART_voidTxString((u8 *)"\r\nInvalid Password. Please enter a value between 0 and 255.");
    48fe:	8c ef       	ldi	r24, 0xFC	; 252
    4900:	91 e0       	ldi	r25, 0x01	; 1
    4902:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4906:	4d c0       	rjmp	.+154    	; 0x49a2 <ADMIN_voidAddUser+0x1ac>
			return;
		}

		// Store User ID and Password in EEPROM
		EEPROM_voidSendDataByte(global_u8UserCount * 4, (u8)(intUserID & 0xFF));         // Store User ID (low byte)
    4908:	80 91 8d 07 	lds	r24, 0x078D
    490c:	88 2f       	mov	r24, r24
    490e:	90 e0       	ldi	r25, 0x00	; 0
    4910:	88 0f       	add	r24, r24
    4912:	99 1f       	adc	r25, r25
    4914:	88 0f       	add	r24, r24
    4916:	99 1f       	adc	r25, r25
    4918:	2b 81       	ldd	r18, Y+3	; 0x03
    491a:	62 2f       	mov	r22, r18
    491c:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
		EEPROM_voidSendDataByte((global_u8UserCount * 4) + 1, (u8)(intUserID >> 8));    // Store User ID (high byte)
    4920:	80 91 8d 07 	lds	r24, 0x078D
    4924:	88 2f       	mov	r24, r24
    4926:	90 e0       	ldi	r25, 0x00	; 0
    4928:	88 0f       	add	r24, r24
    492a:	99 1f       	adc	r25, r25
    492c:	88 0f       	add	r24, r24
    492e:	99 1f       	adc	r25, r25
    4930:	01 96       	adiw	r24, 0x01	; 1
    4932:	9c 01       	movw	r18, r24
    4934:	8b 81       	ldd	r24, Y+3	; 0x03
    4936:	9c 81       	ldd	r25, Y+4	; 0x04
    4938:	89 2f       	mov	r24, r25
    493a:	99 27       	eor	r25, r25
    493c:	48 2f       	mov	r20, r24
    493e:	c9 01       	movw	r24, r18
    4940:	64 2f       	mov	r22, r20
    4942:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
		EEPROM_voidSendDataByte((global_u8UserCount * 4) + 2, (u8)(intUserPass & 0xFF)); // Store Password (low byte)
    4946:	80 91 8d 07 	lds	r24, 0x078D
    494a:	88 2f       	mov	r24, r24
    494c:	90 e0       	ldi	r25, 0x00	; 0
    494e:	88 0f       	add	r24, r24
    4950:	99 1f       	adc	r25, r25
    4952:	01 96       	adiw	r24, 0x01	; 1
    4954:	88 0f       	add	r24, r24
    4956:	99 1f       	adc	r25, r25
    4958:	29 81       	ldd	r18, Y+1	; 0x01
    495a:	62 2f       	mov	r22, r18
    495c:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
		EEPROM_voidSendDataByte((global_u8UserCount * 4) + 3, (u8)(intUserPass >> 8));   // Store Password (high byte)
    4960:	80 91 8d 07 	lds	r24, 0x078D
    4964:	88 2f       	mov	r24, r24
    4966:	90 e0       	ldi	r25, 0x00	; 0
    4968:	88 0f       	add	r24, r24
    496a:	99 1f       	adc	r25, r25
    496c:	88 0f       	add	r24, r24
    496e:	99 1f       	adc	r25, r25
    4970:	03 96       	adiw	r24, 0x03	; 3
    4972:	9c 01       	movw	r18, r24
    4974:	89 81       	ldd	r24, Y+1	; 0x01
    4976:	9a 81       	ldd	r25, Y+2	; 0x02
    4978:	89 2f       	mov	r24, r25
    497a:	99 27       	eor	r25, r25
    497c:	48 2f       	mov	r20, r24
    497e:	c9 01       	movw	r24, r18
    4980:	64 2f       	mov	r22, r20
    4982:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>

		global_u8UserCount++;  // Increment the User Count
    4986:	80 91 8d 07 	lds	r24, 0x078D
    498a:	8f 5f       	subi	r24, 0xFF	; 255
    498c:	80 93 8d 07 	sts	0x078D, r24
		USART_voidTxString((u8 *)"\r\nUser Added Successfully!");
    4990:	88 e3       	ldi	r24, 0x38	; 56
    4992:	92 e0       	ldi	r25, 0x02	; 2
    4994:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4998:	04 c0       	rjmp	.+8      	; 0x49a2 <ADMIN_voidAddUser+0x1ac>
	}
	else
	{
		USART_voidTxString((u8 *)"\r\nUser Limit Reached.");
    499a:	83 e5       	ldi	r24, 0x53	; 83
    499c:	92 e0       	ldi	r25, 0x02	; 2
    499e:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	}
}
    49a2:	2a 96       	adiw	r28, 0x0a	; 10
    49a4:	0f b6       	in	r0, 0x3f	; 63
    49a6:	f8 94       	cli
    49a8:	de bf       	out	0x3e, r29	; 62
    49aa:	0f be       	out	0x3f, r0	; 63
    49ac:	cd bf       	out	0x3d, r28	; 61
    49ae:	cf 91       	pop	r28
    49b0:	df 91       	pop	r29
    49b2:	08 95       	ret

000049b4 <ADMIN_voidDeleteUser>:

void ADMIN_voidDeleteUser(void)
{
    49b4:	df 93       	push	r29
    49b6:	cf 93       	push	r28
    49b8:	00 d0       	rcall	.+0      	; 0x49ba <ADMIN_voidDeleteUser+0x6>
    49ba:	cd b7       	in	r28, 0x3d	; 61
    49bc:	de b7       	in	r29, 0x3e	; 62
	u8 UserToDelete;

	USART_voidTxString((u8 *)"\r\nEnter User Number to Delete (1-8): ");
    49be:	89 e6       	ldi	r24, 0x69	; 105
    49c0:	92 e0       	ldi	r25, 0x02	; 2
    49c2:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidRxChar(&UserToDelete);
    49c6:	ce 01       	movw	r24, r28
    49c8:	02 96       	adiw	r24, 0x02	; 2
    49ca:	0e 94 05 08 	call	0x100a	; 0x100a <USART_voidRxChar>
	UserToDelete -= '0';
    49ce:	8a 81       	ldd	r24, Y+2	; 0x02
    49d0:	80 53       	subi	r24, 0x30	; 48
    49d2:	8a 83       	std	Y+2, r24	; 0x02

	if (UserToDelete >= 1 && UserToDelete <= MAX_USERS)
    49d4:	8a 81       	ldd	r24, Y+2	; 0x02
    49d6:	88 23       	and	r24, r24
    49d8:	29 f1       	breq	.+74     	; 0x4a24 <ADMIN_voidDeleteUser+0x70>
    49da:	8a 81       	ldd	r24, Y+2	; 0x02
    49dc:	89 30       	cpi	r24, 0x09	; 9
    49de:	10 f5       	brcc	.+68     	; 0x4a24 <ADMIN_voidDeleteUser+0x70>
	{
		u8 EEpromIndex = (UserToDelete - 1) * 2; // Calculate EEPROM index for the user
    49e0:	8a 81       	ldd	r24, Y+2	; 0x02
    49e2:	88 2f       	mov	r24, r24
    49e4:	90 e0       	ldi	r25, 0x00	; 0
    49e6:	01 97       	sbiw	r24, 0x01	; 1
    49e8:	88 0f       	add	r24, r24
    49ea:	99 1f       	adc	r25, r25
    49ec:	89 83       	std	Y+1, r24	; 0x01

		// Clear the User ID and Password in EEPROM
		EEPROM_voidSendDataByte(EEpromIndex, EEPROM_DEFAULT_VALUE);       // Clear ID
    49ee:	89 81       	ldd	r24, Y+1	; 0x01
    49f0:	88 2f       	mov	r24, r24
    49f2:	90 e0       	ldi	r25, 0x00	; 0
    49f4:	6f ef       	ldi	r22, 0xFF	; 255
    49f6:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
		EEPROM_voidSendDataByte(EEpromIndex + 1, EEPROM_DEFAULT_VALUE);  // Clear Password
    49fa:	89 81       	ldd	r24, Y+1	; 0x01
    49fc:	88 2f       	mov	r24, r24
    49fe:	90 e0       	ldi	r25, 0x00	; 0
    4a00:	01 96       	adiw	r24, 0x01	; 1
    4a02:	6f ef       	ldi	r22, 0xFF	; 255
    4a04:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
		// Decrement user count
		if (global_u8UserCount > 0) {
    4a08:	80 91 8d 07 	lds	r24, 0x078D
    4a0c:	88 23       	and	r24, r24
    4a0e:	29 f0       	breq	.+10     	; 0x4a1a <ADMIN_voidDeleteUser+0x66>
			global_u8UserCount--;
    4a10:	80 91 8d 07 	lds	r24, 0x078D
    4a14:	81 50       	subi	r24, 0x01	; 1
    4a16:	80 93 8d 07 	sts	0x078D, r24
		}

		USART_voidTxString((u8 *)"\r\nUser Deleted Successfully.");
    4a1a:	8f e8       	ldi	r24, 0x8F	; 143
    4a1c:	92 e0       	ldi	r25, 0x02	; 2
    4a1e:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4a22:	04 c0       	rjmp	.+8      	; 0x4a2c <ADMIN_voidDeleteUser+0x78>
	}
	else
	{
		USART_voidTxString((u8 *)"\r\nInvalid User Selection.");
    4a24:	8c ea       	ldi	r24, 0xAC	; 172
    4a26:	92 e0       	ldi	r25, 0x02	; 2
    4a28:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	}
}
    4a2c:	0f 90       	pop	r0
    4a2e:	0f 90       	pop	r0
    4a30:	cf 91       	pop	r28
    4a32:	df 91       	pop	r29
    4a34:	08 95       	ret

00004a36 <ADMIN_voidEditUser>:
void ADMIN_voidEditUser(void)
{
    4a36:	df 93       	push	r29
    4a38:	cf 93       	push	r28
    4a3a:	cd b7       	in	r28, 0x3d	; 61
    4a3c:	de b7       	in	r29, 0x3e	; 62
    4a3e:	2e 97       	sbiw	r28, 0x0e	; 14
    4a40:	0f b6       	in	r0, 0x3f	; 63
    4a42:	f8 94       	cli
    4a44:	de bf       	out	0x3e, r29	; 62
    4a46:	0f be       	out	0x3f, r0	; 63
    4a48:	cd bf       	out	0x3d, r28	; 61
	u8 NewPass[MAX_NUM_OF_PASS];
	u8 OldID, OldPass;  // Declare as u8 since EEPROM stores 8-bit values
	u16 IntNewID;
	u16 IntNewPass;

	USART_voidTxString((u8 *)"\r\nEnter User Number to Edit (1-8): ");
    4a4a:	86 ec       	ldi	r24, 0xC6	; 198
    4a4c:	92 e0       	ldi	r25, 0x02	; 2
    4a4e:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidRxChar(&UserToEdit);
    4a52:	ce 01       	movw	r24, r28
    4a54:	08 96       	adiw	r24, 0x08	; 8
    4a56:	0e 94 05 08 	call	0x100a	; 0x100a <USART_voidRxChar>
	UserToEdit -= '0';
    4a5a:	88 85       	ldd	r24, Y+8	; 0x08
    4a5c:	80 53       	subi	r24, 0x30	; 48
    4a5e:	88 87       	std	Y+8, r24	; 0x08

	if (UserToEdit >= 1 && UserToEdit <= MAX_USERS)
    4a60:	88 85       	ldd	r24, Y+8	; 0x08
    4a62:	88 23       	and	r24, r24
    4a64:	09 f4       	brne	.+2      	; 0x4a68 <ADMIN_voidEditUser+0x32>
    4a66:	b7 c0       	rjmp	.+366    	; 0x4bd6 <ADMIN_voidEditUser+0x1a0>
    4a68:	88 85       	ldd	r24, Y+8	; 0x08
    4a6a:	89 30       	cpi	r24, 0x09	; 9
    4a6c:	08 f0       	brcs	.+2      	; 0x4a70 <ADMIN_voidEditUser+0x3a>
    4a6e:	b3 c0       	rjmp	.+358    	; 0x4bd6 <ADMIN_voidEditUser+0x1a0>
	{
		u8 EEpromIndex = (UserToEdit - 1) * 2; // Calculate EEPROM index for the user
    4a70:	88 85       	ldd	r24, Y+8	; 0x08
    4a72:	88 2f       	mov	r24, r24
    4a74:	90 e0       	ldi	r25, 0x00	; 0
    4a76:	01 97       	sbiw	r24, 0x01	; 1
    4a78:	88 0f       	add	r24, r24
    4a7a:	99 1f       	adc	r25, r25
    4a7c:	89 83       	std	Y+1, r24	; 0x01

		// Edit User ID
		USART_voidTxString((u8 *)"\r\nEnter New 3-digit ID (0255): ");
    4a7e:	8a ee       	ldi	r24, 0xEA	; 234
    4a80:	92 e0       	ldi	r25, 0x02	; 2
    4a82:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidRxString(NewID);
    4a86:	ce 01       	movw	r24, r28
    4a88:	09 96       	adiw	r24, 0x09	; 9
    4a8a:	0e 94 4d 08 	call	0x109a	; 0x109a <USART_voidRxString>
		IntNewID = ((NewID[0] - '0') * 100) + ((NewID[1] - '0') * 10) + (NewID[2] - '0');
    4a8e:	89 85       	ldd	r24, Y+9	; 0x09
    4a90:	28 2f       	mov	r18, r24
    4a92:	30 e0       	ldi	r19, 0x00	; 0
    4a94:	84 e6       	ldi	r24, 0x64	; 100
    4a96:	90 e0       	ldi	r25, 0x00	; 0
    4a98:	ac 01       	movw	r20, r24
    4a9a:	24 9f       	mul	r18, r20
    4a9c:	c0 01       	movw	r24, r0
    4a9e:	25 9f       	mul	r18, r21
    4aa0:	90 0d       	add	r25, r0
    4aa2:	34 9f       	mul	r19, r20
    4aa4:	90 0d       	add	r25, r0
    4aa6:	11 24       	eor	r1, r1
    4aa8:	ac 01       	movw	r20, r24
    4aaa:	40 5c       	subi	r20, 0xC0	; 192
    4aac:	52 41       	sbci	r21, 0x12	; 18
    4aae:	8a 85       	ldd	r24, Y+10	; 0x0a
    4ab0:	88 2f       	mov	r24, r24
    4ab2:	90 e0       	ldi	r25, 0x00	; 0
    4ab4:	9c 01       	movw	r18, r24
    4ab6:	22 0f       	add	r18, r18
    4ab8:	33 1f       	adc	r19, r19
    4aba:	c9 01       	movw	r24, r18
    4abc:	88 0f       	add	r24, r24
    4abe:	99 1f       	adc	r25, r25
    4ac0:	88 0f       	add	r24, r24
    4ac2:	99 1f       	adc	r25, r25
    4ac4:	82 0f       	add	r24, r18
    4ac6:	93 1f       	adc	r25, r19
    4ac8:	80 5e       	subi	r24, 0xE0	; 224
    4aca:	91 40       	sbci	r25, 0x01	; 1
    4acc:	9a 01       	movw	r18, r20
    4ace:	28 0f       	add	r18, r24
    4ad0:	39 1f       	adc	r19, r25
    4ad2:	8b 85       	ldd	r24, Y+11	; 0x0b
    4ad4:	88 2f       	mov	r24, r24
    4ad6:	90 e0       	ldi	r25, 0x00	; 0
    4ad8:	c0 97       	sbiw	r24, 0x30	; 48
    4ada:	82 0f       	add	r24, r18
    4adc:	93 1f       	adc	r25, r19
    4ade:	9d 83       	std	Y+5, r25	; 0x05
    4ae0:	8c 83       	std	Y+4, r24	; 0x04

		if (IntNewID <= 255)  // Ensure valid range
    4ae2:	8c 81       	ldd	r24, Y+4	; 0x04
    4ae4:	9d 81       	ldd	r25, Y+5	; 0x05
    4ae6:	8f 3f       	cpi	r24, 0xFF	; 255
    4ae8:	91 05       	cpc	r25, r1
    4aea:	11 f0       	breq	.+4      	; 0x4af0 <ADMIN_voidEditUser+0xba>
    4aec:	08 f0       	brcs	.+2      	; 0x4af0 <ADMIN_voidEditUser+0xba>
    4aee:	4e c0       	rjmp	.+156    	; 0x4b8c <ADMIN_voidEditUser+0x156>
		{
			//EEPROM_voidSendDataByte(EEpromIndex, (u8)IntNewID); // Update ID
			EEPROM_voidSendDataByte(EEpromIndex, (u8)(IntNewID & 0xFF)); // Store low byte of New ID
    4af0:	89 81       	ldd	r24, Y+1	; 0x01
    4af2:	88 2f       	mov	r24, r24
    4af4:	90 e0       	ldi	r25, 0x00	; 0
    4af6:	2c 81       	ldd	r18, Y+4	; 0x04
    4af8:	62 2f       	mov	r22, r18
    4afa:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
			EEPROM_voidSendDataByte(EEpromIndex + 1, (u8)(IntNewID >> 8)); // Store high byte of New ID
    4afe:	89 81       	ldd	r24, Y+1	; 0x01
    4b00:	88 2f       	mov	r24, r24
    4b02:	90 e0       	ldi	r25, 0x00	; 0
    4b04:	01 96       	adiw	r24, 0x01	; 1
    4b06:	9c 01       	movw	r18, r24
    4b08:	8c 81       	ldd	r24, Y+4	; 0x04
    4b0a:	9d 81       	ldd	r25, Y+5	; 0x05
    4b0c:	89 2f       	mov	r24, r25
    4b0e:	99 27       	eor	r25, r25
    4b10:	48 2f       	mov	r20, r24
    4b12:	c9 01       	movw	r24, r18
    4b14:	64 2f       	mov	r22, r20
    4b16:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
			USART_voidTxString((u8 *)"\r\nInvalid ID. Edit Operation Aborted.");
			return;
		}

		// Edit User Password
		USART_voidTxString((u8 *)"\r\nEnter New 3-digit Password (0255): ");
    4b1a:	8b e0       	ldi	r24, 0x0B	; 11
    4b1c:	93 e0       	ldi	r25, 0x03	; 3
    4b1e:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidRxString(NewPass);
    4b22:	ce 01       	movw	r24, r28
    4b24:	0c 96       	adiw	r24, 0x0c	; 12
    4b26:	0e 94 4d 08 	call	0x109a	; 0x109a <USART_voidRxString>
		IntNewPass = ((NewPass[0] - '0') * 100) + ((NewPass[1] - '0') * 10) + (NewPass[2] - '0');
    4b2a:	8c 85       	ldd	r24, Y+12	; 0x0c
    4b2c:	28 2f       	mov	r18, r24
    4b2e:	30 e0       	ldi	r19, 0x00	; 0
    4b30:	84 e6       	ldi	r24, 0x64	; 100
    4b32:	90 e0       	ldi	r25, 0x00	; 0
    4b34:	ac 01       	movw	r20, r24
    4b36:	24 9f       	mul	r18, r20
    4b38:	c0 01       	movw	r24, r0
    4b3a:	25 9f       	mul	r18, r21
    4b3c:	90 0d       	add	r25, r0
    4b3e:	34 9f       	mul	r19, r20
    4b40:	90 0d       	add	r25, r0
    4b42:	11 24       	eor	r1, r1
    4b44:	ac 01       	movw	r20, r24
    4b46:	40 5c       	subi	r20, 0xC0	; 192
    4b48:	52 41       	sbci	r21, 0x12	; 18
    4b4a:	8d 85       	ldd	r24, Y+13	; 0x0d
    4b4c:	88 2f       	mov	r24, r24
    4b4e:	90 e0       	ldi	r25, 0x00	; 0
    4b50:	9c 01       	movw	r18, r24
    4b52:	22 0f       	add	r18, r18
    4b54:	33 1f       	adc	r19, r19
    4b56:	c9 01       	movw	r24, r18
    4b58:	88 0f       	add	r24, r24
    4b5a:	99 1f       	adc	r25, r25
    4b5c:	88 0f       	add	r24, r24
    4b5e:	99 1f       	adc	r25, r25
    4b60:	82 0f       	add	r24, r18
    4b62:	93 1f       	adc	r25, r19
    4b64:	80 5e       	subi	r24, 0xE0	; 224
    4b66:	91 40       	sbci	r25, 0x01	; 1
    4b68:	9a 01       	movw	r18, r20
    4b6a:	28 0f       	add	r18, r24
    4b6c:	39 1f       	adc	r19, r25
    4b6e:	8e 85       	ldd	r24, Y+14	; 0x0e
    4b70:	88 2f       	mov	r24, r24
    4b72:	90 e0       	ldi	r25, 0x00	; 0
    4b74:	c0 97       	sbiw	r24, 0x30	; 48
    4b76:	82 0f       	add	r24, r18
    4b78:	93 1f       	adc	r25, r19
    4b7a:	9b 83       	std	Y+3, r25	; 0x03
    4b7c:	8a 83       	std	Y+2, r24	; 0x02

		if (IntNewPass <= 255)  // Ensure valid range
    4b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    4b80:	9b 81       	ldd	r25, Y+3	; 0x03
    4b82:	8f 3f       	cpi	r24, 0xFF	; 255
    4b84:	91 05       	cpc	r25, r1
    4b86:	39 f0       	breq	.+14     	; 0x4b96 <ADMIN_voidEditUser+0x160>
    4b88:	30 f0       	brcs	.+12     	; 0x4b96 <ADMIN_voidEditUser+0x160>
    4b8a:	20 c0       	rjmp	.+64     	; 0x4bcc <ADMIN_voidEditUser+0x196>
			EEPROM_voidSendDataByte(EEpromIndex + 1, (u8)(IntNewID >> 8)); // Store high byte of New ID

		}
		else
		{
			USART_voidTxString((u8 *)"\r\nInvalid ID. Edit Operation Aborted.");
    4b8c:	82 e3       	ldi	r24, 0x32	; 50
    4b8e:	93 e0       	ldi	r25, 0x03	; 3
    4b90:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4b94:	24 c0       	rjmp	.+72     	; 0x4bde <ADMIN_voidEditUser+0x1a8>
		IntNewPass = ((NewPass[0] - '0') * 100) + ((NewPass[1] - '0') * 10) + (NewPass[2] - '0');

		if (IntNewPass <= 255)  // Ensure valid range
		{
			//EEPROM_voidSendDataByte(EEpromIndex + 1, (u8)IntNewPass); // Update Password
			EEPROM_voidSendDataByte(EEpromIndex + 2, (u8)(IntNewPass & 0xFF)); // Store low byte of New Pass
    4b96:	89 81       	ldd	r24, Y+1	; 0x01
    4b98:	88 2f       	mov	r24, r24
    4b9a:	90 e0       	ldi	r25, 0x00	; 0
    4b9c:	02 96       	adiw	r24, 0x02	; 2
    4b9e:	2a 81       	ldd	r18, Y+2	; 0x02
    4ba0:	62 2f       	mov	r22, r18
    4ba2:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>
			EEPROM_voidSendDataByte(EEpromIndex + 3, (u8)(IntNewPass >> 8)); // Store high byte of New Pass
    4ba6:	89 81       	ldd	r24, Y+1	; 0x01
    4ba8:	88 2f       	mov	r24, r24
    4baa:	90 e0       	ldi	r25, 0x00	; 0
    4bac:	03 96       	adiw	r24, 0x03	; 3
    4bae:	9c 01       	movw	r18, r24
    4bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    4bb2:	9b 81       	ldd	r25, Y+3	; 0x03
    4bb4:	89 2f       	mov	r24, r25
    4bb6:	99 27       	eor	r25, r25
    4bb8:	48 2f       	mov	r20, r24
    4bba:	c9 01       	movw	r24, r18
    4bbc:	64 2f       	mov	r22, r20
    4bbe:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <EEPROM_voidSendDataByte>

			USART_voidTxString((u8 *)"\r\nUser Data Updated Successfully.");
    4bc2:	88 e5       	ldi	r24, 0x58	; 88
    4bc4:	93 e0       	ldi	r25, 0x03	; 3
    4bc6:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4bca:	09 c0       	rjmp	.+18     	; 0x4bde <ADMIN_voidEditUser+0x1a8>
		}
		else
		{
			USART_voidTxString((u8 *)"\r\nInvalid Password.");
    4bcc:	8a e7       	ldi	r24, 0x7A	; 122
    4bce:	93 e0       	ldi	r25, 0x03	; 3
    4bd0:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4bd4:	04 c0       	rjmp	.+8      	; 0x4bde <ADMIN_voidEditUser+0x1a8>
		}
	}
	else
	{
		USART_voidTxString((u8 *)"\r\nInvalid User Selection.");
    4bd6:	8c ea       	ldi	r24, 0xAC	; 172
    4bd8:	92 e0       	ldi	r25, 0x02	; 2
    4bda:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	}
}
    4bde:	2e 96       	adiw	r28, 0x0e	; 14
    4be0:	0f b6       	in	r0, 0x3f	; 63
    4be2:	f8 94       	cli
    4be4:	de bf       	out	0x3e, r29	; 62
    4be6:	0f be       	out	0x3f, r0	; 63
    4be8:	cd bf       	out	0x3d, r28	; 61
    4bea:	cf 91       	pop	r28
    4bec:	df 91       	pop	r29
    4bee:	08 95       	ret

00004bf0 <ADMIN_voidDisplayAllUsers>:

void ADMIN_voidDisplayAllUsers(void)
{
    4bf0:	df 93       	push	r29
    4bf2:	cf 93       	push	r28
    4bf4:	cd b7       	in	r28, 0x3d	; 61
    4bf6:	de b7       	in	r29, 0x3e	; 62
	USART_voidTxString((u8 *)"\r\nDisplaying All Users:");
    4bf8:	8e e8       	ldi	r24, 0x8E	; 142
    4bfa:	93 e0       	ldi	r25, 0x03	; 3
    4bfc:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n======================");
    4c00:	86 ea       	ldi	r24, 0xA6	; 166
    4c02:	93 e0       	ldi	r25, 0x03	; 3
    4c04:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>

	USART_voidTxString((u8 *)"\r\nTotal Users: ");
    4c08:	8f eb       	ldi	r24, 0xBF	; 191
    4c0a:	93 e0       	ldi	r25, 0x03	; 3
    4c0c:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxChar(global_u8UserCount + '0');
    4c10:	80 91 8d 07 	lds	r24, 0x078D
    4c14:	80 5d       	subi	r24, 0xD0	; 208
    4c16:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <USART_voidTxChar>
}
    4c1a:	cf 91       	pop	r28
    4c1c:	df 91       	pop	r29
    4c1e:	08 95       	ret

00004c20 <ADMIN_voidOpenDoor>:


void ADMIN_voidOpenDoor (void)
{
    4c20:	df 93       	push	r29
    4c22:	cf 93       	push	r28
    4c24:	cd b7       	in	r28, 0x3d	; 61
    4c26:	de b7       	in	r29, 0x3e	; 62
    4c28:	2e 97       	sbiw	r28, 0x0e	; 14
    4c2a:	0f b6       	in	r0, 0x3f	; 63
    4c2c:	f8 94       	cli
    4c2e:	de bf       	out	0x3e, r29	; 62
    4c30:	0f be       	out	0x3f, r0	; 63
    4c32:	cd bf       	out	0x3d, r28	; 61
	SERVO_voidOn();
    4c34:	0e 94 4f 15 	call	0x2a9e	; 0x2a9e <SERVO_voidOn>
	USART_voidTxString((u8 *)"\r\nThe Door Opened.");
    4c38:	8f ec       	ldi	r24, 0xCF	; 207
    4c3a:	93 e0       	ldi	r25, 0x03	; 3
    4c3c:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4c40:	80 e0       	ldi	r24, 0x00	; 0
    4c42:	90 e8       	ldi	r25, 0x80	; 128
    4c44:	ab e3       	ldi	r26, 0x3B	; 59
    4c46:	b5 e4       	ldi	r27, 0x45	; 69
    4c48:	8b 87       	std	Y+11, r24	; 0x0b
    4c4a:	9c 87       	std	Y+12, r25	; 0x0c
    4c4c:	ad 87       	std	Y+13, r26	; 0x0d
    4c4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4c50:	6b 85       	ldd	r22, Y+11	; 0x0b
    4c52:	7c 85       	ldd	r23, Y+12	; 0x0c
    4c54:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c56:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c58:	20 e0       	ldi	r18, 0x00	; 0
    4c5a:	30 e0       	ldi	r19, 0x00	; 0
    4c5c:	4a e7       	ldi	r20, 0x7A	; 122
    4c5e:	55 e4       	ldi	r21, 0x45	; 69
    4c60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c64:	dc 01       	movw	r26, r24
    4c66:	cb 01       	movw	r24, r22
    4c68:	8f 83       	std	Y+7, r24	; 0x07
    4c6a:	98 87       	std	Y+8, r25	; 0x08
    4c6c:	a9 87       	std	Y+9, r26	; 0x09
    4c6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4c70:	6f 81       	ldd	r22, Y+7	; 0x07
    4c72:	78 85       	ldd	r23, Y+8	; 0x08
    4c74:	89 85       	ldd	r24, Y+9	; 0x09
    4c76:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c78:	20 e0       	ldi	r18, 0x00	; 0
    4c7a:	30 e0       	ldi	r19, 0x00	; 0
    4c7c:	40 e8       	ldi	r20, 0x80	; 128
    4c7e:	5f e3       	ldi	r21, 0x3F	; 63
    4c80:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4c84:	88 23       	and	r24, r24
    4c86:	2c f4       	brge	.+10     	; 0x4c92 <ADMIN_voidOpenDoor+0x72>
		__ticks = 1;
    4c88:	81 e0       	ldi	r24, 0x01	; 1
    4c8a:	90 e0       	ldi	r25, 0x00	; 0
    4c8c:	9e 83       	std	Y+6, r25	; 0x06
    4c8e:	8d 83       	std	Y+5, r24	; 0x05
    4c90:	3f c0       	rjmp	.+126    	; 0x4d10 <ADMIN_voidOpenDoor+0xf0>
	else if (__tmp > 65535)
    4c92:	6f 81       	ldd	r22, Y+7	; 0x07
    4c94:	78 85       	ldd	r23, Y+8	; 0x08
    4c96:	89 85       	ldd	r24, Y+9	; 0x09
    4c98:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c9a:	20 e0       	ldi	r18, 0x00	; 0
    4c9c:	3f ef       	ldi	r19, 0xFF	; 255
    4c9e:	4f e7       	ldi	r20, 0x7F	; 127
    4ca0:	57 e4       	ldi	r21, 0x47	; 71
    4ca2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4ca6:	18 16       	cp	r1, r24
    4ca8:	4c f5       	brge	.+82     	; 0x4cfc <ADMIN_voidOpenDoor+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4caa:	6b 85       	ldd	r22, Y+11	; 0x0b
    4cac:	7c 85       	ldd	r23, Y+12	; 0x0c
    4cae:	8d 85       	ldd	r24, Y+13	; 0x0d
    4cb0:	9e 85       	ldd	r25, Y+14	; 0x0e
    4cb2:	20 e0       	ldi	r18, 0x00	; 0
    4cb4:	30 e0       	ldi	r19, 0x00	; 0
    4cb6:	40 e2       	ldi	r20, 0x20	; 32
    4cb8:	51 e4       	ldi	r21, 0x41	; 65
    4cba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4cbe:	dc 01       	movw	r26, r24
    4cc0:	cb 01       	movw	r24, r22
    4cc2:	bc 01       	movw	r22, r24
    4cc4:	cd 01       	movw	r24, r26
    4cc6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4cca:	dc 01       	movw	r26, r24
    4ccc:	cb 01       	movw	r24, r22
    4cce:	9e 83       	std	Y+6, r25	; 0x06
    4cd0:	8d 83       	std	Y+5, r24	; 0x05
    4cd2:	0f c0       	rjmp	.+30     	; 0x4cf2 <ADMIN_voidOpenDoor+0xd2>
    4cd4:	80 e9       	ldi	r24, 0x90	; 144
    4cd6:	91 e0       	ldi	r25, 0x01	; 1
    4cd8:	9c 83       	std	Y+4, r25	; 0x04
    4cda:	8b 83       	std	Y+3, r24	; 0x03
    4cdc:	8b 81       	ldd	r24, Y+3	; 0x03
    4cde:	9c 81       	ldd	r25, Y+4	; 0x04
    4ce0:	01 97       	sbiw	r24, 0x01	; 1
    4ce2:	f1 f7       	brne	.-4      	; 0x4ce0 <ADMIN_voidOpenDoor+0xc0>
    4ce4:	9c 83       	std	Y+4, r25	; 0x04
    4ce6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4ce8:	8d 81       	ldd	r24, Y+5	; 0x05
    4cea:	9e 81       	ldd	r25, Y+6	; 0x06
    4cec:	01 97       	sbiw	r24, 0x01	; 1
    4cee:	9e 83       	std	Y+6, r25	; 0x06
    4cf0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4cf2:	8d 81       	ldd	r24, Y+5	; 0x05
    4cf4:	9e 81       	ldd	r25, Y+6	; 0x06
    4cf6:	00 97       	sbiw	r24, 0x00	; 0
    4cf8:	69 f7       	brne	.-38     	; 0x4cd4 <ADMIN_voidOpenDoor+0xb4>
    4cfa:	14 c0       	rjmp	.+40     	; 0x4d24 <ADMIN_voidOpenDoor+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4cfc:	6f 81       	ldd	r22, Y+7	; 0x07
    4cfe:	78 85       	ldd	r23, Y+8	; 0x08
    4d00:	89 85       	ldd	r24, Y+9	; 0x09
    4d02:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4d08:	dc 01       	movw	r26, r24
    4d0a:	cb 01       	movw	r24, r22
    4d0c:	9e 83       	std	Y+6, r25	; 0x06
    4d0e:	8d 83       	std	Y+5, r24	; 0x05
    4d10:	8d 81       	ldd	r24, Y+5	; 0x05
    4d12:	9e 81       	ldd	r25, Y+6	; 0x06
    4d14:	9a 83       	std	Y+2, r25	; 0x02
    4d16:	89 83       	std	Y+1, r24	; 0x01
    4d18:	89 81       	ldd	r24, Y+1	; 0x01
    4d1a:	9a 81       	ldd	r25, Y+2	; 0x02
    4d1c:	01 97       	sbiw	r24, 0x01	; 1
    4d1e:	f1 f7       	brne	.-4      	; 0x4d1c <ADMIN_voidOpenDoor+0xfc>
    4d20:	9a 83       	std	Y+2, r25	; 0x02
    4d22:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(3000);
}
    4d24:	2e 96       	adiw	r28, 0x0e	; 14
    4d26:	0f b6       	in	r0, 0x3f	; 63
    4d28:	f8 94       	cli
    4d2a:	de bf       	out	0x3e, r29	; 62
    4d2c:	0f be       	out	0x3f, r0	; 63
    4d2e:	cd bf       	out	0x3d, r28	; 61
    4d30:	cf 91       	pop	r28
    4d32:	df 91       	pop	r29
    4d34:	08 95       	ret

00004d36 <ADMIN_voidCloseDoor>:
void ADMIN_voidCloseDoor (void)
{
    4d36:	df 93       	push	r29
    4d38:	cf 93       	push	r28
    4d3a:	cd b7       	in	r28, 0x3d	; 61
    4d3c:	de b7       	in	r29, 0x3e	; 62
    4d3e:	2e 97       	sbiw	r28, 0x0e	; 14
    4d40:	0f b6       	in	r0, 0x3f	; 63
    4d42:	f8 94       	cli
    4d44:	de bf       	out	0x3e, r29	; 62
    4d46:	0f be       	out	0x3f, r0	; 63
    4d48:	cd bf       	out	0x3d, r28	; 61
	SERVO_voidOff();
    4d4a:	0e 94 5e 15 	call	0x2abc	; 0x2abc <SERVO_voidOff>
	USART_voidTxString((u8 *)"\r\nThe Door Closed.");
    4d4e:	82 ee       	ldi	r24, 0xE2	; 226
    4d50:	93 e0       	ldi	r25, 0x03	; 3
    4d52:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4d56:	80 e0       	ldi	r24, 0x00	; 0
    4d58:	90 e8       	ldi	r25, 0x80	; 128
    4d5a:	ab e3       	ldi	r26, 0x3B	; 59
    4d5c:	b5 e4       	ldi	r27, 0x45	; 69
    4d5e:	8b 87       	std	Y+11, r24	; 0x0b
    4d60:	9c 87       	std	Y+12, r25	; 0x0c
    4d62:	ad 87       	std	Y+13, r26	; 0x0d
    4d64:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d66:	6b 85       	ldd	r22, Y+11	; 0x0b
    4d68:	7c 85       	ldd	r23, Y+12	; 0x0c
    4d6a:	8d 85       	ldd	r24, Y+13	; 0x0d
    4d6c:	9e 85       	ldd	r25, Y+14	; 0x0e
    4d6e:	20 e0       	ldi	r18, 0x00	; 0
    4d70:	30 e0       	ldi	r19, 0x00	; 0
    4d72:	4a e7       	ldi	r20, 0x7A	; 122
    4d74:	55 e4       	ldi	r21, 0x45	; 69
    4d76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d7a:	dc 01       	movw	r26, r24
    4d7c:	cb 01       	movw	r24, r22
    4d7e:	8f 83       	std	Y+7, r24	; 0x07
    4d80:	98 87       	std	Y+8, r25	; 0x08
    4d82:	a9 87       	std	Y+9, r26	; 0x09
    4d84:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4d86:	6f 81       	ldd	r22, Y+7	; 0x07
    4d88:	78 85       	ldd	r23, Y+8	; 0x08
    4d8a:	89 85       	ldd	r24, Y+9	; 0x09
    4d8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d8e:	20 e0       	ldi	r18, 0x00	; 0
    4d90:	30 e0       	ldi	r19, 0x00	; 0
    4d92:	40 e8       	ldi	r20, 0x80	; 128
    4d94:	5f e3       	ldi	r21, 0x3F	; 63
    4d96:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4d9a:	88 23       	and	r24, r24
    4d9c:	2c f4       	brge	.+10     	; 0x4da8 <ADMIN_voidCloseDoor+0x72>
		__ticks = 1;
    4d9e:	81 e0       	ldi	r24, 0x01	; 1
    4da0:	90 e0       	ldi	r25, 0x00	; 0
    4da2:	9e 83       	std	Y+6, r25	; 0x06
    4da4:	8d 83       	std	Y+5, r24	; 0x05
    4da6:	3f c0       	rjmp	.+126    	; 0x4e26 <ADMIN_voidCloseDoor+0xf0>
	else if (__tmp > 65535)
    4da8:	6f 81       	ldd	r22, Y+7	; 0x07
    4daa:	78 85       	ldd	r23, Y+8	; 0x08
    4dac:	89 85       	ldd	r24, Y+9	; 0x09
    4dae:	9a 85       	ldd	r25, Y+10	; 0x0a
    4db0:	20 e0       	ldi	r18, 0x00	; 0
    4db2:	3f ef       	ldi	r19, 0xFF	; 255
    4db4:	4f e7       	ldi	r20, 0x7F	; 127
    4db6:	57 e4       	ldi	r21, 0x47	; 71
    4db8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4dbc:	18 16       	cp	r1, r24
    4dbe:	4c f5       	brge	.+82     	; 0x4e12 <ADMIN_voidCloseDoor+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4dc0:	6b 85       	ldd	r22, Y+11	; 0x0b
    4dc2:	7c 85       	ldd	r23, Y+12	; 0x0c
    4dc4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4dc6:	9e 85       	ldd	r25, Y+14	; 0x0e
    4dc8:	20 e0       	ldi	r18, 0x00	; 0
    4dca:	30 e0       	ldi	r19, 0x00	; 0
    4dcc:	40 e2       	ldi	r20, 0x20	; 32
    4dce:	51 e4       	ldi	r21, 0x41	; 65
    4dd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4dd4:	dc 01       	movw	r26, r24
    4dd6:	cb 01       	movw	r24, r22
    4dd8:	bc 01       	movw	r22, r24
    4dda:	cd 01       	movw	r24, r26
    4ddc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4de0:	dc 01       	movw	r26, r24
    4de2:	cb 01       	movw	r24, r22
    4de4:	9e 83       	std	Y+6, r25	; 0x06
    4de6:	8d 83       	std	Y+5, r24	; 0x05
    4de8:	0f c0       	rjmp	.+30     	; 0x4e08 <ADMIN_voidCloseDoor+0xd2>
    4dea:	80 e9       	ldi	r24, 0x90	; 144
    4dec:	91 e0       	ldi	r25, 0x01	; 1
    4dee:	9c 83       	std	Y+4, r25	; 0x04
    4df0:	8b 83       	std	Y+3, r24	; 0x03
    4df2:	8b 81       	ldd	r24, Y+3	; 0x03
    4df4:	9c 81       	ldd	r25, Y+4	; 0x04
    4df6:	01 97       	sbiw	r24, 0x01	; 1
    4df8:	f1 f7       	brne	.-4      	; 0x4df6 <ADMIN_voidCloseDoor+0xc0>
    4dfa:	9c 83       	std	Y+4, r25	; 0x04
    4dfc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4dfe:	8d 81       	ldd	r24, Y+5	; 0x05
    4e00:	9e 81       	ldd	r25, Y+6	; 0x06
    4e02:	01 97       	sbiw	r24, 0x01	; 1
    4e04:	9e 83       	std	Y+6, r25	; 0x06
    4e06:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e08:	8d 81       	ldd	r24, Y+5	; 0x05
    4e0a:	9e 81       	ldd	r25, Y+6	; 0x06
    4e0c:	00 97       	sbiw	r24, 0x00	; 0
    4e0e:	69 f7       	brne	.-38     	; 0x4dea <ADMIN_voidCloseDoor+0xb4>
    4e10:	14 c0       	rjmp	.+40     	; 0x4e3a <ADMIN_voidCloseDoor+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e12:	6f 81       	ldd	r22, Y+7	; 0x07
    4e14:	78 85       	ldd	r23, Y+8	; 0x08
    4e16:	89 85       	ldd	r24, Y+9	; 0x09
    4e18:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4e1e:	dc 01       	movw	r26, r24
    4e20:	cb 01       	movw	r24, r22
    4e22:	9e 83       	std	Y+6, r25	; 0x06
    4e24:	8d 83       	std	Y+5, r24	; 0x05
    4e26:	8d 81       	ldd	r24, Y+5	; 0x05
    4e28:	9e 81       	ldd	r25, Y+6	; 0x06
    4e2a:	9a 83       	std	Y+2, r25	; 0x02
    4e2c:	89 83       	std	Y+1, r24	; 0x01
    4e2e:	89 81       	ldd	r24, Y+1	; 0x01
    4e30:	9a 81       	ldd	r25, Y+2	; 0x02
    4e32:	01 97       	sbiw	r24, 0x01	; 1
    4e34:	f1 f7       	brne	.-4      	; 0x4e32 <ADMIN_voidCloseDoor+0xfc>
    4e36:	9a 83       	std	Y+2, r25	; 0x02
    4e38:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(3000);
}
    4e3a:	2e 96       	adiw	r28, 0x0e	; 14
    4e3c:	0f b6       	in	r0, 0x3f	; 63
    4e3e:	f8 94       	cli
    4e40:	de bf       	out	0x3e, r29	; 62
    4e42:	0f be       	out	0x3f, r0	; 63
    4e44:	cd bf       	out	0x3d, r28	; 61
    4e46:	cf 91       	pop	r28
    4e48:	df 91       	pop	r29
    4e4a:	08 95       	ret

00004e4c <ADMIN_voidDisplayAdminMenu>:
void ADMIN_voidDisplayAdminMenu(void)
{
    4e4c:	df 93       	push	r29
    4e4e:	cf 93       	push	r28
    4e50:	cd b7       	in	r28, 0x3d	; 61
    4e52:	de b7       	in	r29, 0x3e	; 62
	USART_voidTxString((u8 *)"\r\nAdmin Menu:");
    4e54:	85 ef       	ldi	r24, 0xF5	; 245
    4e56:	93 e0       	ldi	r25, 0x03	; 3
    4e58:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n1. Add User");
    4e5c:	83 e0       	ldi	r24, 0x03	; 3
    4e5e:	94 e0       	ldi	r25, 0x04	; 4
    4e60:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n2. Delete User");
    4e64:	81 e1       	ldi	r24, 0x11	; 17
    4e66:	94 e0       	ldi	r25, 0x04	; 4
    4e68:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n3. Edit User");
    4e6c:	82 e2       	ldi	r24, 0x22	; 34
    4e6e:	94 e0       	ldi	r25, 0x04	; 4
    4e70:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n4. Display All Users");
    4e74:	81 e3       	ldi	r24, 0x31	; 49
    4e76:	94 e0       	ldi	r25, 0x04	; 4
    4e78:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n5. Open the Door");
    4e7c:	88 e4       	ldi	r24, 0x48	; 72
    4e7e:	94 e0       	ldi	r25, 0x04	; 4
    4e80:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n6. Close the Door");
    4e84:	8b e5       	ldi	r24, 0x5B	; 91
    4e86:	94 e0       	ldi	r25, 0x04	; 4
    4e88:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\n7. Return to Main Menu");
    4e8c:	8f e6       	ldi	r24, 0x6F	; 111
    4e8e:	94 e0       	ldi	r25, 0x04	; 4
    4e90:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxString((u8 *)"\r\nChoose an option: ");
    4e94:	88 e8       	ldi	r24, 0x88	; 136
    4e96:	94 e0       	ldi	r25, 0x04	; 4
    4e98:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
}
    4e9c:	cf 91       	pop	r28
    4e9e:	df 91       	pop	r29
    4ea0:	08 95       	ret

00004ea2 <ISR_UserDataReceived>:
void ISR_UserDataReceived(void)
{
    4ea2:	df 93       	push	r29
    4ea4:	cf 93       	push	r28
    4ea6:	cd b7       	in	r28, 0x3d	; 61
    4ea8:	de b7       	in	r29, 0x3e	; 62
    4eaa:	61 97       	sbiw	r28, 0x11	; 17
    4eac:	0f b6       	in	r0, 0x3f	; 63
    4eae:	f8 94       	cli
    4eb0:	de bf       	out	0x3e, r29	; 62
    4eb2:	0f be       	out	0x3f, r0	; 63
    4eb4:	cd bf       	out	0x3d, r28	; 61
	u8 pinValue = 0;  // Variable to hold the pin state
    4eb6:	19 86       	std	Y+9, r1	; 0x09
	if (global_state != SYSTEM_STATE_USER) {
    4eb8:	80 91 93 07 	lds	r24, 0x0793
    4ebc:	81 30       	cpi	r24, 0x01	; 1
    4ebe:	29 f0       	breq	.+10     	; 0x4eca <ISR_UserDataReceived+0x28>
		USART_voidTxString((u8 *)"\r\nIgnoring ISR (Admin Active)");
    4ec0:	8d e9       	ldi	r24, 0x9D	; 157
    4ec2:	94 e0       	ldi	r25, 0x04	; 4
    4ec4:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4ec8:	e8 c0       	rjmp	.+464    	; 0x509a <ISR_UserDataReceived+0x1f8>
		return;
	}



	DIO_enumGetPinValue(DIO_PORTD, DIO_PIN3, &pinValue);
    4eca:	9e 01       	movw	r18, r28
    4ecc:	27 5f       	subi	r18, 0xF7	; 247
    4ece:	3f 4f       	sbci	r19, 0xFF	; 255
    4ed0:	83 e0       	ldi	r24, 0x03	; 3
    4ed2:	63 e0       	ldi	r22, 0x03	; 3
    4ed4:	a9 01       	movw	r20, r18
    4ed6:	0e 94 2d 11 	call	0x225a	; 0x225a <DIO_enumGetPinValue>
	USART_voidTxString((u8 *)"\r\nINT1 Pin Value: ");
    4eda:	8b eb       	ldi	r24, 0xBB	; 187
    4edc:	94 e0       	ldi	r25, 0x04	; 4
    4ede:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	USART_voidTxChar(pinValue);
    4ee2:	89 85       	ldd	r24, Y+9	; 0x09
    4ee4:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <USART_voidTxChar>
	// Check the SCK line to ensure communication is active
	if (pinValue == 0)
    4ee8:	89 85       	ldd	r24, Y+9	; 0x09
    4eea:	88 23       	and	r24, r24
    4eec:	09 f0       	breq	.+2      	; 0x4ef0 <ISR_UserDataReceived+0x4e>
    4eee:	d1 c0       	rjmp	.+418    	; 0x5092 <ISR_UserDataReceived+0x1f0>
	{
		USART_voidTxString((u8 *)"\r\nReceiving User Credentials...");
    4ef0:	8e ec       	ldi	r24, 0xCE	; 206
    4ef2:	94 e0       	ldi	r25, 0x04	; 4
    4ef4:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>

		// Variables for User ID and Password
		u8 UserID[2] = {0};
    4ef8:	1b 86       	std	Y+11, r1	; 0x0b
    4efa:	1a 86       	std	Y+10, r1	; 0x0a
		u8 UserPass[2] = {0};
    4efc:	1d 86       	std	Y+13, r1	; 0x0d
    4efe:	1c 86       	std	Y+12, r1	; 0x0c
		u16 ReceivedUserID = 0, ReceivedUserPass = 0;
    4f00:	18 86       	std	Y+8, r1	; 0x08
    4f02:	1f 82       	std	Y+7, r1	; 0x07
    4f04:	1e 82       	std	Y+6, r1	; 0x06
    4f06:	1d 82       	std	Y+5, r1	; 0x05

		// Variables for stored data
		u8 StoredData[4] = {0};
    4f08:	1e 86       	std	Y+14, r1	; 0x0e
    4f0a:	1f 86       	std	Y+15, r1	; 0x0f
    4f0c:	18 8a       	std	Y+16, r1	; 0x10
    4f0e:	19 8a       	std	Y+17, r1	; 0x11
		u16 StoredUserID = 0, StoredUserPass = 0;
    4f10:	1c 82       	std	Y+4, r1	; 0x04
    4f12:	1b 82       	std	Y+3, r1	; 0x03
    4f14:	1a 82       	std	Y+2, r1	; 0x02
    4f16:	19 82       	std	Y+1, r1	; 0x01

		// Receive User ID and Password via SPI
		if (!SPI_u8TrancieveData(0xFF, &UserID[0])) {
    4f18:	9e 01       	movw	r18, r28
    4f1a:	26 5f       	subi	r18, 0xF6	; 246
    4f1c:	3f 4f       	sbci	r19, 0xFF	; 255
    4f1e:	8f ef       	ldi	r24, 0xFF	; 255
    4f20:	b9 01       	movw	r22, r18
    4f22:	0e 94 6e 0a 	call	0x14dc	; 0x14dc <SPI_u8TrancieveData>
    4f26:	88 23       	and	r24, r24
    4f28:	29 f4       	brne	.+10     	; 0x4f34 <ISR_UserDataReceived+0x92>
			USART_voidTxString((u8 *)"\r\nError: Failed to receive ID High Byte.");
    4f2a:	8e ee       	ldi	r24, 0xEE	; 238
    4f2c:	94 e0       	ldi	r25, 0x04	; 4
    4f2e:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4f32:	b3 c0       	rjmp	.+358    	; 0x509a <ISR_UserDataReceived+0x1f8>
			return;
		}
		USART_voidTxString((u8 *)"\r\nReceived ID High Byte: ");
    4f34:	87 e1       	ldi	r24, 0x17	; 23
    4f36:	95 e0       	ldi	r25, 0x05	; 5
    4f38:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidTxChar(UserID[0]);
    4f3c:	8a 85       	ldd	r24, Y+10	; 0x0a
    4f3e:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <USART_voidTxChar>

		if (!SPI_u8TrancieveData(0xFF, &UserID[1])) {
    4f42:	ce 01       	movw	r24, r28
    4f44:	0a 96       	adiw	r24, 0x0a	; 10
    4f46:	9c 01       	movw	r18, r24
    4f48:	2f 5f       	subi	r18, 0xFF	; 255
    4f4a:	3f 4f       	sbci	r19, 0xFF	; 255
    4f4c:	8f ef       	ldi	r24, 0xFF	; 255
    4f4e:	b9 01       	movw	r22, r18
    4f50:	0e 94 6e 0a 	call	0x14dc	; 0x14dc <SPI_u8TrancieveData>
    4f54:	88 23       	and	r24, r24
    4f56:	29 f4       	brne	.+10     	; 0x4f62 <ISR_UserDataReceived+0xc0>
			USART_voidTxString((u8 *)"\r\nError: Failed to receive ID Low Byte.");
    4f58:	81 e3       	ldi	r24, 0x31	; 49
    4f5a:	95 e0       	ldi	r25, 0x05	; 5
    4f5c:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4f60:	9c c0       	rjmp	.+312    	; 0x509a <ISR_UserDataReceived+0x1f8>
			return;
		}
		USART_voidTxString((u8 *)"\r\nReceived ID Low Byte: ");
    4f62:	89 e5       	ldi	r24, 0x59	; 89
    4f64:	95 e0       	ldi	r25, 0x05	; 5
    4f66:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidTxChar(UserID[1]);
    4f6a:	8b 85       	ldd	r24, Y+11	; 0x0b
    4f6c:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <USART_voidTxChar>

		if (!SPI_u8TrancieveData(0xFF, &UserPass[0])) {
    4f70:	9e 01       	movw	r18, r28
    4f72:	24 5f       	subi	r18, 0xF4	; 244
    4f74:	3f 4f       	sbci	r19, 0xFF	; 255
    4f76:	8f ef       	ldi	r24, 0xFF	; 255
    4f78:	b9 01       	movw	r22, r18
    4f7a:	0e 94 6e 0a 	call	0x14dc	; 0x14dc <SPI_u8TrancieveData>
    4f7e:	88 23       	and	r24, r24
    4f80:	29 f4       	brne	.+10     	; 0x4f8c <ISR_UserDataReceived+0xea>
			USART_voidTxString((u8 *)"\r\nError: Failed to receive Pass High Byte.");
    4f82:	82 e7       	ldi	r24, 0x72	; 114
    4f84:	95 e0       	ldi	r25, 0x05	; 5
    4f86:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4f8a:	87 c0       	rjmp	.+270    	; 0x509a <ISR_UserDataReceived+0x1f8>
			return;
		}
		USART_voidTxString((u8 *)"\r\nReceived Pass High Byte: ");
    4f8c:	8d e9       	ldi	r24, 0x9D	; 157
    4f8e:	95 e0       	ldi	r25, 0x05	; 5
    4f90:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidTxChar(UserPass[0]);
    4f94:	8c 85       	ldd	r24, Y+12	; 0x0c
    4f96:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <USART_voidTxChar>

		if (!SPI_u8TrancieveData(0xFF, &UserPass[1])) {
    4f9a:	ce 01       	movw	r24, r28
    4f9c:	0c 96       	adiw	r24, 0x0c	; 12
    4f9e:	9c 01       	movw	r18, r24
    4fa0:	2f 5f       	subi	r18, 0xFF	; 255
    4fa2:	3f 4f       	sbci	r19, 0xFF	; 255
    4fa4:	8f ef       	ldi	r24, 0xFF	; 255
    4fa6:	b9 01       	movw	r22, r18
    4fa8:	0e 94 6e 0a 	call	0x14dc	; 0x14dc <SPI_u8TrancieveData>
    4fac:	88 23       	and	r24, r24
    4fae:	29 f4       	brne	.+10     	; 0x4fba <ISR_UserDataReceived+0x118>
			USART_voidTxString((u8 *)"\r\nError: Failed to receive Pass Low Byte.");
    4fb0:	89 eb       	ldi	r24, 0xB9	; 185
    4fb2:	95 e0       	ldi	r25, 0x05	; 5
    4fb4:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
    4fb8:	70 c0       	rjmp	.+224    	; 0x509a <ISR_UserDataReceived+0x1f8>
			return;
		}
		USART_voidTxString((u8 *)"\r\nReceived Pass Low Byte: ");
    4fba:	83 ee       	ldi	r24, 0xE3	; 227
    4fbc:	95 e0       	ldi	r25, 0x05	; 5
    4fbe:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		USART_voidTxChar(UserPass[1]);
    4fc2:	8d 85       	ldd	r24, Y+13	; 0x0d
    4fc4:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <USART_voidTxChar>

		// Combine User ID and Password
		ReceivedUserID = (UserID[0] << 8) | UserID[1];
    4fc8:	8a 85       	ldd	r24, Y+10	; 0x0a
    4fca:	88 2f       	mov	r24, r24
    4fcc:	90 e0       	ldi	r25, 0x00	; 0
    4fce:	38 2f       	mov	r19, r24
    4fd0:	22 27       	eor	r18, r18
    4fd2:	8b 85       	ldd	r24, Y+11	; 0x0b
    4fd4:	88 2f       	mov	r24, r24
    4fd6:	90 e0       	ldi	r25, 0x00	; 0
    4fd8:	82 2b       	or	r24, r18
    4fda:	93 2b       	or	r25, r19
    4fdc:	98 87       	std	Y+8, r25	; 0x08
    4fde:	8f 83       	std	Y+7, r24	; 0x07
		ReceivedUserPass = (UserPass[0] << 8) | UserPass[1];
    4fe0:	8c 85       	ldd	r24, Y+12	; 0x0c
    4fe2:	88 2f       	mov	r24, r24
    4fe4:	90 e0       	ldi	r25, 0x00	; 0
    4fe6:	38 2f       	mov	r19, r24
    4fe8:	22 27       	eor	r18, r18
    4fea:	8d 85       	ldd	r24, Y+13	; 0x0d
    4fec:	88 2f       	mov	r24, r24
    4fee:	90 e0       	ldi	r25, 0x00	; 0
    4ff0:	82 2b       	or	r24, r18
    4ff2:	93 2b       	or	r25, r19
    4ff4:	9e 83       	std	Y+6, r25	; 0x06
    4ff6:	8d 83       	std	Y+5, r24	; 0x05

		// Read the stored User ID and Password from EEPROM
		EEPROM_voidReadDataPage((ReceivedUserID - 1) * 4, 4, StoredData);
    4ff8:	8f 81       	ldd	r24, Y+7	; 0x07
    4ffa:	98 85       	ldd	r25, Y+8	; 0x08
    4ffc:	81 50       	subi	r24, 0x01	; 1
    4ffe:	90 4c       	sbci	r25, 0xC0	; 192
    5000:	88 0f       	add	r24, r24
    5002:	99 1f       	adc	r25, r25
    5004:	88 0f       	add	r24, r24
    5006:	99 1f       	adc	r25, r25
    5008:	9e 01       	movw	r18, r28
    500a:	22 5f       	subi	r18, 0xF2	; 242
    500c:	3f 4f       	sbci	r19, 0xFF	; 255
    500e:	64 e0       	ldi	r22, 0x04	; 4
    5010:	a9 01       	movw	r20, r18
    5012:	0e 94 6b 21 	call	0x42d6	; 0x42d6 <EEPROM_voidReadDataPage>
		StoredUserID = (StoredData[0] << 8) | StoredData[1];
    5016:	8e 85       	ldd	r24, Y+14	; 0x0e
    5018:	88 2f       	mov	r24, r24
    501a:	90 e0       	ldi	r25, 0x00	; 0
    501c:	38 2f       	mov	r19, r24
    501e:	22 27       	eor	r18, r18
    5020:	8f 85       	ldd	r24, Y+15	; 0x0f
    5022:	88 2f       	mov	r24, r24
    5024:	90 e0       	ldi	r25, 0x00	; 0
    5026:	82 2b       	or	r24, r18
    5028:	93 2b       	or	r25, r19
    502a:	9c 83       	std	Y+4, r25	; 0x04
    502c:	8b 83       	std	Y+3, r24	; 0x03
		StoredUserPass = (StoredData[2] << 8) | StoredData[3];
    502e:	88 89       	ldd	r24, Y+16	; 0x10
    5030:	88 2f       	mov	r24, r24
    5032:	90 e0       	ldi	r25, 0x00	; 0
    5034:	38 2f       	mov	r19, r24
    5036:	22 27       	eor	r18, r18
    5038:	89 89       	ldd	r24, Y+17	; 0x11
    503a:	88 2f       	mov	r24, r24
    503c:	90 e0       	ldi	r25, 0x00	; 0
    503e:	82 2b       	or	r24, r18
    5040:	93 2b       	or	r25, r19
    5042:	9a 83       	std	Y+2, r25	; 0x02
    5044:	89 83       	std	Y+1, r24	; 0x01

		// Validate User ID and Password
		if (ReceivedUserID == StoredUserID && ReceivedUserPass == StoredUserPass) {
    5046:	2f 81       	ldd	r18, Y+7	; 0x07
    5048:	38 85       	ldd	r19, Y+8	; 0x08
    504a:	8b 81       	ldd	r24, Y+3	; 0x03
    504c:	9c 81       	ldd	r25, Y+4	; 0x04
    504e:	28 17       	cp	r18, r24
    5050:	39 07       	cpc	r19, r25
    5052:	a9 f4       	brne	.+42     	; 0x507e <ISR_UserDataReceived+0x1dc>
    5054:	2d 81       	ldd	r18, Y+5	; 0x05
    5056:	3e 81       	ldd	r19, Y+6	; 0x06
    5058:	89 81       	ldd	r24, Y+1	; 0x01
    505a:	9a 81       	ldd	r25, Y+2	; 0x02
    505c:	28 17       	cp	r18, r24
    505e:	39 07       	cpc	r19, r25
    5060:	71 f4       	brne	.+28     	; 0x507e <ISR_UserDataReceived+0x1dc>
			USART_voidTxString((u8 *)"\r\nLogin Successful!");
    5062:	80 ec       	ldi	r24, 0xC0	; 192
    5064:	90 e0       	ldi	r25, 0x00	; 0
    5066:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
			ADMIN_voidOpenDoor ();
    506a:	0e 94 10 26 	call	0x4c20	; 0x4c20 <ADMIN_voidOpenDoor>
			ADMIN_voidCloseDoor ();
    506e:	0e 94 9b 26 	call	0x4d36	; 0x4d36 <ADMIN_voidCloseDoor>
			SPI_u8TrancieveData(0x01, NULL);  // Feedback: Success
    5072:	81 e0       	ldi	r24, 0x01	; 1
    5074:	60 e0       	ldi	r22, 0x00	; 0
    5076:	70 e0       	ldi	r23, 0x00	; 0
    5078:	0e 94 6e 0a 	call	0x14dc	; 0x14dc <SPI_u8TrancieveData>
    507c:	0e c0       	rjmp	.+28     	; 0x509a <ISR_UserDataReceived+0x1f8>
		} else {
			USART_voidTxString((u8 *)"\r\nLogin Failed!");
    507e:	8e ef       	ldi	r24, 0xFE	; 254
    5080:	95 e0       	ldi	r25, 0x05	; 5
    5082:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
			SPI_u8TrancieveData(0x00, NULL);  // Feedback: Failure
    5086:	80 e0       	ldi	r24, 0x00	; 0
    5088:	60 e0       	ldi	r22, 0x00	; 0
    508a:	70 e0       	ldi	r23, 0x00	; 0
    508c:	0e 94 6e 0a 	call	0x14dc	; 0x14dc <SPI_u8TrancieveData>
    5090:	04 c0       	rjmp	.+8      	; 0x509a <ISR_UserDataReceived+0x1f8>
		}
	}
	else
	{
		USART_voidTxString((u8 *)"\r\nInvalid Trigger");
    5092:	8e e0       	ldi	r24, 0x0E	; 14
    5094:	96 e0       	ldi	r25, 0x06	; 6
    5096:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
	}

}
    509a:	61 96       	adiw	r28, 0x11	; 17
    509c:	0f b6       	in	r0, 0x3f	; 63
    509e:	f8 94       	cli
    50a0:	de bf       	out	0x3e, r29	; 62
    50a2:	0f be       	out	0x3f, r0	; 63
    50a4:	cd bf       	out	0x3d, r28	; 61
    50a6:	cf 91       	pop	r28
    50a8:	df 91       	pop	r29
    50aa:	08 95       	ret

000050ac <ISR_Reset>:

void ISR_Reset(void)
{
    50ac:	df 93       	push	r29
    50ae:	cf 93       	push	r28
    50b0:	cd b7       	in	r28, 0x3d	; 61
    50b2:	de b7       	in	r29, 0x3e	; 62
    50b4:	2e 97       	sbiw	r28, 0x0e	; 14
    50b6:	0f b6       	in	r0, 0x3f	; 63
    50b8:	f8 94       	cli
    50ba:	de bf       	out	0x3e, r29	; 62
    50bc:	0f be       	out	0x3f, r0	; 63
    50be:	cd bf       	out	0x3d, r28	; 61
    50c0:	80 e0       	ldi	r24, 0x00	; 0
    50c2:	90 e0       	ldi	r25, 0x00	; 0
    50c4:	a8 e4       	ldi	r26, 0x48	; 72
    50c6:	b2 e4       	ldi	r27, 0x42	; 66
    50c8:	8b 87       	std	Y+11, r24	; 0x0b
    50ca:	9c 87       	std	Y+12, r25	; 0x0c
    50cc:	ad 87       	std	Y+13, r26	; 0x0d
    50ce:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    50d0:	6b 85       	ldd	r22, Y+11	; 0x0b
    50d2:	7c 85       	ldd	r23, Y+12	; 0x0c
    50d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    50d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    50d8:	20 e0       	ldi	r18, 0x00	; 0
    50da:	30 e0       	ldi	r19, 0x00	; 0
    50dc:	4a e7       	ldi	r20, 0x7A	; 122
    50de:	55 e4       	ldi	r21, 0x45	; 69
    50e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    50e4:	dc 01       	movw	r26, r24
    50e6:	cb 01       	movw	r24, r22
    50e8:	8f 83       	std	Y+7, r24	; 0x07
    50ea:	98 87       	std	Y+8, r25	; 0x08
    50ec:	a9 87       	std	Y+9, r26	; 0x09
    50ee:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    50f0:	6f 81       	ldd	r22, Y+7	; 0x07
    50f2:	78 85       	ldd	r23, Y+8	; 0x08
    50f4:	89 85       	ldd	r24, Y+9	; 0x09
    50f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    50f8:	20 e0       	ldi	r18, 0x00	; 0
    50fa:	30 e0       	ldi	r19, 0x00	; 0
    50fc:	40 e8       	ldi	r20, 0x80	; 128
    50fe:	5f e3       	ldi	r21, 0x3F	; 63
    5100:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5104:	88 23       	and	r24, r24
    5106:	2c f4       	brge	.+10     	; 0x5112 <ISR_Reset+0x66>
		__ticks = 1;
    5108:	81 e0       	ldi	r24, 0x01	; 1
    510a:	90 e0       	ldi	r25, 0x00	; 0
    510c:	9e 83       	std	Y+6, r25	; 0x06
    510e:	8d 83       	std	Y+5, r24	; 0x05
    5110:	3f c0       	rjmp	.+126    	; 0x5190 <ISR_Reset+0xe4>
	else if (__tmp > 65535)
    5112:	6f 81       	ldd	r22, Y+7	; 0x07
    5114:	78 85       	ldd	r23, Y+8	; 0x08
    5116:	89 85       	ldd	r24, Y+9	; 0x09
    5118:	9a 85       	ldd	r25, Y+10	; 0x0a
    511a:	20 e0       	ldi	r18, 0x00	; 0
    511c:	3f ef       	ldi	r19, 0xFF	; 255
    511e:	4f e7       	ldi	r20, 0x7F	; 127
    5120:	57 e4       	ldi	r21, 0x47	; 71
    5122:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5126:	18 16       	cp	r1, r24
    5128:	4c f5       	brge	.+82     	; 0x517c <ISR_Reset+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    512a:	6b 85       	ldd	r22, Y+11	; 0x0b
    512c:	7c 85       	ldd	r23, Y+12	; 0x0c
    512e:	8d 85       	ldd	r24, Y+13	; 0x0d
    5130:	9e 85       	ldd	r25, Y+14	; 0x0e
    5132:	20 e0       	ldi	r18, 0x00	; 0
    5134:	30 e0       	ldi	r19, 0x00	; 0
    5136:	40 e2       	ldi	r20, 0x20	; 32
    5138:	51 e4       	ldi	r21, 0x41	; 65
    513a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    513e:	dc 01       	movw	r26, r24
    5140:	cb 01       	movw	r24, r22
    5142:	bc 01       	movw	r22, r24
    5144:	cd 01       	movw	r24, r26
    5146:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    514a:	dc 01       	movw	r26, r24
    514c:	cb 01       	movw	r24, r22
    514e:	9e 83       	std	Y+6, r25	; 0x06
    5150:	8d 83       	std	Y+5, r24	; 0x05
    5152:	0f c0       	rjmp	.+30     	; 0x5172 <ISR_Reset+0xc6>
    5154:	80 e9       	ldi	r24, 0x90	; 144
    5156:	91 e0       	ldi	r25, 0x01	; 1
    5158:	9c 83       	std	Y+4, r25	; 0x04
    515a:	8b 83       	std	Y+3, r24	; 0x03
    515c:	8b 81       	ldd	r24, Y+3	; 0x03
    515e:	9c 81       	ldd	r25, Y+4	; 0x04
    5160:	01 97       	sbiw	r24, 0x01	; 1
    5162:	f1 f7       	brne	.-4      	; 0x5160 <ISR_Reset+0xb4>
    5164:	9c 83       	std	Y+4, r25	; 0x04
    5166:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5168:	8d 81       	ldd	r24, Y+5	; 0x05
    516a:	9e 81       	ldd	r25, Y+6	; 0x06
    516c:	01 97       	sbiw	r24, 0x01	; 1
    516e:	9e 83       	std	Y+6, r25	; 0x06
    5170:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5172:	8d 81       	ldd	r24, Y+5	; 0x05
    5174:	9e 81       	ldd	r25, Y+6	; 0x06
    5176:	00 97       	sbiw	r24, 0x00	; 0
    5178:	69 f7       	brne	.-38     	; 0x5154 <ISR_Reset+0xa8>
    517a:	14 c0       	rjmp	.+40     	; 0x51a4 <ISR_Reset+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    517c:	6f 81       	ldd	r22, Y+7	; 0x07
    517e:	78 85       	ldd	r23, Y+8	; 0x08
    5180:	89 85       	ldd	r24, Y+9	; 0x09
    5182:	9a 85       	ldd	r25, Y+10	; 0x0a
    5184:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5188:	dc 01       	movw	r26, r24
    518a:	cb 01       	movw	r24, r22
    518c:	9e 83       	std	Y+6, r25	; 0x06
    518e:	8d 83       	std	Y+5, r24	; 0x05
    5190:	8d 81       	ldd	r24, Y+5	; 0x05
    5192:	9e 81       	ldd	r25, Y+6	; 0x06
    5194:	9a 83       	std	Y+2, r25	; 0x02
    5196:	89 83       	std	Y+1, r24	; 0x01
    5198:	89 81       	ldd	r24, Y+1	; 0x01
    519a:	9a 81       	ldd	r25, Y+2	; 0x02
    519c:	01 97       	sbiw	r24, 0x01	; 1
    519e:	f1 f7       	brne	.-4      	; 0x519c <ISR_Reset+0xf0>
    51a0:	9a 83       	std	Y+2, r25	; 0x02
    51a2:	89 83       	std	Y+1, r24	; 0x01
	// Simple debounce: wait for a short delay to ensure the button press is stable
	_delay_ms(50);  // Add a small delay (50 ms for example)

	if (global_vu8SwitchPressed == 0)
    51a4:	80 91 8f 07 	lds	r24, 0x078F
    51a8:	88 23       	and	r24, r24
    51aa:	f1 f4       	brne	.+60     	; 0x51e8 <ISR_Reset+0x13c>
	{  // Check if switch press is valid
		global_vu8SwitchPressed = 1;  // Set the flag
    51ac:	81 e0       	ldi	r24, 0x01	; 1
    51ae:	80 93 8f 07 	sts	0x078F, r24
		// Reset the system

		// Deactivate the alarm
		BUZZER_voidOff(BUZ1);
    51b2:	60 91 6d 07 	lds	r22, 0x076D
    51b6:	70 91 6e 07 	lds	r23, 0x076E
    51ba:	80 91 6f 07 	lds	r24, 0x076F
    51be:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <BUZZER_voidOff>

		// Clear lockdown state and reset necessary variables
		global_u8Lockdown = 0;
    51c2:	10 92 8e 07 	sts	0x078E, r1
		global_vu8SwitchPressed = 0; // Reset switch press flag
    51c6:	10 92 8f 07 	sts	0x078F, r1
		global_u8ResetState = 1; // Indicate that the system was reset
    51ca:	81 e0       	ldi	r24, 0x01	; 1
    51cc:	80 93 90 07 	sts	0x0790, r24
		global_u8UserCount = 0; // Reset user count if needed
    51d0:	10 92 8d 07 	sts	0x078D, r1

		// Reinitialize the system components (or jump to reset vector)
		ADMIN_voidInit();  // Reinitialize the system components
    51d4:	0e 94 a1 22 	call	0x4542	; 0x4542 <ADMIN_voidInit>

		USART_voidTxString((u8 *)"\r\nSystem has been reset. Normal operation resumed.\r\n");
    51d8:	80 e2       	ldi	r24, 0x20	; 32
    51da:	96 e0       	ldi	r25, 0x06	; 6
    51dc:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_voidTxString>
		// Now call the login function again after the reset
		ADMIN_voidLogIn(); // Prompt for login after reset
    51e0:	0e 94 02 23 	call	0x4604	; 0x4604 <ADMIN_voidLogIn>
		global_u8ResetState = 0; // Reset the reset state flag
    51e4:	10 92 90 07 	sts	0x0790, r1
	}
}
    51e8:	2e 96       	adiw	r28, 0x0e	; 14
    51ea:	0f b6       	in	r0, 0x3f	; 63
    51ec:	f8 94       	cli
    51ee:	de bf       	out	0x3e, r29	; 62
    51f0:	0f be       	out	0x3f, r0	; 63
    51f2:	cd bf       	out	0x3d, r28	; 61
    51f4:	cf 91       	pop	r28
    51f6:	df 91       	pop	r29
    51f8:	08 95       	ret

000051fa <main>:
#include "BUZZER_interface.h"

#include "ADMIN_interface.h"

int main(void)
{
    51fa:	df 93       	push	r29
    51fc:	cf 93       	push	r28
    51fe:	cd b7       	in	r28, 0x3d	; 61
    5200:	de b7       	in	r29, 0x3e	; 62
    // Initialize system for Admin mode
    ADMIN_voidInit();
    5202:	0e 94 a1 22 	call	0x4542	; 0x4542 <ADMIN_voidInit>

    // Perform login procedure
    ADMIN_voidLogIn();
    5206:	0e 94 02 23 	call	0x4604	; 0x4604 <ADMIN_voidLogIn>
    520a:	ff cf       	rjmp	.-2      	; 0x520a <main+0x10>

0000520c <__mulsi3>:
    520c:	62 9f       	mul	r22, r18
    520e:	d0 01       	movw	r26, r0
    5210:	73 9f       	mul	r23, r19
    5212:	f0 01       	movw	r30, r0
    5214:	82 9f       	mul	r24, r18
    5216:	e0 0d       	add	r30, r0
    5218:	f1 1d       	adc	r31, r1
    521a:	64 9f       	mul	r22, r20
    521c:	e0 0d       	add	r30, r0
    521e:	f1 1d       	adc	r31, r1
    5220:	92 9f       	mul	r25, r18
    5222:	f0 0d       	add	r31, r0
    5224:	83 9f       	mul	r24, r19
    5226:	f0 0d       	add	r31, r0
    5228:	74 9f       	mul	r23, r20
    522a:	f0 0d       	add	r31, r0
    522c:	65 9f       	mul	r22, r21
    522e:	f0 0d       	add	r31, r0
    5230:	99 27       	eor	r25, r25
    5232:	72 9f       	mul	r23, r18
    5234:	b0 0d       	add	r27, r0
    5236:	e1 1d       	adc	r30, r1
    5238:	f9 1f       	adc	r31, r25
    523a:	63 9f       	mul	r22, r19
    523c:	b0 0d       	add	r27, r0
    523e:	e1 1d       	adc	r30, r1
    5240:	f9 1f       	adc	r31, r25
    5242:	bd 01       	movw	r22, r26
    5244:	cf 01       	movw	r24, r30
    5246:	11 24       	eor	r1, r1
    5248:	08 95       	ret

0000524a <__udivmodsi4>:
    524a:	a1 e2       	ldi	r26, 0x21	; 33
    524c:	1a 2e       	mov	r1, r26
    524e:	aa 1b       	sub	r26, r26
    5250:	bb 1b       	sub	r27, r27
    5252:	fd 01       	movw	r30, r26
    5254:	0d c0       	rjmp	.+26     	; 0x5270 <__udivmodsi4_ep>

00005256 <__udivmodsi4_loop>:
    5256:	aa 1f       	adc	r26, r26
    5258:	bb 1f       	adc	r27, r27
    525a:	ee 1f       	adc	r30, r30
    525c:	ff 1f       	adc	r31, r31
    525e:	a2 17       	cp	r26, r18
    5260:	b3 07       	cpc	r27, r19
    5262:	e4 07       	cpc	r30, r20
    5264:	f5 07       	cpc	r31, r21
    5266:	20 f0       	brcs	.+8      	; 0x5270 <__udivmodsi4_ep>
    5268:	a2 1b       	sub	r26, r18
    526a:	b3 0b       	sbc	r27, r19
    526c:	e4 0b       	sbc	r30, r20
    526e:	f5 0b       	sbc	r31, r21

00005270 <__udivmodsi4_ep>:
    5270:	66 1f       	adc	r22, r22
    5272:	77 1f       	adc	r23, r23
    5274:	88 1f       	adc	r24, r24
    5276:	99 1f       	adc	r25, r25
    5278:	1a 94       	dec	r1
    527a:	69 f7       	brne	.-38     	; 0x5256 <__udivmodsi4_loop>
    527c:	60 95       	com	r22
    527e:	70 95       	com	r23
    5280:	80 95       	com	r24
    5282:	90 95       	com	r25
    5284:	9b 01       	movw	r18, r22
    5286:	ac 01       	movw	r20, r24
    5288:	bd 01       	movw	r22, r26
    528a:	cf 01       	movw	r24, r30
    528c:	08 95       	ret

0000528e <__prologue_saves__>:
    528e:	2f 92       	push	r2
    5290:	3f 92       	push	r3
    5292:	4f 92       	push	r4
    5294:	5f 92       	push	r5
    5296:	6f 92       	push	r6
    5298:	7f 92       	push	r7
    529a:	8f 92       	push	r8
    529c:	9f 92       	push	r9
    529e:	af 92       	push	r10
    52a0:	bf 92       	push	r11
    52a2:	cf 92       	push	r12
    52a4:	df 92       	push	r13
    52a6:	ef 92       	push	r14
    52a8:	ff 92       	push	r15
    52aa:	0f 93       	push	r16
    52ac:	1f 93       	push	r17
    52ae:	cf 93       	push	r28
    52b0:	df 93       	push	r29
    52b2:	cd b7       	in	r28, 0x3d	; 61
    52b4:	de b7       	in	r29, 0x3e	; 62
    52b6:	ca 1b       	sub	r28, r26
    52b8:	db 0b       	sbc	r29, r27
    52ba:	0f b6       	in	r0, 0x3f	; 63
    52bc:	f8 94       	cli
    52be:	de bf       	out	0x3e, r29	; 62
    52c0:	0f be       	out	0x3f, r0	; 63
    52c2:	cd bf       	out	0x3d, r28	; 61
    52c4:	09 94       	ijmp

000052c6 <__epilogue_restores__>:
    52c6:	2a 88       	ldd	r2, Y+18	; 0x12
    52c8:	39 88       	ldd	r3, Y+17	; 0x11
    52ca:	48 88       	ldd	r4, Y+16	; 0x10
    52cc:	5f 84       	ldd	r5, Y+15	; 0x0f
    52ce:	6e 84       	ldd	r6, Y+14	; 0x0e
    52d0:	7d 84       	ldd	r7, Y+13	; 0x0d
    52d2:	8c 84       	ldd	r8, Y+12	; 0x0c
    52d4:	9b 84       	ldd	r9, Y+11	; 0x0b
    52d6:	aa 84       	ldd	r10, Y+10	; 0x0a
    52d8:	b9 84       	ldd	r11, Y+9	; 0x09
    52da:	c8 84       	ldd	r12, Y+8	; 0x08
    52dc:	df 80       	ldd	r13, Y+7	; 0x07
    52de:	ee 80       	ldd	r14, Y+6	; 0x06
    52e0:	fd 80       	ldd	r15, Y+5	; 0x05
    52e2:	0c 81       	ldd	r16, Y+4	; 0x04
    52e4:	1b 81       	ldd	r17, Y+3	; 0x03
    52e6:	aa 81       	ldd	r26, Y+2	; 0x02
    52e8:	b9 81       	ldd	r27, Y+1	; 0x01
    52ea:	ce 0f       	add	r28, r30
    52ec:	d1 1d       	adc	r29, r1
    52ee:	0f b6       	in	r0, 0x3f	; 63
    52f0:	f8 94       	cli
    52f2:	de bf       	out	0x3e, r29	; 62
    52f4:	0f be       	out	0x3f, r0	; 63
    52f6:	cd bf       	out	0x3d, r28	; 61
    52f8:	ed 01       	movw	r28, r26
    52fa:	08 95       	ret

000052fc <_exit>:
    52fc:	f8 94       	cli

000052fe <__stop_program>:
    52fe:	ff cf       	rjmp	.-2      	; 0x52fe <__stop_program>
