git clone --depth 1 --no-tags https://github.com/enw12/ECE350-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179595933
git clone --depth 1 --no-tags https://github.com/jmk1806/COSE221-01-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182052425
git clone --depth 1 --no-tags https://github.com/mikeulicny/FPGA-neural-networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182137400
git clone --depth 1 --no-tags https://github.com/Merseong/KU-COSE221-01-Amusement-Park.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183575839
git clone --depth 1 --no-tags https://github.com/GGEEDER/hardware-ecc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183986556
git clone --depth 1 --no-tags https://github.com/snxiong/5-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183736606
git clone --depth 1 --no-tags https://github.com/alphan24/FPGA-STEP-MOTOR-DRIVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183969527
git clone --depth 1 --no-tags https://github.com/farzinlize/VeningMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184754336
git clone --depth 1 --no-tags https://github.com/masondarv/ECEN5863_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184323321
git clone --depth 1 --no-tags https://github.com/rthomp10/8BitPowerALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184332405
git clone --depth 1 --no-tags https://github.com/quinnyyy/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185079073
git clone --depth 1 --no-tags https://github.com/akramya/IDP_EE3025.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182538561
git clone --depth 1 --no-tags https://github.com/tomcon634/CSC258-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182607260
git clone --depth 1 --no-tags https://github.com/starburn321/mipsr3000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181785398
git clone --depth 1 --no-tags https://github.com/linweikun/DDR3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181310803
git clone --depth 1 --no-tags https://github.com/es717249/MIPS_1C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181413128
git clone --depth 1 --no-tags https://github.com/logancrow/EE460M_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182151851
git clone --depth 1 --no-tags https://github.com/YLtrees2/EEM16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182465267
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab2_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180306968
git clone --depth 1 --no-tags https://github.com/qulu622/LD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179853201
git clone --depth 1 --no-tags https://github.com/abehling/fpga-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179971669
git clone --depth 1 --no-tags https://github.com/lk5104/Vivado-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180696218
git clone --depth 1 --no-tags https://github.com/WraBHa/Verilog_Workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179914875
git clone --depth 1 --no-tags https://github.com/JavieW/CSCB58-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179768489
git clone --depth 1 --no-tags https://github.com/mawenhan/fixedpointmath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180507822
git clone --depth 1 --no-tags https://github.com/michaelwu756/CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179205128
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-ZuoyiLi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179592909
git clone --depth 1 --no-tags https://github.com/L0wBat7erY/netfpgaModDefenseARP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179428128
git clone --depth 1 --no-tags https://github.com/maxandries/Botassium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179523465
git clone --depth 1 --no-tags https://github.com/jaydenchen12/ASIC-2-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185264064
git clone --depth 1 --no-tags https://github.com/2xic-archive/Voltage-glitching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184645358
git clone --depth 1 --no-tags https://github.com/estape11/TimerSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184544349
git clone --depth 1 --no-tags https://github.com/yuma-isobe/tsmc65_19_rtl_TOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183364790
git clone --depth 1 --no-tags https://github.com/thezhe/Single_Cycle_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184366791
git clone --depth 1 --no-tags https://github.com/MaGaroo/vine-sweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184536406
git clone --depth 1 --no-tags https://github.com/CanKorkut/Simple-Clock-design-for-Altera-DE2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184903071
git clone --depth 1 --no-tags https://github.com/MotrortVin/Verilog_Based_Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185169604
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/Traffic-Light-Indicator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185287193
git clone --depth 1 --no-tags https://github.com/harsimran2421/PLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183943809
git clone --depth 1 --no-tags https://github.com/mayukh45/Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179722559
git clone --depth 1 --no-tags https://github.com/smknaqvi/cscb58_taptapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179783104
git clone --depth 1 --no-tags https://github.com/nmjsbl/NotSimonGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179785017
git clone --depth 1 --no-tags https://github.com/Yoshioki311/Sokoban_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180393867
git clone --depth 1 --no-tags https://github.com/matthew-cen/dino-renderer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180656282
git clone --depth 1 --no-tags https://github.com/saalimon/verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180830723
git clone --depth 1 --no-tags https://github.com/kaushiktandon/Tron-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179192574
git clone --depth 1 --no-tags https://github.com/mhadih/computer_Architecture_CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179478680
git clone --depth 1 --no-tags https://github.com/btghli/InternInLanzhou.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179376049
git clone --depth 1 --no-tags https://github.com/hoangbn/cscb58-flappy-dot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179362236
git clone --depth 1 --no-tags https://github.com/matthewnchow/FPGA_EC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184818126
git clone --depth 1 --no-tags https://github.com/edwinkong/vlsi-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185040147
git clone --depth 1 --no-tags https://github.com/huxuan0307/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183728511
git clone --depth 1 --no-tags https://github.com/coelhobf/INF-450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183144394
git clone --depth 1 --no-tags https://github.com/SongTan95/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183882604
git clone --depth 1 --no-tags https://github.com/TaikunZhang/Connect-Four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184623393
git clone --depth 1 --no-tags https://github.com/Raghav-B/FPGA-audio-vis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184961813
git clone --depth 1 --no-tags https://github.com/THINKINGth/Computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184291011
git clone --depth 1 --no-tags https://github.com/brandonpwood/ECE2300Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182576790
git clone --depth 1 --no-tags https://github.com/mimiliaogo/EE_LogicDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182345759
git clone --depth 1 --no-tags https://github.com/sreecharan-31/CA_Project_Sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182417721
git clone --depth 1 --no-tags https://github.com/nicvigil/memGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182130195
git clone --depth 1 --no-tags https://github.com/vzy2d/ComputerPrinciplesandDesign_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184534175
git clone --depth 1 --no-tags https://github.com/logancrow/EE460M_Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184643639
git clone --depth 1 --no-tags https://github.com/ian27diaz/Practica3-ArquitecturaComputacional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183011485
git clone --depth 1 --no-tags https://github.com/hzmmohamed/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182458207
git clone --depth 1 --no-tags https://github.com/Db2515/FPGA_Render.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180352610
git clone --depth 1 --no-tags https://github.com/iadoy/GraduationProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181111860
git clone --depth 1 --no-tags https://github.com/weiqingw/CSC258-Course-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180624253
git clone --depth 1 --no-tags https://github.com/JonoCameron/EC311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181345492
git clone --depth 1 --no-tags https://github.com/Jennawinx/Polynomial-Graphing-Calculator-CSCB58-Winter-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182150094
git clone --depth 1 --no-tags https://github.com/consistentOats/VerilogALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180880670
git clone --depth 1 --no-tags https://github.com/cumtyyx/fdivision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179469243
git clone --depth 1 --no-tags https://github.com/sajidrahman04/B58_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179574499
git clone --depth 1 --no-tags https://github.com/thegrafico/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179592437
git clone --depth 1 --no-tags https://github.com/luoanchen/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180148442
git clone --depth 1 --no-tags https://github.com/E4/Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183784038
git clone --depth 1 --no-tags https://github.com/Felix991205/Single-Cycle-CPU-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183904625
git clone --depth 1 --no-tags https://github.com/laurenslejeune/HWSW_Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184042718
git clone --depth 1 --no-tags https://github.com/rachit1832/PICORV32-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184075000
git clone --depth 1 --no-tags https://github.com/nooshin-taghavi/VLSI_CAIII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183753757
git clone --depth 1 --no-tags https://github.com/DeepakMohan6/Packet-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182123037
git clone --depth 1 --no-tags https://github.com/Asimness/digitalproj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182169212
git clone --depth 1 --no-tags https://github.com/kriswangz/vga_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182981259
git clone --depth 1 --no-tags https://github.com/WilliamChen98/DigitalLogicExamination.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183638130
git clone --depth 1 --no-tags https://github.com/XinyiJi1/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184030758
git clone --depth 1 --no-tags https://github.com/jreimer107/552p1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184293530
git clone --depth 1 --no-tags https://github.com/Prathamanchan/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184574772
git clone --depth 1 --no-tags https://github.com/sammccauley117/cached-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182427047
git clone --depth 1 --no-tags https://github.com/aQwus/Cryptography_DE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185193088
git clone --depth 1 --no-tags https://github.com/zyldgd/document.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185001444
git clone --depth 1 --no-tags https://github.com/groszewa/lpr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184851036
git clone --depth 1 --no-tags https://github.com/michaelolivas/Pipeline-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181785090
git clone --depth 1 --no-tags https://github.com/ownia/B3-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180327737
git clone --depth 1 --no-tags https://github.com/cumtyyx/eprom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179469663
git clone --depth 1 --no-tags https://github.com/harshitrai17152/Embedded-Logic-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179820524
git clone --depth 1 --no-tags https://github.com/mahimabhayana/notsimon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179695250
git clone --depth 1 --no-tags https://github.com/NaijiaoZhang/elgin_hard_mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179322911
git clone --depth 1 --no-tags https://github.com/xlsarath/Synchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179444372
git clone --depth 1 --no-tags https://github.com/yinoue102/HWDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179489407
git clone --depth 1 --no-tags https://github.com/Merseong/KU-COSE221-01-BCD-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179230737
git clone --depth 1 --no-tags https://github.com/SeiyaNozaki/Spartan3EB_FW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179284865
git clone --depth 1 --no-tags https://github.com/lifuzhang1108/digital-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180272042
git clone --depth 1 --no-tags https://github.com/comparch-s19/LEGv8-peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180160678
git clone --depth 1 --no-tags https://github.com/alexanderqchen/galaga-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183848882
git clone --depth 1 --no-tags https://github.com/Jaina-96/UART-communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183683552
git clone --depth 1 --no-tags https://github.com/samarthsinghal5104/tic_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181459823
git clone --depth 1 --no-tags https://github.com/pbbp0904/HELEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182333580
git clone --depth 1 --no-tags https://github.com/lisc-isa/sma_engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181480129
git clone --depth 1 --no-tags https://github.com/njoseph16/ASICII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180605969
git clone --depth 1 --no-tags https://github.com/alexxmatei/Ultimate-Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180581050
git clone --depth 1 --no-tags https://github.com/M10Wolverine/EECS2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183236464
git clone --depth 1 --no-tags https://github.com/strawsnowrries/bluetooth-rat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181805897
git clone --depth 1 --no-tags https://github.com/alsementsov/FPGA_VPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182021458
git clone --depth 1 --no-tags https://github.com/kangjian888/verilog_everyday.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182809174
git clone --depth 1 --no-tags https://github.com/Akbar30Bill/CA_CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181194802
git clone --depth 1 --no-tags https://github.com/sean25xiao/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181098586
git clone --depth 1 --no-tags https://github.com/aiyangyang963/stability.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183461766
git clone --depth 1 --no-tags https://github.com/ritvix23/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184703057
git clone --depth 1 --no-tags https://github.com/xuesongjun/universal_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184248604
git clone --depth 1 --no-tags https://github.com/adco8621/ECEN-2350-Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184469627
git clone --depth 1 --no-tags https://github.com/vzy2d/oc8051_quartusII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184895148
git clone --depth 1 --no-tags https://github.com/SoniaZaldana/homeAlarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184973138
git clone --depth 1 --no-tags https://github.com/shirishbahirat/DaVinci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184916587
git clone --depth 1 --no-tags https://github.com/tchandrahas/ECEN689_VLSIML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184333746
git clone --depth 1 --no-tags https://github.com/tbakshi/EECS2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185214348
git clone --depth 1 --no-tags https://github.com/shaswtkoi29/reaction_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184511569
git clone --depth 1 --no-tags https://github.com/caiocem/INF450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185283082
git clone --depth 1 --no-tags https://github.com/osresearch/spispy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189887655
git clone --depth 1 --no-tags https://github.com/viduraakalanka/HDL-Bits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190698744
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-ftdi245fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190420958
git clone --depth 1 --no-tags https://github.com/jasonlin316/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186223687
git clone --depth 1 --no-tags https://github.com/aptx1231/BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188582743
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-SDcard-Reader-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190975324
git clone --depth 1 --no-tags https://github.com/manish-kj/PACoGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189158787
git clone --depth 1 --no-tags https://github.com/davidthings/spokefpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190755935
git clone --depth 1 --no-tags https://github.com/zainryan/INSIDER-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189896803
git clone --depth 1 --no-tags https://github.com/LeiWang1999/DigitalAlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186231353
git clone --depth 1 --no-tags https://github.com/saunak1994/CyNAPSEv11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189717047
git clone --depth 1 --no-tags https://github.com/maxs-well/ad7606-driver-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187945580
git clone --depth 1 --no-tags https://github.com/emeb/up5k_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191067740
git clone --depth 1 --no-tags https://github.com/ChrisPVille/mig_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186744288
git clone --depth 1 --no-tags https://github.com/bluespec/Accel_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189030613
git clone --depth 1 --no-tags https://github.com/raiyyanfaisal09/RTL_NAND_Flash_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190002604
git clone --depth 1 --no-tags https://github.com/shiva-t/Elliptical-Curve-Cryptography-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186598355
git clone --depth 1 --no-tags https://github.com/abhishek-kakkar/100DayFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190389231
git clone --depth 1 --no-tags https://github.com/FaresMehanna/JPEG-1992-lossless-encoder-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189158922
git clone --depth 1 --no-tags https://github.com/amin-norollah/RTHS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186483816
git clone --depth 1 --no-tags https://github.com/LHesperus/Radar-Signal-Generation-and-Processing-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186571634
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-rocket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188384736
git clone --depth 1 --no-tags https://github.com/niexun/LSTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188471135
git clone --depth 1 --no-tags https://github.com/Vulgarities/31Ins-one-cycle-MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188992413
git clone --depth 1 --no-tags https://github.com/Lydaidai/The-car-base-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189848855
git clone --depth 1 --no-tags https://github.com/mamadaliev/sequent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188643792
git clone --depth 1 --no-tags https://github.com/upscale-project/generic-sqed-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188068190
git clone --depth 1 --no-tags https://github.com/wlf1998/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187248261
git clone --depth 1 --no-tags https://github.com/yedk/arm_cortex_m0_xillinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188220196
git clone --depth 1 --no-tags https://github.com/benitoss/CycloneV_UnAmiga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190122289
git clone --depth 1 --no-tags https://github.com/joycenerd/DNN-accelerator-on-zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189567834
git clone --depth 1 --no-tags https://github.com/Mionger/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187023686
git clone --depth 1 --no-tags https://github.com/ramanmangla/Digital-Audio-Equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186142232
git clone --depth 1 --no-tags https://github.com/KULeuven-COSIC/COSO-TRNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188039952
git clone --depth 1 --no-tags https://github.com/jboone/robotron-fpga-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190302203
git clone --depth 1 --no-tags https://github.com/uwidea/UW-IDEA_AnalogTestCases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188492004
git clone --depth 1 --no-tags https://github.com/lamdangpham/ASIC--An_ASIC-Based_Architecture_of_Fast_Fourier_Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188492123
git clone --depth 1 --no-tags https://github.com/pablogs9/RocketFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190567232
git clone --depth 1 --no-tags https://github.com/PulseRain/Reindeer_Trion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187450452
git clone --depth 1 --no-tags https://github.com/tendran/-FPGA-PLD-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188795755
git clone --depth 1 --no-tags https://github.com/shuiqinggang/EI332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190349310
git clone --depth 1 --no-tags https://github.com/jgraulle/licheeTang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191038665
git clone --depth 1 --no-tags https://github.com/sakura0423/CPU_layout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190224111
git clone --depth 1 --no-tags https://github.com/thomasdenney/statick-and-stannel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187199324
git clone --depth 1 --no-tags https://github.com/aap/whirlwind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185386477
git clone --depth 1 --no-tags https://github.com/TheRainstorm/LongXinCup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189710232
git clone --depth 1 --no-tags https://github.com/pa-tiq/vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187271153
git clone --depth 1 --no-tags https://github.com/lamdangpham/ASIC--An_ASIC-Based_AHB-Bus_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188550013
git clone --depth 1 --no-tags https://github.com/rahuls321/Hardware-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185746053
git clone --depth 1 --no-tags https://github.com/d953i/axi4_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186673751
git clone --depth 1 --no-tags https://github.com/AnshulGoyal454001/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188797352
git clone --depth 1 --no-tags https://github.com/rabieifk/Synthesis-and-TCL-Scripting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190207784
git clone --depth 1 --no-tags https://github.com/ffxx283/WM8731_Audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187305597
git clone --depth 1 --no-tags https://github.com/LiaoYuxuan/matlab-imageprocess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188343353
git clone --depth 1 --no-tags https://github.com/arghavan-kpm/HDL-Neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189737788
git clone --depth 1 --no-tags https://github.com/tu-darmstadt-informatik/Technische-Grundlagen-der-Informatik.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188024377
git clone --depth 1 --no-tags https://github.com/ekiwi/transactional-verification-with-protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186546153
git clone --depth 1 --no-tags https://github.com/1801BM1/xmde0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190707485
git clone --depth 1 --no-tags https://github.com/ForeverFancy/BwFPGATerminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189610780
git clone --depth 1 --no-tags https://github.com/henrychang81/DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187144939
git clone --depth 1 --no-tags https://github.com/srilakshmi-thota/Square-root-of-a-number-using-cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186363682
git clone --depth 1 --no-tags https://github.com/xushangning/ei332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187464337
git clone --depth 1 --no-tags https://github.com/IreneJohnc/LOCO-I-lossless-Image-HW-Encoder-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189013641
git clone --depth 1 --no-tags https://github.com/carlzhang4/sing_jump_rap_basketball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185806900
git clone --depth 1 --no-tags https://github.com/nikolay966/i486DX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188805712
git clone --depth 1 --no-tags https://github.com/secworks/xtea.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188421373
git clone --depth 1 --no-tags https://github.com/LHesperus/Design-of-The-Best-Signal-Receivers-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185351076
git clone --depth 1 --no-tags https://github.com/wwxn/Read-AD9226-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190720304
git clone --depth 1 --no-tags https://github.com/debug-zhang/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188580251
git clone --depth 1 --no-tags https://github.com/nikolay966/i486DX2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188807505
