// Seed: 695699669
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3
);
  parameter id_5 = 1 + 1 | 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    output wand id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5
);
  always id_1 <= -1'd0;
  assign id_2 = !-1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3
  );
  assign id_2 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50
);
  inout wire id_50;
  output wire id_49;
  inout wire id_48;
  inout wire id_47;
  output wire id_46;
  input wire id_45;
  output wire id_44;
  inout wire id_43;
  inout wire id_42;
  output wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  output wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output logic [7:0] id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  module_2 modCall_1 (
      id_35,
      id_26,
      id_29,
      id_31,
      id_11,
      id_42,
      id_14,
      id_48
  );
  output wire id_11;
  nand primCall (
      id_48,
      id_28,
      id_47,
      id_13,
      id_10,
      id_24,
      id_16,
      id_15,
      id_23,
      id_3,
      id_42,
      id_19,
      id_43,
      id_35,
      id_50,
      id_17,
      id_32,
      id_26,
      id_29,
      id_36,
      id_8,
      id_7,
      id_34,
      id_4,
      id_18,
      id_5,
      id_6,
      id_45,
      id_33
  );
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_47;
  initial id_22[-1'd0] = id_32;
  wire [-1 : 1] id_51, id_52;
  assign id_22[1] = 1;
endmodule
