library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity MEM_WB is port(
	SE16_in : in std_logic_vector ( 15 downto 0);
	ALU_in : in std_logic_vector ( 15 downto 0);
	immed_in : in std_logic_vector ( 15 downto 0);
	control_wb_in : in std_logic_vector ( 6 downto 0);
	C_flag_in : in std_logic;
	Z_flag_in : in std_logic;
	
	SE16_out : out std_logic_vector ( 15 downto 0);
	ALU_out : out std_logic_vector ( 15 downto 0);
	immed_out : out std_logic_vector ( 15 downto 0);
	control_wb_out : out std_logic_vector ( 6 downto 0);
	C_flag_out : out std_logic;
	Z_flag_out : out std_logic;
	
	clk: in std_logic
	);
end;

architecture behav of MEM_WB is
begin
		process(clk)
		begin
				if(clk'event and clk='1') then
						
						SE16_out <= SE16_in;
						ALU_out <= ALU_in;
						immed_out <= immed_in;
						C_flag_out <= C_flag_in;
						Z_flag_out <= Z_flag_in;
						control_wb_out  <= control_wb_in;
						
				end if;
		end process;
end behav;