--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml full_adder_4b.twx full_adder_4b.ncd -o full_adder_4b.twr
full_adder_4b.pcf -ucf full_adder_4b.ucf

Design file:              full_adder_4b.ncd
Physical constraint file: full_adder_4b.pcf
Device,package,speed:     xc3s1000,fg676,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |c7             |   10.040|
a<0>           |sum<0>         |    8.699|
a<0>           |sum<1>         |    9.057|
a<0>           |sum<2>         |    9.248|
a<0>           |sum<3>         |   10.634|
a<1>           |c7             |    9.265|
a<1>           |sum<1>         |    8.345|
a<1>           |sum<2>         |    8.473|
a<1>           |sum<3>         |    9.859|
a<2>           |c7             |    9.195|
a<2>           |sum<2>         |    8.408|
a<2>           |sum<3>         |    9.789|
a<3>           |c7             |    8.137|
a<3>           |sum<3>         |    8.542|
b<0>           |c7             |    9.744|
b<0>           |sum<0>         |    8.155|
b<0>           |sum<1>         |    8.447|
b<0>           |sum<2>         |    8.952|
b<0>           |sum<3>         |   10.338|
b<1>           |c7             |    8.703|
b<1>           |sum<1>         |    7.422|
b<1>           |sum<2>         |    7.911|
b<1>           |sum<3>         |    9.297|
b<2>           |c7             |    8.171|
b<2>           |sum<2>         |    7.305|
b<2>           |sum<3>         |    8.765|
b<3>           |c7             |    7.822|
b<3>           |sum<3>         |    7.549|
---------------+---------------+---------+


Analysis completed Sat Nov 09 19:59:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4489 MB



