Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 27 17:39:03 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IMain_control_sets_placed.rpt
| Design       : IMain
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   263 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           26 |
| No           | No                    | Yes                    |              54 |           22 |
| No           | Yes                   | No                     |              48 |           19 |
| Yes          | No                    | No                     |              15 |            5 |
| Yes          | No                    | Yes                    |             116 |           33 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |             Enable Signal             |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC_i_1_n_0 |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC_i_1_n_0 |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instDecodeCmd/poDCMDPowerSelMD_reg[0]_LDC_i_1_n_0 |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC_i_1_n_0 |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC_i_1_n_0 |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC_i_1_n_0 |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  piIMClk_IBUF_BUFG                                 |                                       | instCommProtRx/toutrst                            |                1 |              1 |         1.00 |
|  instDecodeCmd/poDCMDPowerSelMD_reg[3]_LDC_i_1_n_0 |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[5]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[3]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[2]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/brgrst_reg_i_2_n_0                       |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaTx/poUaTxTx_reg_i_2_n_0                     |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[0]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[7]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[6]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[1]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instUaRx/instUaRxBRG/E[4]                         |                                       |                                                   |                1 |              1 |         1.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[0]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[0]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[3]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  instDecodeCmd/instModuleCounter/clk10ms           |                                       | instDecodeCmd/poDCMDPowerSelMD_reg[3]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  piIMClk_IBUF_BUFG                                 |                                       | instDecodeCmd/auto_reg_0                          |                1 |              2 |         2.00 |
|  piIMClk_IBUF_BUFG                                 |                                       |                                                   |                3 |              4 |         1.33 |
|  instCommProtRx/FSM_onehot_state_reg_n_0_[3]       |                                       |                                                   |                1 |              4 |         4.00 |
|  instCommProtRx/FSM_onehot_state_reg_n_0_[2]       |                                       |                                                   |                1 |              4 |         4.00 |
|  piIMClk_IBUF_BUFG                                 | instCommProtRx/mode_reg[0]            |                                                   |                1 |              4 |         4.00 |
|  piIMClk_IBUF_BUFG                                 | instCommProtRx/E[0]                   | instCommProtRx/stop_reg_2[0]                      |                2 |              5 |         2.50 |
|  instUaRx/E[0]                                     |                                       | instCommProtRx/instTTrigger/SR[0]                 |                1 |              5 |         5.00 |
|  piIMClk_IBUF_BUFG                                 | instCommProtRx/E[0]                   | instCommProtRx/SR[0]                              |                1 |              5 |         5.00 |
|  piIMClk_IBUF_BUFG                                 | instDecodeCmd/poDCMDSetMI_reg_0[0]    | piIMRst_IBUF                                      |                2 |              7 |         3.50 |
|  piIMClk_IBUF_BUFG                                 | instDecodeCmd/E[0]                    | piIMRst_IBUF                                      |                4 |              7 |         1.75 |
|  instHBridgeCtrlMI/instModuleCounter/CLK           | piIMEna_IBUF                          | piIMRst_IBUF                                      |                3 |              7 |         2.33 |
|  instHBridgeCtrlMD/instModuleCounter/CLK           | piIMEna_IBUF                          | piIMRst_IBUF                                      |                2 |              7 |         3.50 |
|  instUaTx/latch                                    |                                       |                                                   |                2 |              8 |         4.00 |
|  instCommProtRx/cmd__0                             |                                       |                                                   |                2 |              8 |         4.00 |
|  instUaRx/E[0]                                     |                                       |                                                   |                3 |              8 |         2.67 |
|  piIMClk_IBUF_BUFG                                 | instCommProtRx/E[0]                   |                                                   |                4 |             11 |         2.75 |
|  piIMClk_IBUF_BUFG                                 |                                       | instUaRx/brgrst                                   |                3 |             14 |         4.67 |
|  piIMClk_IBUF_BUFG                                 |                                       | instUaTx/instUaTxBRG/brgrst                       |                4 |             14 |         3.50 |
|  instUaRx/FSM_onehot_state_reg[4]                  |                                       |                                                   |                4 |             16 |         4.00 |
|  piIMClk_IBUF_BUFG                                 | instCommProtRx/instTTrigger/auxCount0 | instCommProtRx/toutrst                            |                5 |             20 |         4.00 |
|  piIMClk_IBUF_BUFG                                 |                                       | piIMRst_IBUF                                      |               10 |             31 |         3.10 |
|  piIMClk_IBUF_BUFG                                 | piIMEna_IBUF                          | piIMRst_IBUF                                      |               17 |             68 |         4.00 |
+----------------------------------------------------+---------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


