verilog xil_defaultlib "../../../bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/sim/ila_refclk.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/sim/ila_pixclk.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_main_0_0/sim/design_1_main_0_0.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_rgbtogray_0_0/sim/design_1_rgbtogray_0_0.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_grayToRGB_0_0/sim/design_1_grayToRGB_0_0.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ipshared/e147/xlconstant.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/100a"

verilog xil_defaultlib "glbl.v"

nosort
