<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>Top_Fabric_Master_CoreUARTapb_0_CoreUARTapb</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/misc.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="2"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/textio.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="3"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_package.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="4"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbl.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="5"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahblapb.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="6"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="7"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="8"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="9"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apb.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="10"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslave.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="11"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="12"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbtoapb.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="13"><name>../../../Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_main.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="14"><name>rtl/vhdl/test/user/testbench.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="15"><name>mti/scripts/bfmtovec_compile.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="16"><name>mti/scripts/coreuart_usertb_apb_master.bfm</name><userFileType>BFM</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="17"><name>mti/scripts/coreuart_usertb_include.bfm</name><userFileType>BFM</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="18"><name>mti/scripts/wave_vhdl_amba.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="19"><name>rtl/vhdl/core/components.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="20"><name>rtl/vhdl/core/Clock_gen.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="21"><name>rtl/vhdl/core/Rx_async.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="22"><name>rtl/vhdl/core/Tx_async.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="23"><name>rtl/vhdl/core/CoreUART.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="24"><name>rtl/vhdl/core/CoreUARTapb.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="25"><name>rtl/vhdl/core/coreuart_pkg.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="26"><name>rtl/vhdl/core/fifo_256x8_g4.vhd</name><logicalName>COREUARTAPB_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>