m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/2024.2/KTMT nang cao
vALU
Z0 !s110 1744936404
!i10b 1
!s100 fXK8zhA620RIK1Pd:UWeL3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Im7D6V2Woe9<JFccMRbNHb0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/2024.2/single
Z4 w1685709343
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU.v
!i122 0
L0 24 54
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1744936404.000000
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@a@l@u
vALU_Decoder
R0
!i10b 1
!s100 =j[4`jYCb<n8=L]I89CdQ2
R1
ImLOC1MzMZMK3dR`n4[gDN2
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_decoder.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_decoder.v
!i122 1
L0 23 52
R5
r1
!s85 0
31
R6
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_decoder.v|
!i113 1
R7
R8
n@a@l@u_@decoder
vALU_Mux
Z9 !s110 1744936405
!i10b 1
!s100 iNZkQbMQL2g_i7BIS3WN@2
R1
I=FlOkI`G;n@9EI^^@EEi:1
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_Mux.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_Mux.v
!i122 2
Z10 L0 24 9
R5
r1
!s85 0
31
R6
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_Mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/ALU_Mux.v|
!i113 1
R7
R8
n@a@l@u_@mux
vControl_Unit
R9
!i10b 1
!s100 h41TNfGZmBZZdKZGfnYY00
R1
I?>MXBe23DMjL8Mi<:G9B13
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Control_Unit.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Control_Unit.v
!i122 3
L0 23 39
R5
r1
!s85 0
31
Z11 !s108 1744936405.000000
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Control_Unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Control_Unit.v|
!i113 1
R7
R8
n@control_@unit
vCore_Datapath
R9
!i10b 1
!s100 `C]1^cc=0ITcON]kkAajm3
R1
IHMnhWH:B;gz6?AJ;U@Xl>3
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Core_Datapath.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Core_Datapath.v
!i122 4
L0 24 83
R5
r1
!s85 0
31
R11
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Core_Datapath.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Core_Datapath.v|
!i113 1
R7
R8
n@core_@datapath
vData_Memory
R9
!i10b 1
!s100 7`=g21cb?Zj;2MEzQc=990
R1
Izj1A4;m>0=QR5^[fWUOWU1
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Data_Memory.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Data_Memory.v
!i122 5
L0 24 32
R5
r1
!s85 0
31
R11
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Data_Memory.v|
!i113 1
R7
R8
n@data_@memory
vExtend
R9
!i10b 1
!s100 gTbNl[3F3C]M6B>SkYYaW1
R1
IBg<DXk^V_:>l<Hm;gX8@N0
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Extend.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Extend.v
!i122 6
L0 24 23
R5
r1
!s85 0
31
R11
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Extend.v|
!i113 1
R7
R8
n@extend
vInstruction_Memory
R9
!i10b 1
!s100 AVghgTbZnf9mHh;i19B2X3
R1
IY]OQ^J[Z8950RYzbYJkCS2
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Instruction_Memory.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Instruction_Memory.v
!i122 7
L0 23 24
R5
r1
!s85 0
31
R11
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Instruction_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Instruction_Memory.v|
!i113 1
R7
R8
n@instruction_@memory
vMain_Decoder
R9
!i10b 1
!s100 ==@LH>2[Od5UQgRjQPUG82
R1
I;PjY:ddS>UKZKi;[[;7MH2
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Main_Decoder.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Main_Decoder.v
!i122 8
L0 23 33
R5
r1
!s85 0
31
R11
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Main_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Main_Decoder.v|
!i113 1
R7
R8
n@main_@decoder
vPC
Z12 !s110 1744936406
!i10b 1
!s100 XZclTW]TZ1A5zB>CC@5lz1
R1
IJ>X@P0[K]lL_Z0lQi^4U_1
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC.v
!i122 9
L0 24 16
R5
r1
!s85 0
31
R11
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC.v|
!i113 1
R7
R8
n@p@c
vPC_Mux
R12
!i10b 1
!s100 eGMI<LZ^S]gcdED^zg2AO2
R1
IhKofX`U[IO@[@hjUnzU=J3
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Mux.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Mux.v
!i122 10
R10
R5
r1
!s85 0
31
Z13 !s108 1744936406.000000
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Mux.v|
!i113 1
R7
R8
n@p@c_@mux
vPC_Plus_4
R12
!i10b 1
!s100 NI]2VBoOGH3gh<d^Sjbjl0
R1
ICE?JZejM=]f64_0a]?dUN3
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Plus_4.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Plus_4.v
!i122 11
L0 24 7
R5
r1
!s85 0
31
R13
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Plus_4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Plus_4.v|
!i113 1
R7
R8
n@p@c_@plus_4
vPC_Target
R12
!i10b 1
!s100 GIM9M?Z?VGRU79emmF`B30
R1
IdadZ[[adOKTU`9BkA>d342
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Target.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Target.v
!i122 12
L0 23 8
R5
r1
!s85 0
31
R13
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Target.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/PC_Target.v|
!i113 1
R7
R8
n@p@c_@target
vRegister_File
R12
!i10b 1
!s100 F2UaRFJ7XcLQXdJ@zhVci0
R1
IEdJOGGh2Y:cDXSlUAzECf0
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Register_File.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Register_File.v
!i122 13
L0 23 19
R5
r1
!s85 0
31
R13
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Register_File.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Register_File.v|
!i113 1
R7
R8
n@register_@file
vResult_Mux
R12
!i10b 1
!s100 5PZJYIVXPJoWT]QheMa`F2
R1
I`Zm;1W>[Whz]joX0RT^<Q3
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Result_Mux.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Result_Mux.v
!i122 14
L0 23 9
R5
r1
!s85 0
31
R13
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Result_Mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Result_Mux.v|
!i113 1
R7
R8
n@result_@mux
vSingle_Cycle_Core
R12
!i10b 1
!s100 6z>m4[F_XfO<c0[^IJ^:`0
R1
IWAYT[A>4KH8GYeSo;=d_[2
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Core.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Core.v
!i122 15
L0 23 46
R5
r1
!s85 0
31
R13
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Core.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Core.v|
!i113 1
R7
R8
n@single_@cycle_@core
vSingle_Cycle_Top
R12
!i10b 1
!s100 <A]6[SfFPgXU:nnOFV_731
R1
Il7DPPGgYZQjI@]43OP<>b3
R2
R3
R4
8D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Top.v
FD:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Top.v
!i122 16
L0 23 29
R5
r1
!s85 0
31
R13
!s107 D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/2024.2/RISC_V_Single_Cycle_Processor-main/rtl/Single_Cycle_Top.v|
!i113 1
R7
R8
n@single_@cycle_@top
