{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543581979842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543581979850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 13:46:19 2018 " "Processing started: Fri Nov 30 13:46:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543581979850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1543581979850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1543581979850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1543581980246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1543581980271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1543581980271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1543581981357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1543581981373 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|Equal6~4\|combout " "Node \"inst2\|Equal6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543581981387 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|ctr_adc_latch\[0\]~0\|datac " "Node \"inst2\|ctr_adc_latch\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543581981387 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|ctr_adc_latch\[0\]~0\|combout " "Node \"inst2\|ctr_adc_latch\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543581981387 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|Equal6~3\|dataa " "Node \"inst2\|Equal6~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543581981387 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|Equal6~3\|combout " "Node \"inst2\|Equal6~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543581981387 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|Equal6~4\|datab " "Node \"inst2\|Equal6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543581981387 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|ctr_adc_latch\[0\]~0\|datab " "Node \"inst2\|ctr_adc_latch\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543581981387 ""}  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 372 -1 0 } } { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 344 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1543581981387 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK_12MHz " "Node: SYS_CLK_12MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RGB_PL9823:rgb_pl_9823\|OUT SYS_CLK_12MHz " "Register RGB_PL9823:rgb_pl_9823\|OUT is being clocked by SYS_CLK_12MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543581981396 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1543581981396 "|MAX1000|SYS_CLK_12MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AC_MOTOR:inst2\|ADC_LATCH " "Node: AC_MOTOR:inst2\|ADC_LATCH was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch AC_MOTOR:inst2\|ctr_adc_latch\[13\] AC_MOTOR:inst2\|ADC_LATCH " "Latch AC_MOTOR:inst2\|ctr_adc_latch\[13\] is being clocked by AC_MOTOR:inst2\|ADC_LATCH" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543581981396 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1543581981396 "|MAX1000|AC_MOTOR:inst2|ADC_LATCH"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1543581981403 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1543581981470 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1543581981470 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1543581981555 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1543581981581 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1543581981681 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1543581982046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1543581982194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1543581987113 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1543581989004 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "254.13 mW " "Total thermal power estimate for the design is 254.13 mW" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1543581989118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1445 " "Peak virtual memory: 1445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543581989394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 13:46:29 2018 " "Processing ended: Fri Nov 30 13:46:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543581989394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543581989394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543581989394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1543581989394 ""}
