// Seed: 989825859
module module_0 (
    output tri0 id_0
);
  logic [7:0][-1 'b0] id_2;
  ;
  logic id_3;
  wire id_4, id_5;
  logic id_6;
  wire  id_7;
  assign module_1.id_50 = 0;
  wire id_8 = 1;
endmodule
module module_1 (
    output wor id_0
    , id_52 = -1'h0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri id_7,
    output tri1 id_8,
    inout supply1 id_9,
    output wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input wire id_13,
    output tri1 id_14,
    input wire id_15,
    input wand id_16,
    input tri1 id_17,
    output supply0 id_18,
    input tri void id_19
    , id_53 = -1'b0,
    output logic id_20,
    output wand id_21,
    input uwire void id_22,
    input tri id_23,
    input wor id_24,
    output supply1 id_25,
    input supply1 id_26,
    output wire id_27,
    input tri1 id_28,
    output tri0 id_29,
    input wand id_30,
    input supply0 id_31,
    input tri0 id_32,
    output supply0 id_33,
    input supply1 id_34,
    input tri0 id_35,
    output wand id_36,
    input wand id_37,
    input wire id_38,
    output wor id_39,
    input uwire id_40,
    output wire id_41,
    output tri1 id_42,
    input wor id_43,
    output wor id_44,
    input wand id_45,
    input wire id_46,
    input supply1 id_47,
    input wor id_48,
    output tri0 id_49,
    input tri1 id_50
);
  wire id_54;
  nor primCall (
      id_4,
      id_34,
      id_43,
      id_40,
      id_37,
      id_26,
      id_45,
      id_11,
      id_31,
      id_15,
      id_38,
      id_54,
      id_30,
      id_6,
      id_2,
      id_28,
      id_47,
      id_35,
      id_13,
      id_3,
      id_32,
      id_52,
      id_1,
      id_17,
      id_22,
      id_53,
      id_16,
      id_50,
      id_7,
      id_23,
      id_9,
      id_19,
      id_5,
      id_48,
      id_46,
      id_24
  );
  module_0 modCall_1 (id_4);
  logic id_55;
  always id_20 <= 1'b0;
  wire id_56;
  wire id_57;
endmodule
