# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/ALU.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/branch_logic.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/control_unit.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/data_memory.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/instruction_decode.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/instruction_mem.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/mux21_32bit.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/mux21_5bit.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/program_counter.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/registerfile.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/stack.v" \
"../../../../final_processor.srcs/sources_1/imports/Submission_4/toplevel.v" \
"../../../../final_processor.srcs/sim_1/imports/Submission_4/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
