GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\PUFMux256.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\counter.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\counter32.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\counterctrl.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\gates.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\ram1.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\ro.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\src\sample_top.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'PUFMux256'("C:\Users\Chris\Desktop\fpga_project\src\PUFMux256.v":1)
Compiling module 'counter'("C:\Users\Chris\Desktop\fpga_project\src\counter.v":1)
Compiling module 'counter32'("C:\Users\Chris\Desktop\fpga_project\src\counter32.v":1)
Compiling module 'countertrl'("C:\Users\Chris\Desktop\fpga_project\src\counterctrl.v":1)
Compiling module 'nandgate'("C:\Users\Chris\Desktop\fpga_project\src\gates.v":1)
Compiling module 'notgate'("C:\Users\Chris\Desktop\fpga_project\src\gates.v":17)
Compiling module 'buffer'("C:\Users\Chris\Desktop\fpga_project\src\gates.v":24)
Compiling module 'ram1'("C:\Users\Chris\Desktop\fpga_project\src\ram1.v":1)
Extracting RAM for identifier 'ram'("C:\Users\Chris\Desktop\fpga_project\src\ram1.v":19)
Compiling module 'ro'("C:\Users\Chris\Desktop\fpga_project\src\ro.v":1)
Compiling module 'top'("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":1)
WARN  (EX3791) : Expression size 71 truncated to fit in target size 64("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":43)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":44)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "SPI_SS" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":12)
WARN  (EX0211) : The output port "SPI_SCLK" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":14)
WARN  (EX0211) : The output port "SPI_MOSI" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":15)
WARN  (EX0211) : The output port "FLASH_WP_n" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":16)
WARN  (EX0211) : The output port "FLASH_HOLD_n" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":17)
WARN  (EX0211) : The output port "SEG[7]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
WARN  (EX0211) : The output port "SEG[6]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
WARN  (EX0211) : The output port "SEG[5]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
WARN  (EX0211) : The output port "SEG[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
WARN  (EX0211) : The output port "SEG[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
WARN  (EX0211) : The output port "SEG[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
WARN  (EX0211) : The output port "SEG[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
WARN  (EX0211) : The output port "SEG[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":21)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input CLK_50 is unused("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":3)
WARN  (CV0016) : Input CLK_OSC_2 is unused("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":4)
WARN  (CV0016) : Input SPI_MISO is unused("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":13)
WARN  (CV0016) : Input KEY is unused("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":26)
WARN  (CV0016) : Input SW is unused("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":27)
Running device independent optimization ...
WARN  (DI0003) : Latch inferred for net 'internal_reg_init';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'internal_reg_start';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.8.11\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "ram1" instantiated to "ram" is swept in optimizing("C:\Users\Chris\Desktop\fpga_project\src\sample_top.v":50)
[95%] Generate netlist file "C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "C:\Users\Chris\Desktop\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
