Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 20:35:20 2018
| Host         : DESKTOP-D62POV0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LightController_control_sets_placed.rpt
| Design       : LightController
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              30 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |      Enable Signal     |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------+--------------------------------+------------------+----------------+
|  LightSignal_reg[2]_LDC_i_1_n_0 |                        | LightSignal_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  divider2/slowClk2              |                        | LightSignal_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  divider2/slowClk2              |                        | LightSignal_reg[8]_LDC_i_1_n_0 |                1 |              1 |
|  divider2/slowClk2              |                        | LightSignal_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  divider2/slowClk2              | LightSignal[7]_i_1_n_0 | rst_IBUF                       |                1 |              1 |
|  LightSignal_reg[5]_LDC_i_1_n_0 |                        | LightSignal_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  LightSignal_reg[8]_LDC_i_1_n_0 |                        | LightSignal_reg[8]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                  |                        |                                |                2 |              2 |
|  clk_IBUF_BUFG                  |                        | divider2/slowClk2_0            |                7 |             27 |
+---------------------------------+------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


