// Seed: 3117062433
module module_0;
  always id_1 <= 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output supply1 id_7,
    output wand id_8,
    input wire id_9,
    output wor id_10,
    output uwire id_11,
    input supply1 id_12,
    input wand id_13,
    input wor id_14,
    input supply0 id_15
);
  always begin
    id_11 = (id_9);
  end
  module_0();
endmodule
