
---------- Begin Simulation Statistics ---------
sim_seconds                                  1.229809                       # Number of seconds simulated
sim_ticks                                1229809498500                       # Number of ticks simulated
final_tick                               1229809498500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 592968                       # Simulator instruction rate (inst/s)
host_op_rate                                   864474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1458475703                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833980                       # Number of bytes of host memory used
host_seconds                                   843.22                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           61888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       175809536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          175871424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        61888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     92955520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        92955520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2747024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2747991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1452430                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1452430                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              50323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          142956723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143007046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         50323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        75585300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75585300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        75585300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             50323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         142956723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            218592346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2747991                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1452430                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2747991                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1452430                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              175687360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                92941696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               175871424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             92955520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2876                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   198                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1278320                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            171923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            172678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            169473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            168880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            171005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            169987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            167792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            168041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           171891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           174707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           173906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           174233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           176154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             90422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93447                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1225487909500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2747991                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1452430                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2709869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  89293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       856155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.762176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.325727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.598685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       411911     48.11%     48.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       132799     15.51%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42617      4.98%     68.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31279      3.65%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75115      8.77%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12482      1.46%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10531      1.23%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9349      1.09%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130072     15.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       856155                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.926230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.656550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.224552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        88752     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88762                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.360762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72454     81.63%     81.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              798      0.90%     82.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15321     17.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88762                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25662178250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             77133084500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13725575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9348.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28098.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2163751                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1177423                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     291753.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3200677200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1746401250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10661203800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4696159680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          80325017760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         332258749875                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         446429329500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           879317539065                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            715.004332                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 740275897250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   41065960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  448465445250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3271854600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1785238125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10750693200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4714187040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          80325017760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         336702842370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         442531002750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           880080835845                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.624996                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 733748828750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   41065960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  454992513750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2459618997                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2459618997                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           4750314                       # number of replacements
system.cpu.dcache.tags.tagsinuse           506.244440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           300070967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4750826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.161852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21683657500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   506.244440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1224037998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1224037998                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    225095553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225095553                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74975414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74975414                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     300070967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        300070967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    300070967                       # number of overall hits
system.cpu.dcache.overall_hits::total       300070967                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2954143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2954143                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1731147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1731147                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      4685290                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4685290                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4750826                       # number of overall misses
system.cpu.dcache.overall_misses::total       4750826                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 125994551000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 125994551000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 115217854000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 115217854000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 241212405000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 241212405000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 241212405000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 241212405000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012954                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022568                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015586                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42650.119172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42650.119172                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66555.788734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66555.788734                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51482.918880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51482.918880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50772.729837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50772.729837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1192480                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20024                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.552537                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2309699                       # number of writebacks
system.cpu.dcache.writebacks::total           2309699                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2954143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2954143                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1731147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1731147                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4685290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4685290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4750826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4750826                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 123040408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 123040408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 113486707000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 113486707000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5587637940                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5587637940                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 236527115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 236527115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 242114752940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 242114752940                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.022568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015586                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41650.119172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41650.119172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65555.788734                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65555.788734                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85260.588684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85260.588684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50482.918880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50482.918880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50962.664796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50962.664796                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               119                       # number of replacements
system.cpu.icache.tags.tagsinuse           574.823941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               985                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          698292.203046                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   574.823941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.280676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.280676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          866                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.422852                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687819790                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687819790                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817820                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817820                       # number of overall hits
system.cpu.icache.overall_hits::total       687817820                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           985                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            985                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          985                       # number of overall misses
system.cpu.icache.overall_misses::total           985                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     76098500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76098500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     76098500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76098500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     76098500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76098500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77257.360406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77257.360406                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77257.360406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77257.360406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77257.360406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77257.360406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          119                       # number of writebacks
system.cpu.icache.writebacks::total               119                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          985                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          985                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          985                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          985                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          985                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          985                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     75113500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75113500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     75113500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75113500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     75113500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75113500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76257.360406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76257.360406                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76257.360406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76257.360406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76257.360406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76257.360406                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2738992                       # number of replacements
system.l2.tags.tagsinuse                 15964.825771                       # Cycle average of tags in use
system.l2.tags.total_refs                     5002101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2755290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.815454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               45312268500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7845.194850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.631912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8111.999009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.478833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.495117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974416                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994751                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13988680                       # Number of tag accesses
system.l2.tags.data_accesses                 13988680                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2309699                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2309699                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          119                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              119                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             388803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                388803                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1614999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1614999                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2003802                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2003820                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   18                       # number of overall hits
system.l2.overall_hits::cpu.data              2003802                       # number of overall hits
system.l2.overall_hits::total                 2003820                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1342344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1342344                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              967                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1404680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1404680                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 967                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2747024                       # number of demand (read+write) misses
system.l2.demand_misses::total                2747991                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                967                       # number of overall misses
system.l2.overall_misses::cpu.data            2747024                       # number of overall misses
system.l2.overall_misses::total               2747991                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 106807499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106807499000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73446000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73446000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 107140965500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 107140965500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73446000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  213948464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214021910500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73446000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 213948464500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214021910500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2309699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2309699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          119                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          119                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1731147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1731147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3019679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3019679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               985                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4750826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4751811                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              985                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4750826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4751811                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.775407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.775407                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981726                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.465175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465175                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981726                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.578220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.578304                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981726                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.578220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.578304                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79567.904352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79567.904352                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75952.430196                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75952.430196                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76274.287026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76274.287026                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75952.430196                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77883.725989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77883.046378                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75952.430196                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77883.725989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77883.046378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1452430                       # number of writebacks
system.l2.writebacks::total                   1452430                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        13508                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13508                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1342344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1342344                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          967                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1404680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1404680                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2747024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2747991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2747024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2747991                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  93384059000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  93384059000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     63776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  93094165500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93094165500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     63776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 186478224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186542000500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     63776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 186478224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186542000500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.775407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.775407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.465175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.465175                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.578220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.578304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.578220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.578304                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69567.904352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69567.904352                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65952.430196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65952.430196                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66274.287026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66274.287026                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65952.430196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67883.725989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67883.046378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65952.430196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67883.725989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67883.046378                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1405647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1452430                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1278320                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1342344                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1342344                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1405647                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8226732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8226732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8226732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    268826944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    268826944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               268826944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5478741                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5478741    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5478741                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11319545000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14584537750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9502244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4750433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          21750                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        21750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3020664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3762129                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          119                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3727176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1731147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1731147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           985                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3019679                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14251965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14254054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    451873600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              451944256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2738992                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7490803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002904                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7469052     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21751      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7490803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7060940000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1477500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7126239000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
