/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* D_BL */
#define D_BL__0__INTTYPE CYREG_PICU6_INTTYPE6
#define D_BL__0__MASK 0x40u
#define D_BL__0__PC CYREG_PRT6_PC6
#define D_BL__0__PORT 6u
#define D_BL__0__SHIFT 6u
#define D_BL__AG CYREG_PRT6_AG
#define D_BL__AMUX CYREG_PRT6_AMUX
#define D_BL__BIE CYREG_PRT6_BIE
#define D_BL__BIT_MASK CYREG_PRT6_BIT_MASK
#define D_BL__BYP CYREG_PRT6_BYP
#define D_BL__CTL CYREG_PRT6_CTL
#define D_BL__DM0 CYREG_PRT6_DM0
#define D_BL__DM1 CYREG_PRT6_DM1
#define D_BL__DM2 CYREG_PRT6_DM2
#define D_BL__DR CYREG_PRT6_DR
#define D_BL__INP_DIS CYREG_PRT6_INP_DIS
#define D_BL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define D_BL__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define D_BL__LCD_EN CYREG_PRT6_LCD_EN
#define D_BL__MASK 0x40u
#define D_BL__PORT 6u
#define D_BL__PRT CYREG_PRT6_PRT
#define D_BL__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define D_BL__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define D_BL__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define D_BL__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define D_BL__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define D_BL__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define D_BL__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define D_BL__PS CYREG_PRT6_PS
#define D_BL__SHIFT 6u
#define D_BL__SLW CYREG_PRT6_SLW

/* D_CS */
#define D_CS__0__INTTYPE CYREG_PICU12_INTTYPE7
#define D_CS__0__MASK 0x80u
#define D_CS__0__PC CYREG_PRT12_PC7
#define D_CS__0__PORT 12u
#define D_CS__0__SHIFT 7u
#define D_CS__AG CYREG_PRT12_AG
#define D_CS__BIE CYREG_PRT12_BIE
#define D_CS__BIT_MASK CYREG_PRT12_BIT_MASK
#define D_CS__BYP CYREG_PRT12_BYP
#define D_CS__DM0 CYREG_PRT12_DM0
#define D_CS__DM1 CYREG_PRT12_DM1
#define D_CS__DM2 CYREG_PRT12_DM2
#define D_CS__DR CYREG_PRT12_DR
#define D_CS__INP_DIS CYREG_PRT12_INP_DIS
#define D_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D_CS__MASK 0x80u
#define D_CS__PORT 12u
#define D_CS__PRT CYREG_PRT12_PRT
#define D_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D_CS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D_CS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D_CS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D_CS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D_CS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D_CS__PS CYREG_PRT12_PS
#define D_CS__SHIFT 7u
#define D_CS__SIO_CFG CYREG_PRT12_SIO_CFG
#define D_CS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D_CS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D_CS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D_CS__SLW CYREG_PRT12_SLW

/* D_DB */
#define D_DB__0__INTTYPE CYREG_PICU5_INTTYPE0
#define D_DB__0__MASK 0x01u
#define D_DB__0__PC CYREG_PRT5_PC0
#define D_DB__0__PORT 5u
#define D_DB__0__SHIFT 0u
#define D_DB__1__INTTYPE CYREG_PICU5_INTTYPE1
#define D_DB__1__MASK 0x02u
#define D_DB__1__PC CYREG_PRT5_PC1
#define D_DB__1__PORT 5u
#define D_DB__1__SHIFT 1u
#define D_DB__2__INTTYPE CYREG_PICU5_INTTYPE2
#define D_DB__2__MASK 0x04u
#define D_DB__2__PC CYREG_PRT5_PC2
#define D_DB__2__PORT 5u
#define D_DB__2__SHIFT 2u
#define D_DB__3__INTTYPE CYREG_PICU5_INTTYPE3
#define D_DB__3__MASK 0x08u
#define D_DB__3__PC CYREG_PRT5_PC3
#define D_DB__3__PORT 5u
#define D_DB__3__SHIFT 3u
#define D_DB__4__INTTYPE CYREG_PICU5_INTTYPE4
#define D_DB__4__MASK 0x10u
#define D_DB__4__PC CYREG_PRT5_PC4
#define D_DB__4__PORT 5u
#define D_DB__4__SHIFT 4u
#define D_DB__5__INTTYPE CYREG_PICU5_INTTYPE5
#define D_DB__5__MASK 0x20u
#define D_DB__5__PC CYREG_PRT5_PC5
#define D_DB__5__PORT 5u
#define D_DB__5__SHIFT 5u
#define D_DB__6__INTTYPE CYREG_PICU5_INTTYPE6
#define D_DB__6__MASK 0x40u
#define D_DB__6__PC CYREG_PRT5_PC6
#define D_DB__6__PORT 5u
#define D_DB__6__SHIFT 6u
#define D_DB__7__INTTYPE CYREG_PICU5_INTTYPE7
#define D_DB__7__MASK 0x80u
#define D_DB__7__PC CYREG_PRT5_PC7
#define D_DB__7__PORT 5u
#define D_DB__7__SHIFT 7u
#define D_DB__AG CYREG_PRT5_AG
#define D_DB__AMUX CYREG_PRT5_AMUX
#define D_DB__BIE CYREG_PRT5_BIE
#define D_DB__BIT_MASK CYREG_PRT5_BIT_MASK
#define D_DB__BYP CYREG_PRT5_BYP
#define D_DB__CTL CYREG_PRT5_CTL
#define D_DB__DM0 CYREG_PRT5_DM0
#define D_DB__DM1 CYREG_PRT5_DM1
#define D_DB__DM2 CYREG_PRT5_DM2
#define D_DB__DR CYREG_PRT5_DR
#define D_DB__INP_DIS CYREG_PRT5_INP_DIS
#define D_DB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define D_DB__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define D_DB__LCD_EN CYREG_PRT5_LCD_EN
#define D_DB__MASK 0xFFu
#define D_DB__PORT 5u
#define D_DB__PRT CYREG_PRT5_PRT
#define D_DB__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define D_DB__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define D_DB__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define D_DB__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define D_DB__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define D_DB__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define D_DB__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define D_DB__PS CYREG_PRT5_PS
#define D_DB__SHIFT 0u
#define D_DB__SLW CYREG_PRT5_SLW

/* D_RD */
#define D_RD__0__INTTYPE CYREG_PICU12_INTTYPE6
#define D_RD__0__MASK 0x40u
#define D_RD__0__PC CYREG_PRT12_PC6
#define D_RD__0__PORT 12u
#define D_RD__0__SHIFT 6u
#define D_RD__AG CYREG_PRT12_AG
#define D_RD__BIE CYREG_PRT12_BIE
#define D_RD__BIT_MASK CYREG_PRT12_BIT_MASK
#define D_RD__BYP CYREG_PRT12_BYP
#define D_RD__DM0 CYREG_PRT12_DM0
#define D_RD__DM1 CYREG_PRT12_DM1
#define D_RD__DM2 CYREG_PRT12_DM2
#define D_RD__DR CYREG_PRT12_DR
#define D_RD__INP_DIS CYREG_PRT12_INP_DIS
#define D_RD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D_RD__MASK 0x40u
#define D_RD__PORT 12u
#define D_RD__PRT CYREG_PRT12_PRT
#define D_RD__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D_RD__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D_RD__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D_RD__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D_RD__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D_RD__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D_RD__PS CYREG_PRT12_PS
#define D_RD__SHIFT 6u
#define D_RD__SIO_CFG CYREG_PRT12_SIO_CFG
#define D_RD__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D_RD__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D_RD__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D_RD__SLW CYREG_PRT12_SLW

/* D_RS */
#define D_RS__0__INTTYPE CYREG_PICU12_INTTYPE4
#define D_RS__0__MASK 0x10u
#define D_RS__0__PC CYREG_PRT12_PC4
#define D_RS__0__PORT 12u
#define D_RS__0__SHIFT 4u
#define D_RS__AG CYREG_PRT12_AG
#define D_RS__BIE CYREG_PRT12_BIE
#define D_RS__BIT_MASK CYREG_PRT12_BIT_MASK
#define D_RS__BYP CYREG_PRT12_BYP
#define D_RS__DM0 CYREG_PRT12_DM0
#define D_RS__DM1 CYREG_PRT12_DM1
#define D_RS__DM2 CYREG_PRT12_DM2
#define D_RS__DR CYREG_PRT12_DR
#define D_RS__INP_DIS CYREG_PRT12_INP_DIS
#define D_RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D_RS__MASK 0x10u
#define D_RS__PORT 12u
#define D_RS__PRT CYREG_PRT12_PRT
#define D_RS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D_RS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D_RS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D_RS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D_RS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D_RS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D_RS__PS CYREG_PRT12_PS
#define D_RS__SHIFT 4u
#define D_RS__SIO_CFG CYREG_PRT12_SIO_CFG
#define D_RS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D_RS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D_RS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D_RS__SLW CYREG_PRT12_SLW

/* D_WR */
#define D_WR__0__INTTYPE CYREG_PICU12_INTTYPE5
#define D_WR__0__MASK 0x20u
#define D_WR__0__PC CYREG_PRT12_PC5
#define D_WR__0__PORT 12u
#define D_WR__0__SHIFT 5u
#define D_WR__AG CYREG_PRT12_AG
#define D_WR__BIE CYREG_PRT12_BIE
#define D_WR__BIT_MASK CYREG_PRT12_BIT_MASK
#define D_WR__BYP CYREG_PRT12_BYP
#define D_WR__DM0 CYREG_PRT12_DM0
#define D_WR__DM1 CYREG_PRT12_DM1
#define D_WR__DM2 CYREG_PRT12_DM2
#define D_WR__DR CYREG_PRT12_DR
#define D_WR__INP_DIS CYREG_PRT12_INP_DIS
#define D_WR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D_WR__MASK 0x20u
#define D_WR__PORT 12u
#define D_WR__PRT CYREG_PRT12_PRT
#define D_WR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D_WR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D_WR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D_WR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D_WR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D_WR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D_WR__PS CYREG_PRT12_PS
#define D_WR__SHIFT 5u
#define D_WR__SIO_CFG CYREG_PRT12_SIO_CFG
#define D_WR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D_WR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D_WR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D_WR__SLW CYREG_PRT12_SLW

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LED3__0__MASK 0x04u
#define LED3__0__PC CYREG_PRT6_PC2
#define LED3__0__PORT 6u
#define LED3__0__SHIFT 2u
#define LED3__AG CYREG_PRT6_AG
#define LED3__AMUX CYREG_PRT6_AMUX
#define LED3__BIE CYREG_PRT6_BIE
#define LED3__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED3__BYP CYREG_PRT6_BYP
#define LED3__CTL CYREG_PRT6_CTL
#define LED3__DM0 CYREG_PRT6_DM0
#define LED3__DM1 CYREG_PRT6_DM1
#define LED3__DM2 CYREG_PRT6_DM2
#define LED3__DR CYREG_PRT6_DR
#define LED3__INP_DIS CYREG_PRT6_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT6_LCD_EN
#define LED3__MASK 0x04u
#define LED3__PORT 6u
#define LED3__PRT CYREG_PRT6_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED3__PS CYREG_PRT6_PS
#define LED3__SHIFT 2u
#define LED3__SLW CYREG_PRT6_SLW

/* LED4 */
#define LED4__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED4__0__MASK 0x08u
#define LED4__0__PC CYREG_PRT6_PC3
#define LED4__0__PORT 6u
#define LED4__0__SHIFT 3u
#define LED4__AG CYREG_PRT6_AG
#define LED4__AMUX CYREG_PRT6_AMUX
#define LED4__BIE CYREG_PRT6_BIE
#define LED4__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED4__BYP CYREG_PRT6_BYP
#define LED4__CTL CYREG_PRT6_CTL
#define LED4__DM0 CYREG_PRT6_DM0
#define LED4__DM1 CYREG_PRT6_DM1
#define LED4__DM2 CYREG_PRT6_DM2
#define LED4__DR CYREG_PRT6_DR
#define LED4__INP_DIS CYREG_PRT6_INP_DIS
#define LED4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT6_LCD_EN
#define LED4__MASK 0x08u
#define LED4__PORT 6u
#define LED4__PRT CYREG_PRT6_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED4__PS CYREG_PRT6_PS
#define LED4__SHIFT 3u
#define LED4__SLW CYREG_PRT6_SLW

/* T_CS */
#define T_CS__0__INTTYPE CYREG_PICU12_INTTYPE2
#define T_CS__0__MASK 0x04u
#define T_CS__0__PC CYREG_PRT12_PC2
#define T_CS__0__PORT 12u
#define T_CS__0__SHIFT 2u
#define T_CS__AG CYREG_PRT12_AG
#define T_CS__BIE CYREG_PRT12_BIE
#define T_CS__BIT_MASK CYREG_PRT12_BIT_MASK
#define T_CS__BYP CYREG_PRT12_BYP
#define T_CS__DM0 CYREG_PRT12_DM0
#define T_CS__DM1 CYREG_PRT12_DM1
#define T_CS__DM2 CYREG_PRT12_DM2
#define T_CS__DR CYREG_PRT12_DR
#define T_CS__INP_DIS CYREG_PRT12_INP_DIS
#define T_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define T_CS__MASK 0x04u
#define T_CS__PORT 12u
#define T_CS__PRT CYREG_PRT12_PRT
#define T_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define T_CS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define T_CS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define T_CS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define T_CS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define T_CS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define T_CS__PS CYREG_PRT12_PS
#define T_CS__SHIFT 2u
#define T_CS__SIO_CFG CYREG_PRT12_SIO_CFG
#define T_CS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define T_CS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define T_CS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define T_CS__SLW CYREG_PRT12_SLW

/* T_DO */
#define T_DO__0__INTTYPE CYREG_PICU12_INTTYPE0
#define T_DO__0__MASK 0x01u
#define T_DO__0__PC CYREG_PRT12_PC0
#define T_DO__0__PORT 12u
#define T_DO__0__SHIFT 0u
#define T_DO__AG CYREG_PRT12_AG
#define T_DO__BIE CYREG_PRT12_BIE
#define T_DO__BIT_MASK CYREG_PRT12_BIT_MASK
#define T_DO__BYP CYREG_PRT12_BYP
#define T_DO__DM0 CYREG_PRT12_DM0
#define T_DO__DM1 CYREG_PRT12_DM1
#define T_DO__DM2 CYREG_PRT12_DM2
#define T_DO__DR CYREG_PRT12_DR
#define T_DO__INP_DIS CYREG_PRT12_INP_DIS
#define T_DO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define T_DO__MASK 0x01u
#define T_DO__PORT 12u
#define T_DO__PRT CYREG_PRT12_PRT
#define T_DO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define T_DO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define T_DO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define T_DO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define T_DO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define T_DO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define T_DO__PS CYREG_PRT12_PS
#define T_DO__SHIFT 0u
#define T_DO__SIO_CFG CYREG_PRT12_SIO_CFG
#define T_DO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define T_DO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define T_DO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define T_DO__SLW CYREG_PRT12_SLW

/* D_RST */
#define D_RST__0__INTTYPE CYREG_PICU6_INTTYPE0
#define D_RST__0__MASK 0x01u
#define D_RST__0__PC CYREG_PRT6_PC0
#define D_RST__0__PORT 6u
#define D_RST__0__SHIFT 0u
#define D_RST__AG CYREG_PRT6_AG
#define D_RST__AMUX CYREG_PRT6_AMUX
#define D_RST__BIE CYREG_PRT6_BIE
#define D_RST__BIT_MASK CYREG_PRT6_BIT_MASK
#define D_RST__BYP CYREG_PRT6_BYP
#define D_RST__CTL CYREG_PRT6_CTL
#define D_RST__DM0 CYREG_PRT6_DM0
#define D_RST__DM1 CYREG_PRT6_DM1
#define D_RST__DM2 CYREG_PRT6_DM2
#define D_RST__DR CYREG_PRT6_DR
#define D_RST__INP_DIS CYREG_PRT6_INP_DIS
#define D_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define D_RST__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define D_RST__LCD_EN CYREG_PRT6_LCD_EN
#define D_RST__MASK 0x01u
#define D_RST__PORT 6u
#define D_RST__PRT CYREG_PRT6_PRT
#define D_RST__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define D_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define D_RST__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define D_RST__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define D_RST__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define D_RST__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define D_RST__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define D_RST__PS CYREG_PRT6_PS
#define D_RST__SHIFT 0u
#define D_RST__SLW CYREG_PRT6_SLW

/* T_CLK */
#define T_CLK__0__INTTYPE CYREG_PICU12_INTTYPE3
#define T_CLK__0__MASK 0x08u
#define T_CLK__0__PC CYREG_PRT12_PC3
#define T_CLK__0__PORT 12u
#define T_CLK__0__SHIFT 3u
#define T_CLK__AG CYREG_PRT12_AG
#define T_CLK__BIE CYREG_PRT12_BIE
#define T_CLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define T_CLK__BYP CYREG_PRT12_BYP
#define T_CLK__DM0 CYREG_PRT12_DM0
#define T_CLK__DM1 CYREG_PRT12_DM1
#define T_CLK__DM2 CYREG_PRT12_DM2
#define T_CLK__DR CYREG_PRT12_DR
#define T_CLK__INP_DIS CYREG_PRT12_INP_DIS
#define T_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define T_CLK__MASK 0x08u
#define T_CLK__PORT 12u
#define T_CLK__PRT CYREG_PRT12_PRT
#define T_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define T_CLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define T_CLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define T_CLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define T_CLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define T_CLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define T_CLK__PS CYREG_PRT12_PS
#define T_CLK__SHIFT 3u
#define T_CLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define T_CLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define T_CLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define T_CLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define T_CLK__SLW CYREG_PRT12_SLW

/* T_DIN */
#define T_DIN__0__INTTYPE CYREG_PICU12_INTTYPE1
#define T_DIN__0__MASK 0x02u
#define T_DIN__0__PC CYREG_PRT12_PC1
#define T_DIN__0__PORT 12u
#define T_DIN__0__SHIFT 1u
#define T_DIN__AG CYREG_PRT12_AG
#define T_DIN__BIE CYREG_PRT12_BIE
#define T_DIN__BIT_MASK CYREG_PRT12_BIT_MASK
#define T_DIN__BYP CYREG_PRT12_BYP
#define T_DIN__DM0 CYREG_PRT12_DM0
#define T_DIN__DM1 CYREG_PRT12_DM1
#define T_DIN__DM2 CYREG_PRT12_DM2
#define T_DIN__DR CYREG_PRT12_DR
#define T_DIN__INP_DIS CYREG_PRT12_INP_DIS
#define T_DIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define T_DIN__MASK 0x02u
#define T_DIN__PORT 12u
#define T_DIN__PRT CYREG_PRT12_PRT
#define T_DIN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define T_DIN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define T_DIN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define T_DIN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define T_DIN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define T_DIN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define T_DIN__PS CYREG_PRT12_PS
#define T_DIN__SHIFT 1u
#define T_DIN__SIO_CFG CYREG_PRT12_SIO_CFG
#define T_DIN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define T_DIN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define T_DIN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define T_DIN__SLW CYREG_PRT12_SLW

/* T_IRQ */
#define T_IRQ__0__INTTYPE CYREG_PICU3_INTTYPE0
#define T_IRQ__0__MASK 0x01u
#define T_IRQ__0__PC CYREG_PRT3_PC0
#define T_IRQ__0__PORT 3u
#define T_IRQ__0__SHIFT 0u
#define T_IRQ__AG CYREG_PRT3_AG
#define T_IRQ__AMUX CYREG_PRT3_AMUX
#define T_IRQ__BIE CYREG_PRT3_BIE
#define T_IRQ__BIT_MASK CYREG_PRT3_BIT_MASK
#define T_IRQ__BYP CYREG_PRT3_BYP
#define T_IRQ__CTL CYREG_PRT3_CTL
#define T_IRQ__DM0 CYREG_PRT3_DM0
#define T_IRQ__DM1 CYREG_PRT3_DM1
#define T_IRQ__DM2 CYREG_PRT3_DM2
#define T_IRQ__DR CYREG_PRT3_DR
#define T_IRQ__INP_DIS CYREG_PRT3_INP_DIS
#define T_IRQ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define T_IRQ__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define T_IRQ__LCD_EN CYREG_PRT3_LCD_EN
#define T_IRQ__MASK 0x01u
#define T_IRQ__PORT 3u
#define T_IRQ__PRT CYREG_PRT3_PRT
#define T_IRQ__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define T_IRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define T_IRQ__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define T_IRQ__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define T_IRQ__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define T_IRQ__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define T_IRQ__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define T_IRQ__PS CYREG_PRT3_PS
#define T_IRQ__SHIFT 0u
#define T_IRQ__SLW CYREG_PRT3_SLW

/* Clock_G */
#define Clock_G__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_G__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_G__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_G__CFG2_SRC_SEL_MASK 0x07u
#define Clock_G__INDEX 0x01u
#define Clock_G__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_G__PM_ACT_MSK 0x02u
#define Clock_G__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_G__PM_STBY_MSK 0x02u

/* Clock_LCD */
#define Clock_LCD__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_LCD__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_LCD__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_LCD__CFG2_SRC_SEL_MASK 0x07u
#define Clock_LCD__INDEX 0x00u
#define Clock_LCD__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_LCD__PM_ACT_MSK 0x01u
#define Clock_LCD__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_LCD__PM_STBY_MSK 0x01u

/* GlitchFilter */
#define GlitchFilter_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define GlitchFilter_genblk2_Counter0_DP_u0__A0_REG CYREG_B1_UDB11_A0
#define GlitchFilter_genblk2_Counter0_DP_u0__A1_REG CYREG_B1_UDB11_A1
#define GlitchFilter_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define GlitchFilter_genblk2_Counter0_DP_u0__D0_REG CYREG_B1_UDB11_D0
#define GlitchFilter_genblk2_Counter0_DP_u0__D1_REG CYREG_B1_UDB11_D1
#define GlitchFilter_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define GlitchFilter_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define GlitchFilter_genblk2_Counter0_DP_u0__F0_REG CYREG_B1_UDB11_F0
#define GlitchFilter_genblk2_Counter0_DP_u0__F1_REG CYREG_B1_UDB11_F1

/* GraphicLCDIntf */
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define GraphicLCDIntf_GraphLcd8_Lsb__A0_REG CYREG_B1_UDB10_A0
#define GraphicLCDIntf_GraphLcd8_Lsb__A1_REG CYREG_B1_UDB10_A1
#define GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define GraphicLCDIntf_GraphLcd8_Lsb__D0_REG CYREG_B1_UDB10_D0
#define GraphicLCDIntf_GraphLcd8_Lsb__D1_REG CYREG_B1_UDB10_D1
#define GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define GraphicLCDIntf_GraphLcd8_Lsb__F0_REG CYREG_B1_UDB10_F0
#define GraphicLCDIntf_GraphLcd8_Lsb__F1_REG CYREG_B1_UDB10_F1
#define GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG CYREG_B1_UDB10_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG CYREG_B1_UDB10_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG CYREG_B1_UDB10_MSK
#define GraphicLCDIntf_LsbReg__0__MASK 0x01u
#define GraphicLCDIntf_LsbReg__0__POS 0
#define GraphicLCDIntf_LsbReg__1__MASK 0x02u
#define GraphicLCDIntf_LsbReg__1__POS 1
#define GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define GraphicLCDIntf_LsbReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define GraphicLCDIntf_LsbReg__2__MASK 0x04u
#define GraphicLCDIntf_LsbReg__2__POS 2
#define GraphicLCDIntf_LsbReg__3__MASK 0x08u
#define GraphicLCDIntf_LsbReg__3__POS 3
#define GraphicLCDIntf_LsbReg__4__MASK 0x10u
#define GraphicLCDIntf_LsbReg__4__POS 4
#define GraphicLCDIntf_LsbReg__5__MASK 0x20u
#define GraphicLCDIntf_LsbReg__5__POS 5
#define GraphicLCDIntf_LsbReg__6__MASK 0x40u
#define GraphicLCDIntf_LsbReg__6__POS 6
#define GraphicLCDIntf_LsbReg__7__MASK 0x80u
#define GraphicLCDIntf_LsbReg__7__POS 7
#define GraphicLCDIntf_LsbReg__MASK 0xFFu
#define GraphicLCDIntf_LsbReg__MASK_REG CYREG_B1_UDB10_MSK
#define GraphicLCDIntf_LsbReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define GraphicLCDIntf_LsbReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define GraphicLCDIntf_LsbReg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define GraphicLCDIntf_LsbReg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define GraphicLCDIntf_LsbReg__STATUS_REG CYREG_B1_UDB10_ST
#define GraphicLCDIntf_StsReg__0__MASK 0x01u
#define GraphicLCDIntf_StsReg__0__POS 0
#define GraphicLCDIntf_StsReg__1__MASK 0x02u
#define GraphicLCDIntf_StsReg__1__POS 1
#define GraphicLCDIntf_StsReg__MASK 0x03u
#define GraphicLCDIntf_StsReg__MASK_REG CYREG_B1_UDB11_MSK
#define GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define GraphicLCDIntf_StsReg__STATUS_REG CYREG_B1_UDB11_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 63000000U
#define BCLK__BUS_CLK__KHZ 63000U
#define BCLK__BUS_CLK__MHZ 63U
#define CY_PROJECT_NAME "TFT_test"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
