//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_30
.address_size 64

	// .globl	addexchange

.visible .entry addexchange(
	.param .u64 addexchange_param_0,
	.param .u64 addexchange_param_1,
	.param .u64 addexchange_param_2,
	.param .u64 addexchange_param_3,
	.param .u64 addexchange_param_4,
	.param .u64 addexchange_param_5,
	.param .u64 addexchange_param_6,
	.param .f32 addexchange_param_7,
	.param .u64 addexchange_param_8,
	.param .u64 addexchange_param_9,
	.param .f32 addexchange_param_10,
	.param .f32 addexchange_param_11,
	.param .f32 addexchange_param_12,
	.param .u32 addexchange_param_13,
	.param .u32 addexchange_param_14,
	.param .u32 addexchange_param_15,
	.param .u8 addexchange_param_16
)
{
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<21>;
	.reg .f32 	%f<169>;
	.reg .b32 	%r<256>;
	.reg .b64 	%rd<108>;


	ld.param.u64 	%rd7, [addexchange_param_0];
	ld.param.u64 	%rd8, [addexchange_param_1];
	ld.param.u64 	%rd9, [addexchange_param_2];
	ld.param.u64 	%rd10, [addexchange_param_3];
	ld.param.u64 	%rd11, [addexchange_param_4];
	ld.param.u64 	%rd12, [addexchange_param_5];
	ld.param.u64 	%rd13, [addexchange_param_6];
	ld.param.f32 	%f167, [addexchange_param_7];
	ld.param.u64 	%rd14, [addexchange_param_8];
	ld.param.u64 	%rd15, [addexchange_param_9];
	ld.param.f32 	%f84, [addexchange_param_10];
	ld.param.f32 	%f85, [addexchange_param_11];
	ld.param.f32 	%f86, [addexchange_param_12];
	ld.param.u32 	%r53, [addexchange_param_13];
	ld.param.u32 	%r54, [addexchange_param_14];
	ld.param.u32 	%r55, [addexchange_param_15];
	ld.param.u8 	%rs2, [addexchange_param_16];
	mov.u32 	%r56, %ntid.x;
	mov.u32 	%r57, %ctaid.x;
	mov.u32 	%r58, %tid.x;
	mad.lo.s32 	%r1, %r56, %r57, %r58;
	mov.u32 	%r59, %ntid.y;
	mov.u32 	%r60, %ctaid.y;
	mov.u32 	%r61, %tid.y;
	mad.lo.s32 	%r2, %r59, %r60, %r61;
	mov.u32 	%r62, %ntid.z;
	mov.u32 	%r63, %ctaid.z;
	mov.u32 	%r64, %tid.z;
	mad.lo.s32 	%r3, %r62, %r63, %r64;
	setp.ge.s32	%p1, %r2, %r54;
	setp.ge.s32	%p2, %r1, %r53;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r55;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_57;

	cvta.to.global.u64 	%rd16, %rd12;
	cvta.to.global.u64 	%rd17, %rd11;
	cvta.to.global.u64 	%rd18, %rd10;
	mad.lo.s32 	%r65, %r3, %r54, %r2;
	mad.lo.s32 	%r66, %r65, %r53, %r1;
	mul.wide.s32 	%rd19, %r66, 4;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd17, %rd19;
	add.s64 	%rd22, %rd16, %rd19;
	ld.global.f32 	%f1, [%rd20];
	ld.global.f32 	%f2, [%rd21];
	mul.f32 	%f87, %f2, %f2;
	fma.rn.f32 	%f88, %f1, %f1, %f87;
	ld.global.f32 	%f3, [%rd22];
	fma.rn.f32 	%f89, %f3, %f3, %f88;
	setp.eq.f32	%p6, %f89, 0f00000000;
	@%p6 bra 	BB0_57;

	cvta.to.global.u64 	%rd23, %rd15;
	cvt.s64.s32	%rd24, %r66;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u8 	%rs1, [%rd25];
	cvt.u32.u16	%r81, %rs1;
	and.b32  	%r4, %r81, 255;
	and.b16  	%rs3, %rs2, 1;
	setp.eq.b16	%p7, %rs3, 1;
	add.s32 	%r5, %r1, -1;
	@!%p7 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_3:
	rem.s32 	%r82, %r5, %r53;
	add.s32 	%r83, %r82, %r53;
	rem.s32 	%r244, %r83, %r53;
	bra.uni 	BB0_5;

BB0_4:
	mov.u32 	%r84, 0;
	max.s32 	%r244, %r5, %r84;

BB0_5:
	mad.lo.s32 	%r94, %r65, %r53, %r244;
	cvt.s64.s32	%rd1, %r94;
	mul.wide.s32 	%rd27, %r94, 4;
	add.s64 	%rd28, %rd18, %rd27;
	add.s64 	%rd30, %rd17, %rd27;
	add.s64 	%rd32, %rd16, %rd27;
	ld.global.f32 	%f146, [%rd28];
	ld.global.f32 	%f147, [%rd30];
	ld.global.f32 	%f148, [%rd32];
	mul.f32 	%f90, %f147, %f147;
	fma.rn.f32 	%f91, %f146, %f146, %f90;
	fma.rn.f32 	%f92, %f148, %f148, %f91;
	setp.neu.f32	%p8, %f92, 0f00000000;
	@%p8 bra 	BB0_7;

	mov.f32 	%f148, %f3;
	mov.f32 	%f147, %f2;
	mov.f32 	%f146, %f1;

BB0_7:
	add.s64 	%rd34, %rd23, %rd1;
	ld.global.u8 	%rs4, [%rd34];
	setp.gt.u16	%p9, %rs4, %rs1;
	cvt.u32.u16	%r9, %rs4;
	@%p9 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	add.s32 	%r98, %r9, 1;
	mul.lo.s32 	%r99, %r98, %r9;
	shr.u32 	%r100, %r99, 1;
	add.s32 	%r245, %r100, %r4;
	bra.uni 	BB0_10;

BB0_8:
	add.s32 	%r95, %r4, 1;
	mul.lo.s32 	%r96, %r95, %r4;
	shr.u32 	%r97, %r96, 1;
	add.s32 	%r245, %r9, %r97;

BB0_10:
	setp.eq.b16	%p10, %rs3, 1;
	cvta.to.global.u64 	%rd35, %rd14;
	mul.wide.s32 	%rd36, %r245, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.f32 	%f93, [%rd37];
	mul.f32 	%f94, %f93, %f84;
	sub.f32 	%f95, %f146, %f1;
	sub.f32 	%f96, %f147, %f2;
	sub.f32 	%f97, %f148, %f3;
	fma.rn.f32 	%f13, %f95, %f94, 0f00000000;
	fma.rn.f32 	%f14, %f96, %f94, 0f00000000;
	fma.rn.f32 	%f15, %f97, %f94, 0f00000000;
	add.s32 	%r13, %r1, 1;
	@!%p10 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_11:
	rem.s32 	%r105, %r13, %r53;
	add.s32 	%r106, %r105, %r53;
	rem.s32 	%r246, %r106, %r53;
	bra.uni 	BB0_13;

BB0_12:
	add.s32 	%r107, %r53, -1;
	min.s32 	%r246, %r13, %r107;

BB0_13:
	mad.lo.s32 	%r117, %r65, %r53, %r246;
	cvt.s64.s32	%rd2, %r117;
	mul.wide.s32 	%rd39, %r117, 4;
	add.s64 	%rd40, %rd18, %rd39;
	add.s64 	%rd42, %rd17, %rd39;
	add.s64 	%rd44, %rd16, %rd39;
	ld.global.f32 	%f149, [%rd40];
	ld.global.f32 	%f150, [%rd42];
	ld.global.f32 	%f151, [%rd44];
	mul.f32 	%f98, %f150, %f150;
	fma.rn.f32 	%f99, %f149, %f149, %f98;
	fma.rn.f32 	%f100, %f151, %f151, %f99;
	setp.neu.f32	%p11, %f100, 0f00000000;
	@%p11 bra 	BB0_15;

	mov.f32 	%f151, %f3;
	mov.f32 	%f150, %f2;
	mov.f32 	%f149, %f1;

BB0_15:
	add.s64 	%rd46, %rd23, %rd2;
	ld.global.u8 	%rs7, [%rd46];
	setp.gt.u16	%p12, %rs7, %rs1;
	cvt.u32.u16	%r17, %rs7;
	@%p12 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_17:
	add.s32 	%r121, %r17, 1;
	mul.lo.s32 	%r122, %r121, %r17;
	shr.u32 	%r123, %r122, 1;
	add.s32 	%r247, %r123, %r4;
	bra.uni 	BB0_18;

BB0_16:
	add.s32 	%r118, %r4, 1;
	mul.lo.s32 	%r119, %r118, %r4;
	shr.u32 	%r120, %r119, 1;
	add.s32 	%r247, %r17, %r120;

BB0_18:
	mul.wide.s32 	%rd48, %r247, 4;
	add.s64 	%rd49, %rd35, %rd48;
	ld.global.f32 	%f101, [%rd49];
	mul.f32 	%f102, %f101, %f84;
	sub.f32 	%f103, %f149, %f1;
	sub.f32 	%f104, %f150, %f2;
	sub.f32 	%f105, %f151, %f3;
	fma.rn.f32 	%f25, %f103, %f102, %f13;
	fma.rn.f32 	%f26, %f104, %f102, %f14;
	fma.rn.f32 	%f27, %f105, %f102, %f15;
	and.b16  	%rs9, %rs2, 2;
	setp.eq.s16	%p13, %rs9, 0;
	add.s32 	%r21, %r2, -1;
	@%p13 bra 	BB0_20;

	rem.s32 	%r128, %r21, %r54;
	add.s32 	%r129, %r128, %r54;
	rem.s32 	%r248, %r129, %r54;
	bra.uni 	BB0_21;

BB0_20:
	mov.u32 	%r130, 0;
	max.s32 	%r248, %r21, %r130;

BB0_21:
	mad.lo.s32 	%r135, %r3, %r54, %r248;
	mad.lo.s32 	%r140, %r135, %r53, %r1;
	cvt.s64.s32	%rd3, %r140;
	mul.wide.s32 	%rd51, %r140, 4;
	add.s64 	%rd52, %rd18, %rd51;
	add.s64 	%rd54, %rd17, %rd51;
	add.s64 	%rd56, %rd16, %rd51;
	ld.global.f32 	%f152, [%rd52];
	ld.global.f32 	%f153, [%rd54];
	ld.global.f32 	%f154, [%rd56];
	mul.f32 	%f106, %f153, %f153;
	fma.rn.f32 	%f107, %f152, %f152, %f106;
	fma.rn.f32 	%f108, %f154, %f154, %f107;
	setp.neu.f32	%p14, %f108, 0f00000000;
	@%p14 bra 	BB0_23;

	mov.f32 	%f154, %f3;
	mov.f32 	%f153, %f2;
	mov.f32 	%f152, %f1;

BB0_23:
	add.s64 	%rd58, %rd23, %rd3;
	ld.global.u8 	%rs10, [%rd58];
	setp.gt.u16	%p15, %rs10, %rs1;
	cvt.u32.u16	%r25, %rs10;
	@%p15 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	add.s32 	%r144, %r25, 1;
	mul.lo.s32 	%r145, %r144, %r25;
	shr.u32 	%r146, %r145, 1;
	add.s32 	%r249, %r146, %r4;
	bra.uni 	BB0_26;

BB0_24:
	add.s32 	%r141, %r4, 1;
	mul.lo.s32 	%r142, %r141, %r4;
	shr.u32 	%r143, %r142, 1;
	add.s32 	%r249, %r25, %r143;

BB0_26:
	mul.wide.s32 	%rd60, %r249, 4;
	add.s64 	%rd61, %rd35, %rd60;
	ld.global.f32 	%f109, [%rd61];
	mul.f32 	%f110, %f109, %f85;
	sub.f32 	%f111, %f152, %f1;
	sub.f32 	%f112, %f153, %f2;
	sub.f32 	%f113, %f154, %f3;
	fma.rn.f32 	%f37, %f111, %f110, %f25;
	fma.rn.f32 	%f38, %f112, %f110, %f26;
	fma.rn.f32 	%f39, %f113, %f110, %f27;
	add.s32 	%r29, %r2, 1;
	@%p13 bra 	BB0_28;

	rem.s32 	%r151, %r29, %r54;
	add.s32 	%r152, %r151, %r54;
	rem.s32 	%r250, %r152, %r54;
	bra.uni 	BB0_29;

BB0_28:
	add.s32 	%r153, %r54, -1;
	min.s32 	%r250, %r29, %r153;

BB0_29:
	mad.lo.s32 	%r158, %r3, %r54, %r250;
	mad.lo.s32 	%r163, %r158, %r53, %r1;
	cvt.s64.s32	%rd4, %r163;
	mul.wide.s32 	%rd63, %r163, 4;
	add.s64 	%rd64, %rd18, %rd63;
	add.s64 	%rd66, %rd17, %rd63;
	add.s64 	%rd68, %rd16, %rd63;
	ld.global.f32 	%f155, [%rd64];
	ld.global.f32 	%f156, [%rd66];
	ld.global.f32 	%f157, [%rd68];
	mul.f32 	%f114, %f156, %f156;
	fma.rn.f32 	%f115, %f155, %f155, %f114;
	fma.rn.f32 	%f116, %f157, %f157, %f115;
	setp.neu.f32	%p17, %f116, 0f00000000;
	@%p17 bra 	BB0_31;

	mov.f32 	%f157, %f3;
	mov.f32 	%f156, %f2;
	mov.f32 	%f155, %f1;

BB0_31:
	add.s64 	%rd70, %rd23, %rd4;
	ld.global.u8 	%rs13, [%rd70];
	setp.gt.u16	%p18, %rs13, %rs1;
	cvt.u32.u16	%r33, %rs13;
	@%p18 bra 	BB0_33;
	bra.uni 	BB0_32;

BB0_33:
	add.s32 	%r167, %r33, 1;
	mul.lo.s32 	%r168, %r167, %r33;
	shr.u32 	%r169, %r168, 1;
	add.s32 	%r251, %r169, %r4;
	bra.uni 	BB0_34;

BB0_32:
	add.s32 	%r164, %r4, 1;
	mul.lo.s32 	%r165, %r164, %r4;
	shr.u32 	%r166, %r165, 1;
	add.s32 	%r251, %r33, %r166;

BB0_34:
	mul.wide.s32 	%rd72, %r251, 4;
	add.s64 	%rd73, %rd35, %rd72;
	ld.global.f32 	%f117, [%rd73];
	mul.f32 	%f118, %f117, %f85;
	sub.f32 	%f119, %f155, %f1;
	sub.f32 	%f120, %f156, %f2;
	sub.f32 	%f121, %f157, %f3;
	fma.rn.f32 	%f164, %f119, %f118, %f37;
	fma.rn.f32 	%f165, %f120, %f118, %f38;
	fma.rn.f32 	%f166, %f121, %f118, %f39;
	setp.eq.s32	%p19, %r55, 1;
	@%p19 bra 	BB0_52;

	and.b16  	%rs15, %rs2, 4;
	setp.eq.s16	%p20, %rs15, 0;
	add.s32 	%r37, %r3, -1;
	@%p20 bra 	BB0_37;

	rem.s32 	%r174, %r37, %r55;
	add.s32 	%r175, %r174, %r55;
	rem.s32 	%r252, %r175, %r55;
	bra.uni 	BB0_38;

BB0_37:
	mov.u32 	%r176, 0;
	max.s32 	%r252, %r37, %r176;

BB0_38:
	mad.lo.s32 	%r181, %r252, %r54, %r2;
	mad.lo.s32 	%r186, %r181, %r53, %r1;
	cvt.s64.s32	%rd5, %r186;
	mul.wide.s32 	%rd75, %r186, 4;
	add.s64 	%rd76, %rd18, %rd75;
	add.s64 	%rd78, %rd17, %rd75;
	add.s64 	%rd80, %rd16, %rd75;
	ld.global.f32 	%f158, [%rd76];
	ld.global.f32 	%f159, [%rd78];
	ld.global.f32 	%f160, [%rd80];
	mul.f32 	%f122, %f159, %f159;
	fma.rn.f32 	%f123, %f158, %f158, %f122;
	fma.rn.f32 	%f124, %f160, %f160, %f123;
	setp.neu.f32	%p21, %f124, 0f00000000;
	@%p21 bra 	BB0_40;

	mov.f32 	%f160, %f3;
	mov.f32 	%f159, %f2;
	mov.f32 	%f158, %f1;

BB0_40:
	add.s64 	%rd82, %rd23, %rd5;
	ld.global.u8 	%rs16, [%rd82];
	setp.gt.u16	%p22, %rs16, %rs1;
	cvt.u32.u16	%r41, %rs16;
	@%p22 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_42:
	add.s32 	%r190, %r41, 1;
	mul.lo.s32 	%r191, %r190, %r41;
	shr.u32 	%r192, %r191, 1;
	add.s32 	%r253, %r192, %r4;
	bra.uni 	BB0_43;

BB0_41:
	add.s32 	%r187, %r4, 1;
	mul.lo.s32 	%r188, %r187, %r4;
	shr.u32 	%r189, %r188, 1;
	add.s32 	%r253, %r41, %r189;

BB0_43:
	mul.wide.s32 	%rd84, %r253, 4;
	add.s64 	%rd85, %rd35, %rd84;
	ld.global.f32 	%f125, [%rd85];
	mul.f32 	%f126, %f125, %f86;
	sub.f32 	%f127, %f158, %f1;
	sub.f32 	%f128, %f159, %f2;
	sub.f32 	%f129, %f160, %f3;
	fma.rn.f32 	%f61, %f127, %f126, %f164;
	fma.rn.f32 	%f62, %f128, %f126, %f165;
	fma.rn.f32 	%f63, %f129, %f126, %f166;
	add.s32 	%r45, %r3, 1;
	@%p20 bra 	BB0_45;

	rem.s32 	%r197, %r45, %r55;
	add.s32 	%r198, %r197, %r55;
	rem.s32 	%r254, %r198, %r55;
	bra.uni 	BB0_46;

BB0_45:
	add.s32 	%r199, %r55, -1;
	min.s32 	%r254, %r45, %r199;

BB0_46:
	mad.lo.s32 	%r204, %r254, %r54, %r2;
	mad.lo.s32 	%r209, %r204, %r53, %r1;
	cvt.s64.s32	%rd6, %r209;
	mul.wide.s32 	%rd87, %r209, 4;
	add.s64 	%rd88, %rd18, %rd87;
	add.s64 	%rd90, %rd17, %rd87;
	add.s64 	%rd92, %rd16, %rd87;
	ld.global.f32 	%f161, [%rd88];
	ld.global.f32 	%f162, [%rd90];
	ld.global.f32 	%f163, [%rd92];
	mul.f32 	%f130, %f162, %f162;
	fma.rn.f32 	%f131, %f161, %f161, %f130;
	fma.rn.f32 	%f132, %f163, %f163, %f131;
	setp.neu.f32	%p24, %f132, 0f00000000;
	@%p24 bra 	BB0_48;

	mov.f32 	%f163, %f3;
	mov.f32 	%f162, %f2;
	mov.f32 	%f161, %f1;

BB0_48:
	add.s64 	%rd94, %rd23, %rd6;
	ld.global.u8 	%rs19, [%rd94];
	setp.gt.u16	%p25, %rs19, %rs1;
	cvt.u32.u16	%r49, %rs19;
	@%p25 bra 	BB0_50;
	bra.uni 	BB0_49;

BB0_50:
	add.s32 	%r213, %r49, 1;
	mul.lo.s32 	%r214, %r213, %r49;
	shr.u32 	%r215, %r214, 1;
	add.s32 	%r255, %r215, %r4;
	bra.uni 	BB0_51;

BB0_49:
	add.s32 	%r210, %r4, 1;
	mul.lo.s32 	%r211, %r210, %r4;
	shr.u32 	%r212, %r211, 1;
	add.s32 	%r255, %r49, %r212;

BB0_51:
	mul.wide.s32 	%rd96, %r255, 4;
	add.s64 	%rd97, %rd35, %rd96;
	ld.global.f32 	%f133, [%rd97];
	mul.f32 	%f134, %f133, %f86;
	sub.f32 	%f135, %f161, %f1;
	sub.f32 	%f136, %f162, %f2;
	sub.f32 	%f137, %f163, %f3;
	fma.rn.f32 	%f164, %f135, %f134, %f61;
	fma.rn.f32 	%f165, %f136, %f134, %f62;
	fma.rn.f32 	%f166, %f137, %f134, %f63;

BB0_52:
	setp.eq.s64	%p26, %rd13, 0;
	@%p26 bra 	BB0_54;

	cvta.to.global.u64 	%rd98, %rd13;
	add.s64 	%rd100, %rd98, %rd19;
	ld.global.f32 	%f138, [%rd100];
	mul.f32 	%f167, %f138, %f167;

BB0_54:
	setp.eq.f32	%p27, %f167, 0f00000000;
	mov.f32 	%f168, 0f00000000;
	@%p27 bra 	BB0_56;

	rcp.rn.f32 	%f168, %f167;

BB0_56:
	cvta.to.global.u64 	%rd101, %rd7;
	add.s64 	%rd103, %rd101, %rd19;
	ld.global.f32 	%f140, [%rd103];
	fma.rn.f32 	%f141, %f164, %f168, %f140;
	st.global.f32 	[%rd103], %f141;
	cvta.to.global.u64 	%rd104, %rd8;
	add.s64 	%rd105, %rd104, %rd19;
	ld.global.f32 	%f142, [%rd105];
	fma.rn.f32 	%f143, %f165, %f168, %f142;
	st.global.f32 	[%rd105], %f143;
	cvta.to.global.u64 	%rd106, %rd9;
	add.s64 	%rd107, %rd106, %rd19;
	ld.global.f32 	%f144, [%rd107];
	fma.rn.f32 	%f145, %f166, %f168, %f144;
	st.global.f32 	[%rd107], %f145;

BB0_57:
	ret;
}


