# compile vhdl design source files
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_microblaze_0_0/sim/DemoSDRAM_microblaze_0_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_dlmb_v10_0/sim/DemoSDRAM_dlmb_v10_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_ilmb_v10_0/sim/DemoSDRAM_ilmb_v10_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_dlmb_bram_if_cntlr_0/sim/DemoSDRAM_dlmb_bram_if_cntlr_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_ilmb_bram_if_cntlr_0/sim/DemoSDRAM_ilmb_bram_if_cntlr_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_lmb_bram_0/DemoSDRAM_lmb_bram_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_mdm_1_0/sim/DemoSDRAM_mdm_1_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_clk_wiz_1_0/DemoSDRAM_clk_wiz_1_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_rst_clk_wiz_1_100M_0/sim/DemoSDRAM_rst_clk_wiz_1_100M_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_axi_amm_bridge_0_0/DemoSDRAM_axi_amm_bridge_0_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ipshared/e147/xlconstant.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_xlconstant_0_2/sim/DemoSDRAM_xlconstant_0_2.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_xbar_0/DemoSDRAM_xbar_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/ip/DemoSDRAM_ila_0_0/sim/DemoSDRAM_ila_0_0.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.ip_user_files/bd/DemoSDRAM/hdl/DemoSDRAM.vhd"
vhdl xil_defaultlib  "../../../artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM_wrapper.vhd"

# Do not sort compile order
nosort
