

================================================================
== Vitis HLS Report for 'pad'
================================================================
* Date:           Sun Jun 20 17:16:21 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sha256
* Solution:       optimize_1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|      755|  0.270 us|  7.550 us|   27|  755|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 21 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 28 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 35 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 42 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 49 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_addr = getelementptr i64 %ctx, i64 0, i64 8" [sha256.cpp:111]   --->   Operation 50 'getelementptr' 'ctx_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.73ns)   --->   "%ctx_load = load i4 %ctx_addr" [sha256.cpp:111]   --->   Operation 51 'load' 'ctx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [sha256.cpp:111]   --->   Operation 52 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (0.73ns)   --->   "%ctx_load = load i4 %ctx_addr" [sha256.cpp:111]   --->   Operation 53 'load' 'ctx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %ctx_load" [sha256.cpp:111]   --->   Operation 54 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = trunc i64 %ctx_load" [sha256.cpp:111]   --->   Operation 55 'trunc' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %p_read_1" [sha256.cpp:111]   --->   Operation 56 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = trunc i64 %ctx_load" [sha256.cpp:111]   --->   Operation 57 'trunc' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %trunc_ln111_2" [sha256.cpp:111]   --->   Operation 58 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.62ns)   --->   "%shl_ln111 = shl i8 1, i8 %zext_ln111_1" [sha256.cpp:111]   --->   Operation 59 'shl' 'shl_ln111' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln111_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_2, i3 0" [sha256.cpp:111]   --->   Operation 60 'bitconcatenate' 'shl_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i6 %shl_ln111_1" [sha256.cpp:111]   --->   Operation 61 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%shl_ln111_2 = shl i64 %zext_ln111, i64 %zext_ln111_2" [sha256.cpp:111]   --->   Operation 62 'shl' 'shl_ln111_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %ctx_load, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 63 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i4 %lshr_ln" [sha256.cpp:111]   --->   Operation 64 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ctx_addr_16 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_3" [sha256.cpp:111]   --->   Operation 65 'getelementptr' 'ctx_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_16, i64 %shl_ln111_2, i8 %shl_ln111" [sha256.cpp:111]   --->   Operation 66 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln112_7 = add i7 %trunc_ln111_1, i7 1" [sha256.cpp:112]   --->   Operation 67 'add' 'add_ln112_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx"   --->   Operation 69 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln112 = add i32 %trunc_ln111, i32 1" [sha256.cpp:112]   --->   Operation 70 'add' 'add_ln112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %add_ln112" [sha256.cpp:112]   --->   Operation 71 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112, i8 15" [sha256.cpp:112]   --->   Operation 72 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 73 [1/1] (0.80ns)   --->   "%icmp_ln113 = icmp_eq  i32 %add_ln112, i32 64" [sha256.cpp:113]   --->   Operation 73 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge, void" [sha256.cpp:113]   --->   Operation 74 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 75 [2/2] (0.67ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 75 'call' 'call_ln114' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 76 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ctx_addr_17 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 77 'getelementptr' 'ctx_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (0.73ns)   --->   "%ctx_load_7 = load i4 %ctx_addr_17" [sha256.cpp:115]   --->   Operation 78 'load' 'ctx_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_6 : Operation 79 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 79 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 7 <SV = 6> <Delay = 2.82>
ST_7 : Operation 80 [1/2] (0.73ns)   --->   "%ctx_load_7 = load i4 %ctx_addr_17" [sha256.cpp:115]   --->   Operation 80 'load' 'ctx_load_7' <Predicate = (icmp_ln113)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_7 : Operation 81 [1/1] (1.36ns)   --->   "%add_ln115 = add i64 %ctx_load_7, i64 512" [sha256.cpp:115]   --->   Operation 81 'add' 'add_ln115' <Predicate = (icmp_ln113)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_17, i64 %add_ln115, i8 255" [sha256.cpp:115]   --->   Operation 82 'store' 'store_ln115' <Predicate = (icmp_ln113)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_7 : Operation 83 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge" [sha256.cpp:117]   --->   Operation 83 'br' 'br_ln117' <Predicate = (icmp_ln113)> <Delay = 0.46>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty = phi i7 0, void, i7 %add_ln112_7, void" [sha256.cpp:112]   --->   Operation 84 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = trunc i7 %empty" [sha256.cpp:111]   --->   Operation 85 'trunc' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i3 %trunc_ln111_3" [sha256.cpp:111]   --->   Operation 86 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.62ns)   --->   "%shl_ln111_3 = shl i8 1, i8 %zext_ln111_4" [sha256.cpp:111]   --->   Operation 87 'shl' 'shl_ln111_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln111_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_3, i3 0" [sha256.cpp:111]   --->   Operation 88 'bitconcatenate' 'shl_ln111_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i6 %shl_ln111_4" [sha256.cpp:111]   --->   Operation 89 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.79ns)   --->   "%shl_ln111_5 = shl i64 %zext_ln111, i64 %zext_ln111_5" [sha256.cpp:111]   --->   Operation 90 'shl' 'shl_ln111_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln111_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 91 'partselect' 'lshr_ln111_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i4 %lshr_ln111_1" [sha256.cpp:111]   --->   Operation 92 'zext' 'zext_ln111_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%ctx_addr_18 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_6" [sha256.cpp:111]   --->   Operation 93 'getelementptr' 'ctx_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_18, i64 %shl_ln111_5, i8 %shl_ln111_3" [sha256.cpp:111]   --->   Operation 94 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 9 <SV = 8> <Delay = 0.73>
ST_9 : Operation 95 [2/2] (0.73ns)   --->   "%ctx_load_8 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 95 'load' 'ctx_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 10 <SV = 9> <Delay = 3.13>
ST_10 : Operation 96 [1/2] (0.73ns)   --->   "%ctx_load_8 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 96 'load' 'ctx_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i64 %ctx_load_8" [sha256.cpp:112]   --->   Operation 97 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i64 %ctx_load_8" [sha256.cpp:112]   --->   Operation 98 'trunc' 'trunc_ln112_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.14ns)   --->   "%add_ln112_1 = add i32 %trunc_ln112, i32 1" [sha256.cpp:112]   --->   Operation 99 'add' 'add_ln112_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.85ns)   --->   "%add_ln112_8 = add i7 %trunc_ln112_1, i7 1" [sha256.cpp:112]   --->   Operation 100 'add' 'add_ln112_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i32 %add_ln112_1" [sha256.cpp:112]   --->   Operation 101 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_1, i8 15" [sha256.cpp:112]   --->   Operation 102 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_10 : Operation 103 [1/1] (0.80ns)   --->   "%icmp_ln113_1 = icmp_eq  i32 %add_ln112_1, i32 64" [sha256.cpp:113]   --->   Operation 103 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_1, void %._crit_edge1, void" [sha256.cpp:113]   --->   Operation 104 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 105 [2/2] (0.67ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 105 'call' 'call_ln114' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 106 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.73>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%ctx_addr_19 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 107 'getelementptr' 'ctx_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [2/2] (0.73ns)   --->   "%ctx_load_9 = load i4 %ctx_addr_19" [sha256.cpp:115]   --->   Operation 108 'load' 'ctx_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_13 : Operation 109 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 109 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 14 <SV = 13> <Delay = 2.82>
ST_14 : Operation 110 [1/2] (0.73ns)   --->   "%ctx_load_9 = load i4 %ctx_addr_19" [sha256.cpp:115]   --->   Operation 110 'load' 'ctx_load_9' <Predicate = (icmp_ln113_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_14 : Operation 111 [1/1] (1.36ns)   --->   "%add_ln115_1 = add i64 %ctx_load_9, i64 512" [sha256.cpp:115]   --->   Operation 111 'add' 'add_ln115_1' <Predicate = (icmp_ln113_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_19, i64 %add_ln115_1, i8 255" [sha256.cpp:115]   --->   Operation 112 'store' 'store_ln115' <Predicate = (icmp_ln113_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_14 : Operation 113 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge1" [sha256.cpp:117]   --->   Operation 113 'br' 'br_ln117' <Predicate = (icmp_ln113_1)> <Delay = 0.46>

State 15 <SV = 14> <Delay = 1.52>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%empty_43 = phi i7 0, void, i7 %add_ln112_8, void %._crit_edge" [sha256.cpp:112]   --->   Operation 114 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = trunc i7 %empty_43" [sha256.cpp:111]   --->   Operation 115 'trunc' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i3 %trunc_ln111_4" [sha256.cpp:111]   --->   Operation 116 'zext' 'zext_ln111_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.62ns)   --->   "%shl_ln111_6 = shl i8 1, i8 %zext_ln111_7" [sha256.cpp:111]   --->   Operation 117 'shl' 'shl_ln111_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln111_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_4, i3 0" [sha256.cpp:111]   --->   Operation 118 'bitconcatenate' 'shl_ln111_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln111_8 = zext i6 %shl_ln111_7" [sha256.cpp:111]   --->   Operation 119 'zext' 'zext_ln111_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.79ns)   --->   "%shl_ln111_8 = shl i64 %zext_ln111, i64 %zext_ln111_8" [sha256.cpp:111]   --->   Operation 120 'shl' 'shl_ln111_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln111_2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_43, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 121 'partselect' 'lshr_ln111_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln111_9 = zext i4 %lshr_ln111_2" [sha256.cpp:111]   --->   Operation 122 'zext' 'zext_ln111_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%ctx_addr_20 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_9" [sha256.cpp:111]   --->   Operation 123 'getelementptr' 'ctx_addr_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_20, i64 %shl_ln111_8, i8 %shl_ln111_6" [sha256.cpp:111]   --->   Operation 124 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 16 <SV = 15> <Delay = 0.73>
ST_16 : Operation 125 [2/2] (0.73ns)   --->   "%ctx_load_10 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 125 'load' 'ctx_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 17 <SV = 16> <Delay = 3.13>
ST_17 : Operation 126 [1/2] (0.73ns)   --->   "%ctx_load_10 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 126 'load' 'ctx_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln112_2 = trunc i64 %ctx_load_10" [sha256.cpp:112]   --->   Operation 127 'trunc' 'trunc_ln112_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln112_3 = trunc i64 %ctx_load_10" [sha256.cpp:112]   --->   Operation 128 'trunc' 'trunc_ln112_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (1.14ns)   --->   "%add_ln112_2 = add i32 %trunc_ln112_2, i32 1" [sha256.cpp:112]   --->   Operation 129 'add' 'add_ln112_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.85ns)   --->   "%add_ln112_9 = add i7 %trunc_ln112_3, i7 1" [sha256.cpp:112]   --->   Operation 130 'add' 'add_ln112_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i32 %add_ln112_2" [sha256.cpp:112]   --->   Operation 131 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_2, i8 15" [sha256.cpp:112]   --->   Operation 132 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_17 : Operation 133 [1/1] (0.80ns)   --->   "%icmp_ln113_2 = icmp_eq  i32 %add_ln112_2, i32 64" [sha256.cpp:113]   --->   Operation 133 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_2, void %._crit_edge2, void" [sha256.cpp:113]   --->   Operation 134 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 135 [2/2] (0.67ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 135 'call' 'call_ln114' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 136 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.73>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%ctx_addr_21 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 137 'getelementptr' 'ctx_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [2/2] (0.73ns)   --->   "%ctx_load_11 = load i4 %ctx_addr_21" [sha256.cpp:115]   --->   Operation 138 'load' 'ctx_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_20 : Operation 139 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 139 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 21 <SV = 20> <Delay = 2.82>
ST_21 : Operation 140 [1/2] (0.73ns)   --->   "%ctx_load_11 = load i4 %ctx_addr_21" [sha256.cpp:115]   --->   Operation 140 'load' 'ctx_load_11' <Predicate = (icmp_ln113_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_21 : Operation 141 [1/1] (1.36ns)   --->   "%add_ln115_2 = add i64 %ctx_load_11, i64 512" [sha256.cpp:115]   --->   Operation 141 'add' 'add_ln115_2' <Predicate = (icmp_ln113_2)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_21, i64 %add_ln115_2, i8 255" [sha256.cpp:115]   --->   Operation 142 'store' 'store_ln115' <Predicate = (icmp_ln113_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_21 : Operation 143 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge2" [sha256.cpp:117]   --->   Operation 143 'br' 'br_ln117' <Predicate = (icmp_ln113_2)> <Delay = 0.46>

State 22 <SV = 21> <Delay = 1.52>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%empty_44 = phi i7 0, void, i7 %add_ln112_9, void %._crit_edge1" [sha256.cpp:112]   --->   Operation 144 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = trunc i7 %empty_44" [sha256.cpp:111]   --->   Operation 145 'trunc' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln111_10 = zext i3 %trunc_ln111_5" [sha256.cpp:111]   --->   Operation 146 'zext' 'zext_ln111_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.62ns)   --->   "%shl_ln111_9 = shl i8 1, i8 %zext_ln111_10" [sha256.cpp:111]   --->   Operation 147 'shl' 'shl_ln111_9' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln111_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_5, i3 0" [sha256.cpp:111]   --->   Operation 148 'bitconcatenate' 'shl_ln111_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln111_11 = zext i6 %shl_ln111_s" [sha256.cpp:111]   --->   Operation 149 'zext' 'zext_ln111_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.79ns)   --->   "%shl_ln111_10 = shl i64 %zext_ln111, i64 %zext_ln111_11" [sha256.cpp:111]   --->   Operation 150 'shl' 'shl_ln111_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%lshr_ln111_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_44, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 151 'partselect' 'lshr_ln111_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln111_12 = zext i4 %lshr_ln111_3" [sha256.cpp:111]   --->   Operation 152 'zext' 'zext_ln111_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%ctx_addr_22 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_12" [sha256.cpp:111]   --->   Operation 153 'getelementptr' 'ctx_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_22, i64 %shl_ln111_10, i8 %shl_ln111_9" [sha256.cpp:111]   --->   Operation 154 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 23 <SV = 22> <Delay = 0.73>
ST_23 : Operation 155 [2/2] (0.73ns)   --->   "%ctx_load_12 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 155 'load' 'ctx_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 24 <SV = 23> <Delay = 3.13>
ST_24 : Operation 156 [1/2] (0.73ns)   --->   "%ctx_load_12 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 156 'load' 'ctx_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln112_4 = trunc i64 %ctx_load_12" [sha256.cpp:112]   --->   Operation 157 'trunc' 'trunc_ln112_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln112_5 = trunc i64 %ctx_load_12" [sha256.cpp:112]   --->   Operation 158 'trunc' 'trunc_ln112_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (1.14ns)   --->   "%add_ln112_3 = add i32 %trunc_ln112_4, i32 1" [sha256.cpp:112]   --->   Operation 159 'add' 'add_ln112_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.85ns)   --->   "%add_ln112_10 = add i7 %trunc_ln112_5, i7 1" [sha256.cpp:112]   --->   Operation 160 'add' 'add_ln112_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i32 %add_ln112_3" [sha256.cpp:112]   --->   Operation 161 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_3, i8 15" [sha256.cpp:112]   --->   Operation 162 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_24 : Operation 163 [1/1] (0.80ns)   --->   "%icmp_ln113_3 = icmp_eq  i32 %add_ln112_3, i32 64" [sha256.cpp:113]   --->   Operation 163 'icmp' 'icmp_ln113_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_3, void %._crit_edge3, void" [sha256.cpp:113]   --->   Operation 164 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 165 [2/2] (0.67ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 165 'call' 'call_ln114' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 166 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.73>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%ctx_addr_23 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 167 'getelementptr' 'ctx_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [2/2] (0.73ns)   --->   "%ctx_load_13 = load i4 %ctx_addr_23" [sha256.cpp:115]   --->   Operation 168 'load' 'ctx_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_27 : Operation 169 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 169 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 28 <SV = 27> <Delay = 2.82>
ST_28 : Operation 170 [1/2] (0.73ns)   --->   "%ctx_load_13 = load i4 %ctx_addr_23" [sha256.cpp:115]   --->   Operation 170 'load' 'ctx_load_13' <Predicate = (icmp_ln113_3)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_28 : Operation 171 [1/1] (1.36ns)   --->   "%add_ln115_3 = add i64 %ctx_load_13, i64 512" [sha256.cpp:115]   --->   Operation 171 'add' 'add_ln115_3' <Predicate = (icmp_ln113_3)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_23, i64 %add_ln115_3, i8 255" [sha256.cpp:115]   --->   Operation 172 'store' 'store_ln115' <Predicate = (icmp_ln113_3)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_28 : Operation 173 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge3" [sha256.cpp:117]   --->   Operation 173 'br' 'br_ln117' <Predicate = (icmp_ln113_3)> <Delay = 0.46>

State 29 <SV = 28> <Delay = 1.52>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%empty_45 = phi i7 0, void, i7 %add_ln112_10, void %._crit_edge2" [sha256.cpp:112]   --->   Operation 174 'phi' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = trunc i7 %empty_45" [sha256.cpp:111]   --->   Operation 175 'trunc' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln111_13 = zext i3 %trunc_ln111_6" [sha256.cpp:111]   --->   Operation 176 'zext' 'zext_ln111_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 177 [1/1] (0.62ns)   --->   "%shl_ln111_11 = shl i8 1, i8 %zext_ln111_13" [sha256.cpp:111]   --->   Operation 177 'shl' 'shl_ln111_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln111_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_6, i3 0" [sha256.cpp:111]   --->   Operation 178 'bitconcatenate' 'shl_ln111_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln111_14 = zext i6 %shl_ln111_12" [sha256.cpp:111]   --->   Operation 179 'zext' 'zext_ln111_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.79ns)   --->   "%shl_ln111_13 = shl i64 %zext_ln111, i64 %zext_ln111_14" [sha256.cpp:111]   --->   Operation 180 'shl' 'shl_ln111_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%lshr_ln111_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_45, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 181 'partselect' 'lshr_ln111_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln111_15 = zext i4 %lshr_ln111_4" [sha256.cpp:111]   --->   Operation 182 'zext' 'zext_ln111_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%ctx_addr_24 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_15" [sha256.cpp:111]   --->   Operation 183 'getelementptr' 'ctx_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_24, i64 %shl_ln111_13, i8 %shl_ln111_11" [sha256.cpp:111]   --->   Operation 184 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 30 <SV = 29> <Delay = 0.73>
ST_30 : Operation 185 [2/2] (0.73ns)   --->   "%ctx_load_14 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 185 'load' 'ctx_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 31 <SV = 30> <Delay = 3.13>
ST_31 : Operation 186 [1/2] (0.73ns)   --->   "%ctx_load_14 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 186 'load' 'ctx_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln112_6 = trunc i64 %ctx_load_14" [sha256.cpp:112]   --->   Operation 187 'trunc' 'trunc_ln112_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln112_7 = trunc i64 %ctx_load_14" [sha256.cpp:112]   --->   Operation 188 'trunc' 'trunc_ln112_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (1.14ns)   --->   "%add_ln112_4 = add i32 %trunc_ln112_6, i32 1" [sha256.cpp:112]   --->   Operation 189 'add' 'add_ln112_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 190 [1/1] (0.85ns)   --->   "%add_ln112_11 = add i7 %trunc_ln112_7, i7 1" [sha256.cpp:112]   --->   Operation 190 'add' 'add_ln112_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i32 %add_ln112_4" [sha256.cpp:112]   --->   Operation 191 'zext' 'zext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_4, i8 15" [sha256.cpp:112]   --->   Operation 192 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_31 : Operation 193 [1/1] (0.80ns)   --->   "%icmp_ln113_4 = icmp_eq  i32 %add_ln112_4, i32 64" [sha256.cpp:113]   --->   Operation 193 'icmp' 'icmp_ln113_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_4, void %._crit_edge4, void" [sha256.cpp:113]   --->   Operation 194 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 32 <SV = 31> <Delay = 0.67>
ST_32 : Operation 195 [2/2] (0.67ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 195 'call' 'call_ln114' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 196 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.73>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "%ctx_addr_25 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 197 'getelementptr' 'ctx_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [2/2] (0.73ns)   --->   "%ctx_load_15 = load i4 %ctx_addr_25" [sha256.cpp:115]   --->   Operation 198 'load' 'ctx_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_34 : Operation 199 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 199 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 35 <SV = 34> <Delay = 2.82>
ST_35 : Operation 200 [1/2] (0.73ns)   --->   "%ctx_load_15 = load i4 %ctx_addr_25" [sha256.cpp:115]   --->   Operation 200 'load' 'ctx_load_15' <Predicate = (icmp_ln113_4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_35 : Operation 201 [1/1] (1.36ns)   --->   "%add_ln115_4 = add i64 %ctx_load_15, i64 512" [sha256.cpp:115]   --->   Operation 201 'add' 'add_ln115_4' <Predicate = (icmp_ln113_4)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 202 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_25, i64 %add_ln115_4, i8 255" [sha256.cpp:115]   --->   Operation 202 'store' 'store_ln115' <Predicate = (icmp_ln113_4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_35 : Operation 203 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge4" [sha256.cpp:117]   --->   Operation 203 'br' 'br_ln117' <Predicate = (icmp_ln113_4)> <Delay = 0.46>

State 36 <SV = 35> <Delay = 1.52>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "%empty_46 = phi i7 0, void, i7 %add_ln112_11, void %._crit_edge3" [sha256.cpp:112]   --->   Operation 204 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln111_7 = trunc i7 %empty_46" [sha256.cpp:111]   --->   Operation 205 'trunc' 'trunc_ln111_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln111_16 = zext i3 %trunc_ln111_7" [sha256.cpp:111]   --->   Operation 206 'zext' 'zext_ln111_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 207 [1/1] (0.62ns)   --->   "%shl_ln111_14 = shl i8 1, i8 %zext_ln111_16" [sha256.cpp:111]   --->   Operation 207 'shl' 'shl_ln111_14' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln111_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_7, i3 0" [sha256.cpp:111]   --->   Operation 208 'bitconcatenate' 'shl_ln111_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln111_17 = zext i6 %shl_ln111_15" [sha256.cpp:111]   --->   Operation 209 'zext' 'zext_ln111_17' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 210 [1/1] (0.79ns)   --->   "%shl_ln111_16 = shl i64 %zext_ln111, i64 %zext_ln111_17" [sha256.cpp:111]   --->   Operation 210 'shl' 'shl_ln111_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 211 [1/1] (0.00ns)   --->   "%lshr_ln111_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_46, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 211 'partselect' 'lshr_ln111_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln111_18 = zext i4 %lshr_ln111_5" [sha256.cpp:111]   --->   Operation 212 'zext' 'zext_ln111_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 213 [1/1] (0.00ns)   --->   "%ctx_addr_26 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_18" [sha256.cpp:111]   --->   Operation 213 'getelementptr' 'ctx_addr_26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 214 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_26, i64 %shl_ln111_16, i8 %shl_ln111_14" [sha256.cpp:111]   --->   Operation 214 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 37 <SV = 36> <Delay = 0.73>
ST_37 : Operation 215 [2/2] (0.73ns)   --->   "%ctx_load_16 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 215 'load' 'ctx_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 38 <SV = 37> <Delay = 3.13>
ST_38 : Operation 216 [1/2] (0.73ns)   --->   "%ctx_load_16 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 216 'load' 'ctx_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln112_8 = trunc i64 %ctx_load_16" [sha256.cpp:112]   --->   Operation 217 'trunc' 'trunc_ln112_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln112_9 = trunc i64 %ctx_load_16" [sha256.cpp:112]   --->   Operation 218 'trunc' 'trunc_ln112_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (1.14ns)   --->   "%add_ln112_5 = add i32 %trunc_ln112_8, i32 1" [sha256.cpp:112]   --->   Operation 219 'add' 'add_ln112_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [1/1] (0.85ns)   --->   "%add_ln112_12 = add i7 %trunc_ln112_9, i7 1" [sha256.cpp:112]   --->   Operation 220 'add' 'add_ln112_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i32 %add_ln112_5" [sha256.cpp:112]   --->   Operation 221 'zext' 'zext_ln112_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 222 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_5, i8 15" [sha256.cpp:112]   --->   Operation 222 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_38 : Operation 223 [1/1] (0.80ns)   --->   "%icmp_ln113_5 = icmp_eq  i32 %add_ln112_5, i32 64" [sha256.cpp:113]   --->   Operation 223 'icmp' 'icmp_ln113_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 224 [1/1] (0.46ns)   --->   "%br_ln113 = br i1 %icmp_ln113_5, void %._crit_edge5, void" [sha256.cpp:113]   --->   Operation 224 'br' 'br_ln113' <Predicate = true> <Delay = 0.46>

State 39 <SV = 38> <Delay = 0.67>
ST_39 : Operation 225 [2/2] (0.67ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 225 'call' 'call_ln114' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 226 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.73>
ST_41 : Operation 227 [1/1] (0.00ns)   --->   "%ctx_addr_27 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 227 'getelementptr' 'ctx_addr_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 228 [2/2] (0.73ns)   --->   "%ctx_load_17 = load i4 %ctx_addr_27" [sha256.cpp:115]   --->   Operation 228 'load' 'ctx_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_41 : Operation 229 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 229 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 42 <SV = 41> <Delay = 2.82>
ST_42 : Operation 230 [1/2] (0.73ns)   --->   "%ctx_load_17 = load i4 %ctx_addr_27" [sha256.cpp:115]   --->   Operation 230 'load' 'ctx_load_17' <Predicate = (icmp_ln113_5)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_42 : Operation 231 [1/1] (1.36ns)   --->   "%add_ln115_5 = add i64 %ctx_load_17, i64 512" [sha256.cpp:115]   --->   Operation 231 'add' 'add_ln115_5' <Predicate = (icmp_ln113_5)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_27, i64 %add_ln115_5, i8 255" [sha256.cpp:115]   --->   Operation 232 'store' 'store_ln115' <Predicate = (icmp_ln113_5)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_42 : Operation 233 [1/1] (0.46ns)   --->   "%br_ln117 = br void %._crit_edge5" [sha256.cpp:117]   --->   Operation 233 'br' 'br_ln117' <Predicate = (icmp_ln113_5)> <Delay = 0.46>

State 43 <SV = 42> <Delay = 1.52>
ST_43 : Operation 234 [1/1] (0.00ns)   --->   "%empty_47 = phi i7 0, void, i7 %add_ln112_12, void %._crit_edge4" [sha256.cpp:112]   --->   Operation 234 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln111_8 = trunc i7 %empty_47" [sha256.cpp:111]   --->   Operation 235 'trunc' 'trunc_ln111_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln111_19 = zext i3 %trunc_ln111_8" [sha256.cpp:111]   --->   Operation 236 'zext' 'zext_ln111_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 237 [1/1] (0.62ns)   --->   "%shl_ln111_17 = shl i8 1, i8 %zext_ln111_19" [sha256.cpp:111]   --->   Operation 237 'shl' 'shl_ln111_17' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln111_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln111_8, i3 0" [sha256.cpp:111]   --->   Operation 238 'bitconcatenate' 'shl_ln111_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln111_20 = zext i6 %shl_ln111_18" [sha256.cpp:111]   --->   Operation 239 'zext' 'zext_ln111_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 240 [1/1] (0.79ns)   --->   "%shl_ln111_19 = shl i64 %zext_ln111, i64 %zext_ln111_20" [sha256.cpp:111]   --->   Operation 240 'shl' 'shl_ln111_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln111_6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_47, i32 3, i32 6" [sha256.cpp:111]   --->   Operation 241 'partselect' 'lshr_ln111_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln111_21 = zext i4 %lshr_ln111_6" [sha256.cpp:111]   --->   Operation 242 'zext' 'zext_ln111_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%ctx_addr_28 = getelementptr i64 %ctx, i64 0, i64 %zext_ln111_21" [sha256.cpp:111]   --->   Operation 243 'getelementptr' 'ctx_addr_28' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.73ns)   --->   "%store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_28, i64 %shl_ln111_19, i8 %shl_ln111_17" [sha256.cpp:111]   --->   Operation 244 'store' 'store_ln111' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 44 <SV = 43> <Delay = 0.73>
ST_44 : Operation 245 [2/2] (0.73ns)   --->   "%ctx_load_18 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 245 'load' 'ctx_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 45 <SV = 44> <Delay = 2.67>
ST_45 : Operation 246 [1/2] (0.73ns)   --->   "%ctx_load_18 = load i4 %ctx_addr" [sha256.cpp:112]   --->   Operation 246 'load' 'ctx_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln112_10 = trunc i64 %ctx_load_18" [sha256.cpp:112]   --->   Operation 247 'trunc' 'trunc_ln112_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (1.14ns)   --->   "%add_ln112_6 = add i32 %trunc_ln112_10, i32 1" [sha256.cpp:112]   --->   Operation 248 'add' 'add_ln112_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln112_6 = zext i32 %add_ln112_6" [sha256.cpp:112]   --->   Operation 249 'zext' 'zext_ln112_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.73ns)   --->   "%store_ln112 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln112_6, i8 15" [sha256.cpp:112]   --->   Operation 250 'store' 'store_ln112' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_45 : Operation 251 [1/1] (0.80ns)   --->   "%icmp_ln113_6 = icmp_eq  i32 %add_ln112_6, i32 64" [sha256.cpp:113]   --->   Operation 251 'icmp' 'icmp_ln113_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113_6, void %._crit_edge6, void" [sha256.cpp:113]   --->   Operation 252 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.67>
ST_46 : Operation 253 [2/2] (0.67ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 253 'call' 'call_ln114' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln114 = call void @compress, i64 %ctx" [sha256.cpp:114]   --->   Operation 254 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.73>
ST_48 : Operation 255 [1/1] (0.00ns)   --->   "%ctx_addr_29 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:115]   --->   Operation 255 'getelementptr' 'ctx_addr_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 256 [2/2] (0.73ns)   --->   "%ctx_load_19 = load i4 %ctx_addr_29" [sha256.cpp:115]   --->   Operation 256 'load' 'ctx_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_48 : Operation 257 [1/1] (0.73ns)   --->   "%store_ln116 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15" [sha256.cpp:116]   --->   Operation 257 'store' 'store_ln116' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 49 <SV = 48> <Delay = 2.82>
ST_49 : Operation 258 [1/2] (0.73ns)   --->   "%ctx_load_19 = load i4 %ctx_addr_29" [sha256.cpp:115]   --->   Operation 258 'load' 'ctx_load_19' <Predicate = (icmp_ln113_6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_49 : Operation 259 [1/1] (1.36ns)   --->   "%add_ln115_6 = add i64 %ctx_load_19, i64 512" [sha256.cpp:115]   --->   Operation 259 'add' 'add_ln115_6' <Predicate = (icmp_ln113_6)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/1] (0.73ns)   --->   "%store_ln115 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_29, i64 %add_ln115_6, i8 255" [sha256.cpp:115]   --->   Operation 260 'store' 'store_ln115' <Predicate = (icmp_ln113_6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln117 = br void %._crit_edge6" [sha256.cpp:117]   --->   Operation 261 'br' 'br_ln117' <Predicate = (icmp_ln113_6)> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [sha256.cpp:119]   --->   Operation 262 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr', sha256.cpp:111) [6]  (0 ns)
	'load' operation ('ctx_load', sha256.cpp:111) on array 'ctx' [7]  (0.73 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'load' operation ('ctx_load', sha256.cpp:111) on array 'ctx' [7]  (0.73 ns)
	'shl' operation ('shl_ln111_2', sha256.cpp:111) [16]  (0.796 ns)
	'store' operation ('store_ln111', sha256.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [20]  (0.73 ns)

 <State 3>: 2.4ns
The critical path consists of the following:
	'add' operation ('add_ln112', sha256.cpp:112) [21]  (1.14 ns)
	'icmp' operation ('icmp_ln113', sha256.cpp:113) [25]  (0.802 ns)
	multiplexor before 'phi' operation ('empty', sha256.cpp:112) with incoming values : ('add_ln112_7', sha256.cpp:112) [36]  (0.46 ns)

 <State 4>: 0.671ns
The critical path consists of the following:
	'call' operation ('call_ln114', sha256.cpp:114) to 'compress' [28]  (0.671 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_17', sha256.cpp:115) [29]  (0 ns)
	'load' operation ('ctx_load_7', sha256.cpp:115) on array 'ctx' [30]  (0.73 ns)

 <State 7>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_7', sha256.cpp:115) on array 'ctx' [30]  (0.73 ns)
	'add' operation ('add_ln115', sha256.cpp:115) [31]  (1.36 ns)
	'store' operation ('store_ln115', sha256.cpp:115) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [32]  (0.73 ns)

 <State 8>: 1.53ns
The critical path consists of the following:
	'phi' operation ('empty', sha256.cpp:112) with incoming values : ('add_ln112_7', sha256.cpp:112) [36]  (0 ns)
	'shl' operation ('shl_ln111_5', sha256.cpp:111) [42]  (0.796 ns)
	'store' operation ('store_ln111', sha256.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [46]  (0.73 ns)

 <State 9>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_8', sha256.cpp:112) on array 'ctx' [47]  (0.73 ns)

 <State 10>: 3.13ns
The critical path consists of the following:
	'load' operation ('ctx_load_8', sha256.cpp:112) on array 'ctx' [47]  (0.73 ns)
	'add' operation ('add_ln112_1', sha256.cpp:112) [50]  (1.14 ns)
	'icmp' operation ('icmp_ln113_1', sha256.cpp:113) [54]  (0.802 ns)
	multiplexor before 'phi' operation ('empty_43', sha256.cpp:112) with incoming values : ('add_ln112_8', sha256.cpp:112) [65]  (0.46 ns)

 <State 11>: 0.671ns
The critical path consists of the following:
	'call' operation ('call_ln114', sha256.cpp:114) to 'compress' [57]  (0.671 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_19', sha256.cpp:115) [58]  (0 ns)
	'load' operation ('ctx_load_9', sha256.cpp:115) on array 'ctx' [59]  (0.73 ns)

 <State 14>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_9', sha256.cpp:115) on array 'ctx' [59]  (0.73 ns)
	'add' operation ('add_ln115_1', sha256.cpp:115) [60]  (1.36 ns)
	'store' operation ('store_ln115', sha256.cpp:115) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [61]  (0.73 ns)

 <State 15>: 1.53ns
The critical path consists of the following:
	'phi' operation ('empty_43', sha256.cpp:112) with incoming values : ('add_ln112_8', sha256.cpp:112) [65]  (0 ns)
	'shl' operation ('shl_ln111_8', sha256.cpp:111) [71]  (0.796 ns)
	'store' operation ('store_ln111', sha256.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [75]  (0.73 ns)

 <State 16>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_10', sha256.cpp:112) on array 'ctx' [76]  (0.73 ns)

 <State 17>: 3.13ns
The critical path consists of the following:
	'load' operation ('ctx_load_10', sha256.cpp:112) on array 'ctx' [76]  (0.73 ns)
	'add' operation ('add_ln112_2', sha256.cpp:112) [79]  (1.14 ns)
	'icmp' operation ('icmp_ln113_2', sha256.cpp:113) [83]  (0.802 ns)
	multiplexor before 'phi' operation ('empty_44', sha256.cpp:112) with incoming values : ('add_ln112_9', sha256.cpp:112) [94]  (0.46 ns)

 <State 18>: 0.671ns
The critical path consists of the following:
	'call' operation ('call_ln114', sha256.cpp:114) to 'compress' [86]  (0.671 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_21', sha256.cpp:115) [87]  (0 ns)
	'load' operation ('ctx_load_11', sha256.cpp:115) on array 'ctx' [88]  (0.73 ns)

 <State 21>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_11', sha256.cpp:115) on array 'ctx' [88]  (0.73 ns)
	'add' operation ('add_ln115_2', sha256.cpp:115) [89]  (1.36 ns)
	'store' operation ('store_ln115', sha256.cpp:115) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [90]  (0.73 ns)

 <State 22>: 1.53ns
The critical path consists of the following:
	'phi' operation ('empty_44', sha256.cpp:112) with incoming values : ('add_ln112_9', sha256.cpp:112) [94]  (0 ns)
	'shl' operation ('shl_ln111_10', sha256.cpp:111) [100]  (0.796 ns)
	'store' operation ('store_ln111', sha256.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [104]  (0.73 ns)

 <State 23>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_12', sha256.cpp:112) on array 'ctx' [105]  (0.73 ns)

 <State 24>: 3.13ns
The critical path consists of the following:
	'load' operation ('ctx_load_12', sha256.cpp:112) on array 'ctx' [105]  (0.73 ns)
	'add' operation ('add_ln112_3', sha256.cpp:112) [108]  (1.14 ns)
	'icmp' operation ('icmp_ln113_3', sha256.cpp:113) [112]  (0.802 ns)
	multiplexor before 'phi' operation ('empty_45', sha256.cpp:112) with incoming values : ('add_ln112_10', sha256.cpp:112) [123]  (0.46 ns)

 <State 25>: 0.671ns
The critical path consists of the following:
	'call' operation ('call_ln114', sha256.cpp:114) to 'compress' [115]  (0.671 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_23', sha256.cpp:115) [116]  (0 ns)
	'load' operation ('ctx_load_13', sha256.cpp:115) on array 'ctx' [117]  (0.73 ns)

 <State 28>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_13', sha256.cpp:115) on array 'ctx' [117]  (0.73 ns)
	'add' operation ('add_ln115_3', sha256.cpp:115) [118]  (1.36 ns)
	'store' operation ('store_ln115', sha256.cpp:115) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [119]  (0.73 ns)

 <State 29>: 1.53ns
The critical path consists of the following:
	'phi' operation ('empty_45', sha256.cpp:112) with incoming values : ('add_ln112_10', sha256.cpp:112) [123]  (0 ns)
	'shl' operation ('shl_ln111_13', sha256.cpp:111) [129]  (0.796 ns)
	'store' operation ('store_ln111', sha256.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [133]  (0.73 ns)

 <State 30>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_14', sha256.cpp:112) on array 'ctx' [134]  (0.73 ns)

 <State 31>: 3.13ns
The critical path consists of the following:
	'load' operation ('ctx_load_14', sha256.cpp:112) on array 'ctx' [134]  (0.73 ns)
	'add' operation ('add_ln112_4', sha256.cpp:112) [137]  (1.14 ns)
	'icmp' operation ('icmp_ln113_4', sha256.cpp:113) [141]  (0.802 ns)
	multiplexor before 'phi' operation ('empty_46', sha256.cpp:112) with incoming values : ('add_ln112_11', sha256.cpp:112) [152]  (0.46 ns)

 <State 32>: 0.671ns
The critical path consists of the following:
	'call' operation ('call_ln114', sha256.cpp:114) to 'compress' [144]  (0.671 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_25', sha256.cpp:115) [145]  (0 ns)
	'load' operation ('ctx_load_15', sha256.cpp:115) on array 'ctx' [146]  (0.73 ns)

 <State 35>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_15', sha256.cpp:115) on array 'ctx' [146]  (0.73 ns)
	'add' operation ('add_ln115_4', sha256.cpp:115) [147]  (1.36 ns)
	'store' operation ('store_ln115', sha256.cpp:115) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [148]  (0.73 ns)

 <State 36>: 1.53ns
The critical path consists of the following:
	'phi' operation ('empty_46', sha256.cpp:112) with incoming values : ('add_ln112_11', sha256.cpp:112) [152]  (0 ns)
	'shl' operation ('shl_ln111_16', sha256.cpp:111) [158]  (0.796 ns)
	'store' operation ('store_ln111', sha256.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [162]  (0.73 ns)

 <State 37>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_16', sha256.cpp:112) on array 'ctx' [163]  (0.73 ns)

 <State 38>: 3.13ns
The critical path consists of the following:
	'load' operation ('ctx_load_16', sha256.cpp:112) on array 'ctx' [163]  (0.73 ns)
	'add' operation ('add_ln112_5', sha256.cpp:112) [166]  (1.14 ns)
	'icmp' operation ('icmp_ln113_5', sha256.cpp:113) [170]  (0.802 ns)
	multiplexor before 'phi' operation ('empty_47', sha256.cpp:112) with incoming values : ('add_ln112_12', sha256.cpp:112) [181]  (0.46 ns)

 <State 39>: 0.671ns
The critical path consists of the following:
	'call' operation ('call_ln114', sha256.cpp:114) to 'compress' [173]  (0.671 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_27', sha256.cpp:115) [174]  (0 ns)
	'load' operation ('ctx_load_17', sha256.cpp:115) on array 'ctx' [175]  (0.73 ns)

 <State 42>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_17', sha256.cpp:115) on array 'ctx' [175]  (0.73 ns)
	'add' operation ('add_ln115_5', sha256.cpp:115) [176]  (1.36 ns)
	'store' operation ('store_ln115', sha256.cpp:115) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [177]  (0.73 ns)

 <State 43>: 1.53ns
The critical path consists of the following:
	'phi' operation ('empty_47', sha256.cpp:112) with incoming values : ('add_ln112_12', sha256.cpp:112) [181]  (0 ns)
	'shl' operation ('shl_ln111_19', sha256.cpp:111) [187]  (0.796 ns)
	'store' operation ('store_ln111', sha256.cpp:111) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [191]  (0.73 ns)

 <State 44>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_18', sha256.cpp:112) on array 'ctx' [192]  (0.73 ns)

 <State 45>: 2.67ns
The critical path consists of the following:
	'load' operation ('ctx_load_18', sha256.cpp:112) on array 'ctx' [192]  (0.73 ns)
	'add' operation ('add_ln112_6', sha256.cpp:112) [194]  (1.14 ns)
	'icmp' operation ('icmp_ln113_6', sha256.cpp:113) [197]  (0.802 ns)

 <State 46>: 0.671ns
The critical path consists of the following:
	'call' operation ('call_ln114', sha256.cpp:114) to 'compress' [200]  (0.671 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_29', sha256.cpp:115) [201]  (0 ns)
	'load' operation ('ctx_load_19', sha256.cpp:115) on array 'ctx' [202]  (0.73 ns)

 <State 49>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_19', sha256.cpp:115) on array 'ctx' [202]  (0.73 ns)
	'add' operation ('add_ln115_6', sha256.cpp:115) [203]  (1.36 ns)
	'store' operation ('store_ln115', sha256.cpp:115) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [204]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
