Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May 18 03:55:26 2024
| Host         : DESKTOP-NIPFRBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGA_TOP_timing_summary_routed.rpt -rpx VGA_TOP_timing_summary_routed.rpx
| Design       : VGA_TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1350 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[0][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[100][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[102][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[104][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[106][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[108][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[10][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[110][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[112][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[114][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[116][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[118][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[120][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[122][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[124][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[126][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[128][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[12][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[130][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[132][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[134][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[136][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[138][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[140][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[142][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[144][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[146][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[148][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[14][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[150][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[152][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[154][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[156][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[158][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[160][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[162][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[164][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[166][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[168][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[16][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[170][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[172][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[174][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[176][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[178][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[180][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[182][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[184][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[186][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[188][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[18][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[190][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[192][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[194][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[196][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[198][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[200][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[20][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[22][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[24][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[26][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[28][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[2][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[30][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[32][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[34][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[36][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[38][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[40][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[42][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[44][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[46][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[48][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[4][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[50][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[52][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[54][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[56][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[58][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[60][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[62][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[64][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[66][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[68][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[6][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[70][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[72][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[74][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[76][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[78][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[80][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[82][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[84][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[86][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[88][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[8][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[90][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[92][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[94][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[96][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/chunk_buff_reg[98][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[1]_rep__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[1]_rep__1/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[1]_rep__2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[1]_rep__3/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[2]_rep__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[2]_rep__1/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[2]_rep__2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[4]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[4]_rep__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: encoder_decoder0/idx_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5080 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.177        0.000                      0                 1680        0.154        0.000                      0                 1680        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_wiz_0_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           23.177        0.000                      0                 1680        0.154        0.000                      0                 1680       19.500        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_0/inst/clk_in1
  To Clock:  clk_wiz_0_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.177ns  (required time - arrival time)
  Source:                 addr_vga_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.136ns  (logic 0.580ns (3.595%)  route 15.556ns (96.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 41.620 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.767     1.767    clk_25mHz
    SLICE_X97Y74         FDCE                                         r  addr_vga_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y74         FDCE (Prop_fdce_C_Q)         0.456     2.223 f  addr_vga_reg[17]/Q
                         net (fo=126, routed)        14.566    16.789    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/addrb[15]
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.913 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.990    17.903    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.620    41.620    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.620    
                         clock uncertainty           -0.098    41.522    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.079    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.079    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                 23.177    

Slack (MET) :             23.347ns  (required time - arrival time)
  Source:                 addr_vga_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.868ns  (logic 0.580ns (3.655%)  route 15.288ns (96.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 41.525 - 40.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.769     1.769    clk_25mHz
    SLICE_X97Y73         FDCE                                         r  addr_vga_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDCE (Prop_fdce_C_Q)         0.456     2.225 f  addr_vga_reg[14]/Q
                         net (fo=126, routed)        14.798    17.023    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[13]
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.147 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__83/O
                         net (fo=1, routed)           0.490    17.637    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__83_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.525    41.525    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.525    
                         clock uncertainty           -0.098    41.427    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.984    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.984    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 23.347    

Slack (MET) :             23.416ns  (required time - arrival time)
  Source:                 addr_vga_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 0.580ns (3.672%)  route 15.214ns (96.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.769     1.769    clk_25mHz
    SLICE_X97Y73         FDCE                                         r  addr_vga_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDCE (Prop_fdce_C_Q)         0.456     2.225 f  addr_vga_reg[14]/Q
                         net (fo=126, routed)        14.517    16.742    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[13]
    SLICE_X32Y35         LUT6 (Prop_lut6_I3_O)        0.124    16.866 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.698    17.563    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.520    41.520    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.520    
                         clock uncertainty           -0.098    41.422    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.979    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.979    
                         arrival time                         -17.563    
  -------------------------------------------------------------------
                         slack                                 23.416    

Slack (MET) :             23.532ns  (required time - arrival time)
  Source:                 addr_vga_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.689ns  (logic 0.580ns (3.697%)  route 15.109ns (96.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.769     1.769    clk_25mHz
    SLICE_X97Y73         FDCE                                         r  addr_vga_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDCE (Prop_fdce_C_Q)         0.456     2.225 r  addr_vga_reg[14]/Q
                         net (fo=126, routed)        14.625    16.850    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addrb[13]
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.974 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__95/O
                         net (fo=1, routed)           0.483    17.458    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__95_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.530    41.530    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.989    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.989    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                 23.532    

Slack (MET) :             23.664ns  (required time - arrival time)
  Source:                 addr_vga_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.643ns  (logic 0.580ns (3.708%)  route 15.063ns (96.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 41.617 - 40.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.769     1.769    clk_25mHz
    SLICE_X97Y73         FDCE                                         r  addr_vga_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDCE (Prop_fdce_C_Q)         0.456     2.225 r  addr_vga_reg[14]/Q
                         net (fo=126, routed)        14.478    16.703    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[13]
    SLICE_X24Y42         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__94/O
                         net (fo=1, routed)           0.585    17.412    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__94_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.617    41.617    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.617    
                         clock uncertainty           -0.098    41.519    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.076    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.076    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 23.664    

Slack (MET) :             23.677ns  (required time - arrival time)
  Source:                 addr_vga_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.635ns  (logic 0.580ns (3.710%)  route 15.055ns (96.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 41.619 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.767     1.767    clk_25mHz
    SLICE_X97Y74         FDCE                                         r  addr_vga_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y74         FDCE (Prop_fdce_C_Q)         0.456     2.223 f  addr_vga_reg[17]/Q
                         net (fo=126, routed)        14.613    16.836    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/addrb[15]
    SLICE_X24Y2          LUT6 (Prop_lut6_I3_O)        0.124    16.960 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__106/O
                         net (fo=1, routed)           0.441    17.402    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__106_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.619    41.619    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.619    
                         clock uncertainty           -0.098    41.521    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.078    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.078    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                 23.677    

Slack (MET) :             23.820ns  (required time - arrival time)
  Source:                 addr_vga_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.484ns  (logic 0.580ns (3.746%)  route 14.904ns (96.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 41.613 - 40.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.769     1.769    clk_25mHz
    SLICE_X97Y73         FDCE                                         r  addr_vga_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDCE (Prop_fdce_C_Q)         0.456     2.225 r  addr_vga_reg[14]/Q
                         net (fo=126, routed)        14.304    16.529    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[14]
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.653 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.600    17.253    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__53_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.613    41.613    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.613    
                         clock uncertainty           -0.098    41.515    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.072    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                         -17.253    
  -------------------------------------------------------------------
                         slack                                 23.820    

Slack (MET) :             23.935ns  (required time - arrival time)
  Source:                 addr_vga_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.375ns  (logic 0.580ns (3.772%)  route 14.795ns (96.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 41.618 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.767     1.767    clk_25mHz
    SLICE_X97Y74         FDCE                                         r  addr_vga_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y74         FDCE (Prop_fdce_C_Q)         0.456     2.223 f  addr_vga_reg[17]/Q
                         net (fo=126, routed)        14.354    16.577    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X24Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.701 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__22/O
                         net (fo=1, routed)           0.441    17.142    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__22_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618    41.618    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.618    
                         clock uncertainty           -0.098    41.520    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.077    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.077    
                         arrival time                         -17.142    
  -------------------------------------------------------------------
                         slack                                 23.935    

Slack (MET) :             23.996ns  (required time - arrival time)
  Source:                 addr_vga_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.313ns  (logic 0.580ns (3.788%)  route 14.733ns (96.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 41.618 - 40.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.769     1.769    clk_25mHz
    SLICE_X97Y73         FDCE                                         r  addr_vga_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDCE (Prop_fdce_C_Q)         0.456     2.225 f  addr_vga_reg[14]/Q
                         net (fo=126, routed)        14.133    16.358    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[13]
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    16.482 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__29/O
                         net (fo=1, routed)           0.600    17.082    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__29_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618    41.618    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.618    
                         clock uncertainty           -0.098    41.520    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.077    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.077    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                 23.996    

Slack (MET) :             24.098ns  (required time - arrival time)
  Source:                 addr_vga_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.130ns  (logic 0.580ns (3.833%)  route 14.550ns (96.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 41.536 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.803     1.803    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.767     1.767    clk_25mHz
    SLICE_X97Y74         FDCE                                         r  addr_vga_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y74         FDCE (Prop_fdce_C_Q)         0.456     2.223 f  addr_vga_reg[17]/Q
                         net (fo=126, routed)        13.922    16.145    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/addrb[15]
    SLICE_X32Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.269 r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           0.629    16.897    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__23_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        1.609    41.609    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.184 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.909    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.536    41.536    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.536    
                         clock uncertainty           -0.098    41.438    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.995    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                 24.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.716%)  route 0.101ns (35.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.606     0.606    vga_ctrl_0/CLK
    SLICE_X93Y60         FDCE                                         r  vga_ctrl_0/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y60         FDCE (Prop_fdce_C_Q)         0.141     0.747 r  vga_ctrl_0/hcount_reg[5]/Q
                         net (fo=8, routed)           0.101     0.848    vga_ctrl_0/hcount[5]
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.893 r  vga_ctrl_0/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.893    vga_ctrl_0/hcount_0[9]
    SLICE_X92Y60         FDCE                                         r  vga_ctrl_0/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.876     0.876    vga_ctrl_0/CLK
    SLICE_X92Y60         FDCE                                         r  vga_ctrl_0/hcount_reg[9]/C
                         clock pessimism             -0.257     0.619    
    SLICE_X92Y60         FDCE (Hold_fdce_C_D)         0.120     0.739    vga_ctrl_0/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.970%)  route 0.155ns (45.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.607     0.607    vga_ctrl_0/CLK
    SLICE_X91Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDCE (Prop_fdce_C_Q)         0.141     0.748 r  vga_ctrl_0/vcount_reg[4]/Q
                         net (fo=8, routed)           0.155     0.903    vga_ctrl_0/vcount[4]
    SLICE_X90Y59         LUT5 (Prop_lut5_I2_O)        0.048     0.951 r  vga_ctrl_0/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.951    vga_ctrl_0/vcount[7]_i_1_n_0
    SLICE_X90Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.877     0.877    vga_ctrl_0/CLK
    SLICE_X90Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[7]/C
                         clock pessimism             -0.257     0.620    
    SLICE_X90Y59         FDCE (Hold_fdce_C_D)         0.131     0.751    vga_ctrl_0/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 addr_vga_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.710%)  route 0.318ns (69.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.599     0.599    clk_25mHz
    SLICE_X97Y72         FDCE                                         r  addr_vga_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  addr_vga_reg[9]/Q
                         net (fo=125, routed)         0.318     1.058    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/addrb[9]
    RAMB18_X4Y28         RAMB18E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.908     0.908    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/clkb
    RAMB18_X4Y28         RAMB18E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.674    
    RAMB18_X4Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.857    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vs_data_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.607     0.607    vga_ctrl_0/CLK
    SLICE_X92Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDCE (Prop_fdce_C_Q)         0.164     0.771 r  vga_ctrl_0/vcount_reg[9]/Q
                         net (fo=7, routed)           0.096     0.867    vga_ctrl_0/vcount[9]
    SLICE_X93Y59         LUT6 (Prop_lut6_I4_O)        0.045     0.912 r  vga_ctrl_0/vs_data_en_i_1/O
                         net (fo=1, routed)           0.000     0.912    vga_ctrl_0/vs_data_en0
    SLICE_X93Y59         FDCE                                         r  vga_ctrl_0/vs_data_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.877     0.877    vga_ctrl_0/CLK
    SLICE_X93Y59         FDCE                                         r  vga_ctrl_0/vs_data_en_reg/C
                         clock pessimism             -0.257     0.620    
    SLICE_X93Y59         FDCE (Hold_fdce_C_D)         0.091     0.711    vga_ctrl_0/vs_data_en_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 addr_vga_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.134%)  route 0.327ns (69.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.599     0.599    clk_25mHz
    SLICE_X97Y72         FDCE                                         r  addr_vga_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  addr_vga_reg[10]/Q
                         net (fo=125, routed)         0.327     1.067    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.911     0.911    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.677    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.860    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.607     0.607    vga_ctrl_0/CLK
    SLICE_X91Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDCE (Prop_fdce_C_Q)         0.141     0.748 r  vga_ctrl_0/vcount_reg[4]/Q
                         net (fo=8, routed)           0.155     0.903    vga_ctrl_0/vcount[4]
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.948 r  vga_ctrl_0/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.948    vga_ctrl_0/vcount[6]_i_1_n_0
    SLICE_X90Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.877     0.877    vga_ctrl_0/CLK
    SLICE_X90Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[6]/C
                         clock pessimism             -0.257     0.620    
    SLICE_X90Y59         FDCE (Hold_fdce_C_D)         0.120     0.740    vga_ctrl_0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.607     0.607    vga_ctrl_0/CLK
    SLICE_X91Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDCE (Prop_fdce_C_Q)         0.141     0.748 r  vga_ctrl_0/vcount_reg[4]/Q
                         net (fo=8, routed)           0.159     0.907    vga_ctrl_0/vcount[4]
    SLICE_X90Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.952 r  vga_ctrl_0/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.952    vga_ctrl_0/vcount[8]_i_1_n_0
    SLICE_X90Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.877     0.877    vga_ctrl_0/CLK
    SLICE_X90Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[8]/C
                         clock pessimism             -0.257     0.620    
    SLICE_X90Y59         FDCE (Hold_fdce_C_D)         0.121     0.741    vga_ctrl_0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 addr_vga_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.018%)  route 0.329ns (69.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.599     0.599    clk_25mHz
    SLICE_X97Y71         FDCE                                         r  addr_vga_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  addr_vga_reg[6]/Q
                         net (fo=125, routed)         0.329     1.068    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/addrb[6]
    RAMB18_X4Y28         RAMB18E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.908     0.908    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/clkb
    RAMB18_X4Y28         RAMB18E1                                     r  blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.674    
    RAMB18_X4Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.857    blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.427%)  route 0.183ns (49.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.607     0.607    vga_ctrl_0/CLK
    SLICE_X91Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDCE (Prop_fdce_C_Q)         0.141     0.748 r  vga_ctrl_0/vcount_reg[1]/Q
                         net (fo=9, routed)           0.183     0.931    vga_ctrl_0/vcount[1]
    SLICE_X92Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.976 r  vga_ctrl_0/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.976    vga_ctrl_0/vcount[2]_i_1_n_0
    SLICE_X92Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.877     0.877    vga_ctrl_0/CLK
    SLICE_X92Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
                         clock pessimism             -0.234     0.643    
    SLICE_X92Y59         FDCE (Hold_fdce_C_D)         0.121     0.764    vga_ctrl_0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.226%)  route 0.192ns (50.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.595     0.595    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.607     0.607    vga_ctrl_0/CLK
    SLICE_X91Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDCE (Prop_fdce_C_Q)         0.141     0.748 r  vga_ctrl_0/vcount_reg[1]/Q
                         net (fo=9, routed)           0.192     0.940    vga_ctrl_0/vcount[1]
    SLICE_X92Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.985 r  vga_ctrl_0/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.985    vga_ctrl_0/vcount[9]_i_2_n_0
    SLICE_X92Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1351, routed)        0.862     0.862    clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.877     0.877    vga_ctrl_0/CLK
    SLICE_X92Y59         FDCE                                         r  vga_ctrl_0/vcount_reg[9]/C
                         clock pessimism             -0.234     0.643    
    SLICE_X92Y59         FDCE (Hold_fdce_C_D)         0.121     0.764    vga_ctrl_0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y28     blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y24     blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y19     blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y0      blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y14     blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y27     blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y25     blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y6      blk_mem_gen0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X95Y71     addr_vga_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y72     addr_vga_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y72     addr_vga_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y72     addr_vga_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y71     addr_vga_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y71     addr_vga_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X95Y71     addr_vga_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y73     addr_vga_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y74     addr_vga_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y74     addr_vga_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y70     addr_vga_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y70     addr_vga_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y70     addr_vga_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



