Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_riscv_wrapper_func_synth xil_defaultlib.tb_riscv_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1_...
Compiling module xil_defaultlib.RISCV_demonstrator_axi_gpio_0_1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.RISCV_demonstrator_clk_wiz_0_clk...
Compiling module xil_defaultlib.RISCV_demonstrator_clk_wiz_0
Compiling module xil_defaultlib.RISCV_demonstrator_decoder_0_0
Compiling module unisims_ver.VCC
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_riscv_wrapper...
Compiling module xil_defaultlib.RISCV_demonstrator_rst_clk_wiz_1...
Compiling module xil_defaultlib.RISCV_demonstrator_rst_clk_wiz_1...
Compiling module unisims_ver.SRL16E(INIT=16'b1111111111111111...
Compiling module xil_defaultlib.RISCV_demonstrator_rst_clk_wiz_1...
Compiling module xil_defaultlib.RISCV_demonstrator_rst_clk_wiz_1...
Compiling module xil_defaultlib.RISCV_demonstrator_rst_clk_wiz_1...
Compiling module xil_defaultlib.RISCV_demonstrator_rst_clk_wiz_1...
Compiling module xil_defaultlib.RISCV_demonstrator_rst_clk_wiz_1...
Compiling module xil_defaultlib.RISCV_demonstrator
Compiling module xil_defaultlib.RISCV_demonstrator_wrapper
Compiling module xil_defaultlib.tb_riscv_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_wrapper_func_synth
