-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L49Q is FX2_SLRD~reg0
--operation mode is normal

A1L49Q_lut_out = state_FX.010 # A1L49Q & (state_FX.011 # !state_FX.000);
A1L49Q = DFFEAS(A1L49Q_lut_out, FX2_CLK, VCC, , , , , , );


--A1L51Q is FX2_SLWR~reg0
--operation mode is normal

A1L51Q_lut_out = A1L51Q & (!state_FX.011 # !FX2_flags[2]) # !A1L51Q & !state_FX.001 & (!state_FX.011 # !FX2_flags[2]);
A1L51Q = DFFEAS(A1L51Q_lut_out, FX2_CLK, VCC, , , , , , );


--D1_start_d5 is halfband_decim:hbd_i|start_d5
--operation mode is normal

D1_start_d5_lut_out = D2_start_d4;
D1_start_d5 = DFFEAS(D1_start_d5_lut_out, clock, VCC, , , , , , );


--state_FX.010 is state_FX.010
--operation mode is normal

state_FX.010_lut_out = state_FX.001 # !state_FX.000 & !FX2_flags[0];
state_FX.010 = DFFEAS(state_FX.010_lut_out, FX2_CLK, VCC, , , , , , );


--state_FX.011 is state_FX.011
--operation mode is normal

state_FX.011_lut_out = state_FX.010 & (syncd_write_used[9] # state_FX.011 & !FX2_flags[2]) # !state_FX.010 & (state_FX.011 & !FX2_flags[2]);
state_FX.011 = DFFEAS(state_FX.011_lut_out, FX2_CLK, VCC, , , , , , );


--state_FX.000 is state_FX.000
--operation mode is normal

state_FX.000_lut_out = FX2_flags[2] & !state_FX.011 & (syncd_write_used[9] # !state_FX.010) # !FX2_flags[2] & (syncd_write_used[9] # !state_FX.010);
state_FX.000 = DFFEAS(state_FX.000_lut_out, FX2_CLK, VCC, , , , , , );


--state_FX.001 is state_FX.001
--operation mode is normal

state_FX.001_lut_out = A1L200;
state_FX.001 = DFFEAS(state_FX.001_lut_out, FX2_CLK, VCC, , , , , , );


--D2_start_d4 is halfband_decim:hbd_q|start_d4
--operation mode is normal

D2_start_d4_lut_out = D1_start_d3;
D2_start_d4 = DFFEAS(D2_start_d4_lut_out, clock, VCC, , , , , , );


--syncd_write_used[9] is syncd_write_used[9]
--operation mode is normal

syncd_write_used[9]_lut_out = J5_dffe5a[9];
syncd_write_used[9] = DFFEAS(syncd_write_used[9]_lut_out, FX2_CLK, VCC, , , , , , );


--A1L200 is state_FX~33
--operation mode is normal

A1L200 = FX2_flags[0] & (!state_FX.000);


--D1_start_d3 is halfband_decim:hbd_i|start_d3
--operation mode is normal

D1_start_d3_lut_out = D1_start_d2;
D1_start_d3 = DFFEAS(D1_start_d3_lut_out, clock, VCC, , , , , , );


--W1_q_b[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[0]_PORT_A_data_in = register[0];
W1_q_b[0]_PORT_A_data_in_reg = DFFE(W1_q_b[0]_PORT_A_data_in, W1_q_b[0]_clock_0, , , W1_q_b[0]_clock_enable_0);
W1_q_b[0]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[0]_PORT_A_address_reg = DFFE(W1_q_b[0]_PORT_A_address, W1_q_b[0]_clock_0, , , W1_q_b[0]_clock_enable_0);
W1_q_b[0]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[0]_PORT_B_address_reg = DFFE(W1_q_b[0]_PORT_B_address, W1_q_b[0]_clock_1, , , W1_q_b[0]_clock_enable_1);
W1_q_b[0]_PORT_A_write_enable = VCC;
W1_q_b[0]_PORT_A_write_enable_reg = DFFE(W1_q_b[0]_PORT_A_write_enable, W1_q_b[0]_clock_0, , , W1_q_b[0]_clock_enable_0);
W1_q_b[0]_PORT_B_read_enable = VCC;
W1_q_b[0]_PORT_B_read_enable_reg = DFFE(W1_q_b[0]_PORT_B_read_enable, W1_q_b[0]_clock_1, , , W1_q_b[0]_clock_enable_1);
W1_q_b[0]_clock_0 = data_flag;
W1_q_b[0]_clock_1 = Tx_read_clock;
W1_q_b[0]_clock_enable_0 = !T1_b_full;
W1_q_b[0]_clock_enable_1 = S1_b_non_empty;
W1_q_b[0]_PORT_B_data_out = MEMORY(W1_q_b[0]_PORT_A_data_in_reg, , W1_q_b[0]_PORT_A_address_reg, W1_q_b[0]_PORT_B_address_reg, W1_q_b[0]_PORT_A_write_enable_reg, W1_q_b[0]_PORT_B_read_enable_reg, , , W1_q_b[0]_clock_0, W1_q_b[0]_clock_1, W1_q_b[0]_clock_enable_0, W1_q_b[0]_clock_enable_1, , );
W1_q_b[0] = W1_q_b[0]_PORT_B_data_out[0];


--W1_q_b[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[1]_PORT_A_data_in = register[1];
W1_q_b[1]_PORT_A_data_in_reg = DFFE(W1_q_b[1]_PORT_A_data_in, W1_q_b[1]_clock_0, , , W1_q_b[1]_clock_enable_0);
W1_q_b[1]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[1]_PORT_A_address_reg = DFFE(W1_q_b[1]_PORT_A_address, W1_q_b[1]_clock_0, , , W1_q_b[1]_clock_enable_0);
W1_q_b[1]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[1]_PORT_B_address_reg = DFFE(W1_q_b[1]_PORT_B_address, W1_q_b[1]_clock_1, , , W1_q_b[1]_clock_enable_1);
W1_q_b[1]_PORT_A_write_enable = VCC;
W1_q_b[1]_PORT_A_write_enable_reg = DFFE(W1_q_b[1]_PORT_A_write_enable, W1_q_b[1]_clock_0, , , W1_q_b[1]_clock_enable_0);
W1_q_b[1]_PORT_B_read_enable = VCC;
W1_q_b[1]_PORT_B_read_enable_reg = DFFE(W1_q_b[1]_PORT_B_read_enable, W1_q_b[1]_clock_1, , , W1_q_b[1]_clock_enable_1);
W1_q_b[1]_clock_0 = data_flag;
W1_q_b[1]_clock_1 = Tx_read_clock;
W1_q_b[1]_clock_enable_0 = !T1_b_full;
W1_q_b[1]_clock_enable_1 = S1_b_non_empty;
W1_q_b[1]_PORT_B_data_out = MEMORY(W1_q_b[1]_PORT_A_data_in_reg, , W1_q_b[1]_PORT_A_address_reg, W1_q_b[1]_PORT_B_address_reg, W1_q_b[1]_PORT_A_write_enable_reg, W1_q_b[1]_PORT_B_read_enable_reg, , , W1_q_b[1]_clock_0, W1_q_b[1]_clock_1, W1_q_b[1]_clock_enable_0, W1_q_b[1]_clock_enable_1, , );
W1_q_b[1] = W1_q_b[1]_PORT_B_data_out[0];


--W1_q_b[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[2]_PORT_A_data_in = register[2];
W1_q_b[2]_PORT_A_data_in_reg = DFFE(W1_q_b[2]_PORT_A_data_in, W1_q_b[2]_clock_0, , , W1_q_b[2]_clock_enable_0);
W1_q_b[2]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[2]_PORT_A_address_reg = DFFE(W1_q_b[2]_PORT_A_address, W1_q_b[2]_clock_0, , , W1_q_b[2]_clock_enable_0);
W1_q_b[2]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[2]_PORT_B_address_reg = DFFE(W1_q_b[2]_PORT_B_address, W1_q_b[2]_clock_1, , , W1_q_b[2]_clock_enable_1);
W1_q_b[2]_PORT_A_write_enable = VCC;
W1_q_b[2]_PORT_A_write_enable_reg = DFFE(W1_q_b[2]_PORT_A_write_enable, W1_q_b[2]_clock_0, , , W1_q_b[2]_clock_enable_0);
W1_q_b[2]_PORT_B_read_enable = VCC;
W1_q_b[2]_PORT_B_read_enable_reg = DFFE(W1_q_b[2]_PORT_B_read_enable, W1_q_b[2]_clock_1, , , W1_q_b[2]_clock_enable_1);
W1_q_b[2]_clock_0 = data_flag;
W1_q_b[2]_clock_1 = Tx_read_clock;
W1_q_b[2]_clock_enable_0 = !T1_b_full;
W1_q_b[2]_clock_enable_1 = S1_b_non_empty;
W1_q_b[2]_PORT_B_data_out = MEMORY(W1_q_b[2]_PORT_A_data_in_reg, , W1_q_b[2]_PORT_A_address_reg, W1_q_b[2]_PORT_B_address_reg, W1_q_b[2]_PORT_A_write_enable_reg, W1_q_b[2]_PORT_B_read_enable_reg, , , W1_q_b[2]_clock_0, W1_q_b[2]_clock_1, W1_q_b[2]_clock_enable_0, W1_q_b[2]_clock_enable_1, , );
W1_q_b[2] = W1_q_b[2]_PORT_B_data_out[0];


--W1_q_b[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[3]_PORT_A_data_in = register[3];
W1_q_b[3]_PORT_A_data_in_reg = DFFE(W1_q_b[3]_PORT_A_data_in, W1_q_b[3]_clock_0, , , W1_q_b[3]_clock_enable_0);
W1_q_b[3]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[3]_PORT_A_address_reg = DFFE(W1_q_b[3]_PORT_A_address, W1_q_b[3]_clock_0, , , W1_q_b[3]_clock_enable_0);
W1_q_b[3]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[3]_PORT_B_address_reg = DFFE(W1_q_b[3]_PORT_B_address, W1_q_b[3]_clock_1, , , W1_q_b[3]_clock_enable_1);
W1_q_b[3]_PORT_A_write_enable = VCC;
W1_q_b[3]_PORT_A_write_enable_reg = DFFE(W1_q_b[3]_PORT_A_write_enable, W1_q_b[3]_clock_0, , , W1_q_b[3]_clock_enable_0);
W1_q_b[3]_PORT_B_read_enable = VCC;
W1_q_b[3]_PORT_B_read_enable_reg = DFFE(W1_q_b[3]_PORT_B_read_enable, W1_q_b[3]_clock_1, , , W1_q_b[3]_clock_enable_1);
W1_q_b[3]_clock_0 = data_flag;
W1_q_b[3]_clock_1 = Tx_read_clock;
W1_q_b[3]_clock_enable_0 = !T1_b_full;
W1_q_b[3]_clock_enable_1 = S1_b_non_empty;
W1_q_b[3]_PORT_B_data_out = MEMORY(W1_q_b[3]_PORT_A_data_in_reg, , W1_q_b[3]_PORT_A_address_reg, W1_q_b[3]_PORT_B_address_reg, W1_q_b[3]_PORT_A_write_enable_reg, W1_q_b[3]_PORT_B_read_enable_reg, , , W1_q_b[3]_clock_0, W1_q_b[3]_clock_1, W1_q_b[3]_clock_enable_0, W1_q_b[3]_clock_enable_1, , );
W1_q_b[3] = W1_q_b[3]_PORT_B_data_out[0];


--W1_q_b[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[4]_PORT_A_data_in = register[4];
W1_q_b[4]_PORT_A_data_in_reg = DFFE(W1_q_b[4]_PORT_A_data_in, W1_q_b[4]_clock_0, , , W1_q_b[4]_clock_enable_0);
W1_q_b[4]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[4]_PORT_A_address_reg = DFFE(W1_q_b[4]_PORT_A_address, W1_q_b[4]_clock_0, , , W1_q_b[4]_clock_enable_0);
W1_q_b[4]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[4]_PORT_B_address_reg = DFFE(W1_q_b[4]_PORT_B_address, W1_q_b[4]_clock_1, , , W1_q_b[4]_clock_enable_1);
W1_q_b[4]_PORT_A_write_enable = VCC;
W1_q_b[4]_PORT_A_write_enable_reg = DFFE(W1_q_b[4]_PORT_A_write_enable, W1_q_b[4]_clock_0, , , W1_q_b[4]_clock_enable_0);
W1_q_b[4]_PORT_B_read_enable = VCC;
W1_q_b[4]_PORT_B_read_enable_reg = DFFE(W1_q_b[4]_PORT_B_read_enable, W1_q_b[4]_clock_1, , , W1_q_b[4]_clock_enable_1);
W1_q_b[4]_clock_0 = data_flag;
W1_q_b[4]_clock_1 = Tx_read_clock;
W1_q_b[4]_clock_enable_0 = !T1_b_full;
W1_q_b[4]_clock_enable_1 = S1_b_non_empty;
W1_q_b[4]_PORT_B_data_out = MEMORY(W1_q_b[4]_PORT_A_data_in_reg, , W1_q_b[4]_PORT_A_address_reg, W1_q_b[4]_PORT_B_address_reg, W1_q_b[4]_PORT_A_write_enable_reg, W1_q_b[4]_PORT_B_read_enable_reg, , , W1_q_b[4]_clock_0, W1_q_b[4]_clock_1, W1_q_b[4]_clock_enable_0, W1_q_b[4]_clock_enable_1, , );
W1_q_b[4] = W1_q_b[4]_PORT_B_data_out[0];


--W1_q_b[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[5]_PORT_A_data_in = register[5];
W1_q_b[5]_PORT_A_data_in_reg = DFFE(W1_q_b[5]_PORT_A_data_in, W1_q_b[5]_clock_0, , , W1_q_b[5]_clock_enable_0);
W1_q_b[5]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[5]_PORT_A_address_reg = DFFE(W1_q_b[5]_PORT_A_address, W1_q_b[5]_clock_0, , , W1_q_b[5]_clock_enable_0);
W1_q_b[5]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[5]_PORT_B_address_reg = DFFE(W1_q_b[5]_PORT_B_address, W1_q_b[5]_clock_1, , , W1_q_b[5]_clock_enable_1);
W1_q_b[5]_PORT_A_write_enable = VCC;
W1_q_b[5]_PORT_A_write_enable_reg = DFFE(W1_q_b[5]_PORT_A_write_enable, W1_q_b[5]_clock_0, , , W1_q_b[5]_clock_enable_0);
W1_q_b[5]_PORT_B_read_enable = VCC;
W1_q_b[5]_PORT_B_read_enable_reg = DFFE(W1_q_b[5]_PORT_B_read_enable, W1_q_b[5]_clock_1, , , W1_q_b[5]_clock_enable_1);
W1_q_b[5]_clock_0 = data_flag;
W1_q_b[5]_clock_1 = Tx_read_clock;
W1_q_b[5]_clock_enable_0 = !T1_b_full;
W1_q_b[5]_clock_enable_1 = S1_b_non_empty;
W1_q_b[5]_PORT_B_data_out = MEMORY(W1_q_b[5]_PORT_A_data_in_reg, , W1_q_b[5]_PORT_A_address_reg, W1_q_b[5]_PORT_B_address_reg, W1_q_b[5]_PORT_A_write_enable_reg, W1_q_b[5]_PORT_B_read_enable_reg, , , W1_q_b[5]_clock_0, W1_q_b[5]_clock_1, W1_q_b[5]_clock_enable_0, W1_q_b[5]_clock_enable_1, , );
W1_q_b[5] = W1_q_b[5]_PORT_B_data_out[0];


--W1_q_b[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[6]_PORT_A_data_in = register[6];
W1_q_b[6]_PORT_A_data_in_reg = DFFE(W1_q_b[6]_PORT_A_data_in, W1_q_b[6]_clock_0, , , W1_q_b[6]_clock_enable_0);
W1_q_b[6]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[6]_PORT_A_address_reg = DFFE(W1_q_b[6]_PORT_A_address, W1_q_b[6]_clock_0, , , W1_q_b[6]_clock_enable_0);
W1_q_b[6]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[6]_PORT_B_address_reg = DFFE(W1_q_b[6]_PORT_B_address, W1_q_b[6]_clock_1, , , W1_q_b[6]_clock_enable_1);
W1_q_b[6]_PORT_A_write_enable = VCC;
W1_q_b[6]_PORT_A_write_enable_reg = DFFE(W1_q_b[6]_PORT_A_write_enable, W1_q_b[6]_clock_0, , , W1_q_b[6]_clock_enable_0);
W1_q_b[6]_PORT_B_read_enable = VCC;
W1_q_b[6]_PORT_B_read_enable_reg = DFFE(W1_q_b[6]_PORT_B_read_enable, W1_q_b[6]_clock_1, , , W1_q_b[6]_clock_enable_1);
W1_q_b[6]_clock_0 = data_flag;
W1_q_b[6]_clock_1 = Tx_read_clock;
W1_q_b[6]_clock_enable_0 = !T1_b_full;
W1_q_b[6]_clock_enable_1 = S1_b_non_empty;
W1_q_b[6]_PORT_B_data_out = MEMORY(W1_q_b[6]_PORT_A_data_in_reg, , W1_q_b[6]_PORT_A_address_reg, W1_q_b[6]_PORT_B_address_reg, W1_q_b[6]_PORT_A_write_enable_reg, W1_q_b[6]_PORT_B_read_enable_reg, , , W1_q_b[6]_clock_0, W1_q_b[6]_clock_1, W1_q_b[6]_clock_enable_0, W1_q_b[6]_clock_enable_1, , );
W1_q_b[6] = W1_q_b[6]_PORT_B_data_out[0];


--W1_q_b[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dpram_ipm:fiforam|altsyncram_uia1:altsyncram3|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 8, Port B Logical Depth: 2048, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_b[7]_PORT_A_data_in = register[7];
W1_q_b[7]_PORT_A_data_in_reg = DFFE(W1_q_b[7]_PORT_A_data_in, W1_q_b[7]_clock_0, , , W1_q_b[7]_clock_enable_0);
W1_q_b[7]_PORT_A_address = BUS(R2_power_modified_counter_values[0], R2_power_modified_counter_values[1], R2_power_modified_counter_values[2], R2_power_modified_counter_values[3], R2_power_modified_counter_values[4], R2_power_modified_counter_values[5], R2_power_modified_counter_values[6], R2_power_modified_counter_values[7], R2_power_modified_counter_values[8], R2_power_modified_counter_values[9], R2_power_modified_counter_values[10]);
W1_q_b[7]_PORT_A_address_reg = DFFE(W1_q_b[7]_PORT_A_address, W1_q_b[7]_clock_0, , , W1_q_b[7]_clock_enable_0);
W1_q_b[7]_PORT_B_address = BUS(R1_power_modified_counter_values[0], R1_power_modified_counter_values[1], R1_power_modified_counter_values[2], R1_power_modified_counter_values[3], R1_power_modified_counter_values[4], R1_power_modified_counter_values[5], R1_power_modified_counter_values[6], R1_power_modified_counter_values[7], R1_power_modified_counter_values[8], R1_power_modified_counter_values[9], R1_power_modified_counter_values[10]);
W1_q_b[7]_PORT_B_address_reg = DFFE(W1_q_b[7]_PORT_B_address, W1_q_b[7]_clock_1, , , W1_q_b[7]_clock_enable_1);
W1_q_b[7]_PORT_A_write_enable = VCC;
W1_q_b[7]_PORT_A_write_enable_reg = DFFE(W1_q_b[7]_PORT_A_write_enable, W1_q_b[7]_clock_0, , , W1_q_b[7]_clock_enable_0);
W1_q_b[7]_PORT_B_read_enable = VCC;
W1_q_b[7]_PORT_B_read_enable_reg = DFFE(W1_q_b[7]_PORT_B_read_enable, W1_q_b[7]_clock_1, , , W1_q_b[7]_clock_enable_1);
W1_q_b[7]_clock_0 = data_flag;
W1_q_b[7]_clock_1 = Tx_read_clock;
W1_q_b[7]_clock_enable_0 = !T1_b_full;
W1_q_b[7]_clock_enable_1 = S1_b_non_empty;
W1_q_b[7]_PORT_B_data_out = MEMORY(W1_q_b[7]_PORT_A_data_in_reg, , W1_q_b[7]_PORT_A_address_reg, W1_q_b[7]_PORT_B_address_reg, W1_q_b[7]_PORT_A_write_enable_reg, W1_q_b[7]_PORT_B_read_enable_reg, , , W1_q_b[7]_clock_0, W1_q_b[7]_clock_1, W1_q_b[7]_clock_enable_0, W1_q_b[7]_clock_enable_1, , );
W1_q_b[7] = W1_q_b[7]_PORT_B_data_out[0];


--FIFO_DATA_OUTPUT_ENABLE is FIFO_DATA_OUTPUT_ENABLE
--operation mode is normal

FIFO_DATA_OUTPUT_ENABLE_lut_out = state_FX.010 & (syncd_write_used[9] # FIFO_DATA_OUTPUT_ENABLE & !A1L200) # !state_FX.010 & (FIFO_DATA_OUTPUT_ENABLE & !A1L200);
FIFO_DATA_OUTPUT_ENABLE = DFFEAS(FIFO_DATA_OUTPUT_ENABLE_lut_out, FX2_CLK, VCC, , , , , , );


--J5_dffe5a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wrusedw|dffe5a[9]
--operation mode is arithmetic

J5_dffe5a[9]_carry_eqn = J4L19;
J5_dffe5a[9]_lut_out = Q2_safe_q[9] $ J6_dffe5a[9] $ !J5_dffe5a[9]_carry_eqn;
J5_dffe5a[9] = DFFEAS(J5_dffe5a[9]_lut_out, data_flag, VCC, , , , , , );

--J5L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wrusedw|dffe5a[9]~9
--operation mode is arithmetic

J5L3 = CARRY(Q2_safe_q[9] & J6_dffe5a[9] & !J4L19 # !Q2_safe_q[9] & (J6_dffe5a[9] # !J4L19));


--D1_start_d2 is halfband_decim:hbd_i|start_d2
--operation mode is normal

D1_start_d2_lut_out = D1_start_d1;
D1_start_d2 = DFFEAS(D1_start_d2_lut_out, clock, VCC, , , , , , );


--data_flag is data_flag
--operation mode is normal

data_flag_lut_out = strobe;
data_flag = DFFEAS(data_flag_lut_out, !clock_8, !data_flag, , , , , , );


--Tx_read_clock is Tx_read_clock
--operation mode is normal

Tx_read_clock_lut_out = state_FX.010 & (syncd_write_used[9] # Tx_read_clock & A1L59) # !state_FX.010 & Tx_read_clock & A1L59;
Tx_read_clock = DFFEAS(Tx_read_clock_lut_out, FX2_CLK, VCC, , , , , , );


--T1_b_full is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_g0d:write_state|b_full
--operation mode is normal

T1_b_full_lut_out = J4_dffe5a[6] & T1L2 & T1L3 & T1L4;
T1_b_full = DFFEAS(T1_b_full_lut_out, data_flag, VCC, , , , , , );


--S1_b_non_empty is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|b_non_empty
--operation mode is normal

S1_b_non_empty_lut_out = S1L6 # S1_b_non_empty & (!S1L4);
S1_b_non_empty = DFFEAS(S1_b_non_empty_lut_out, Tx_read_clock, VCC, , , , , , );


--register[0] is register[0]
--operation mode is normal

register[0]_lut_out = AD_state[0] & (D1_data_out[8]) # !AD_state[0] & D1_data_out[15];
register[0] = DFFEAS(register[0]_lut_out, clock_8, VCC, , A1L158, A1L61, , A1L157, AD_state[2]);


--R2_power_modified_counter_values[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

R2_power_modified_counter_values[0]_carry_eqn = R2L23;
R2_power_modified_counter_values[0]_lut_out = R2_power_modified_counter_values[0] $ (!T1_b_full & !R2_power_modified_counter_values[0]_carry_eqn);
R2_power_modified_counter_values[0] = DFFEAS(R2_power_modified_counter_values[0]_lut_out, data_flag, VCC, , , , , , );

--R2L2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera0~COUT
--operation mode is arithmetic

R2L2 = CARRY(T1_b_full # !R2L23);


--R2_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

R2_power_modified_counter_values[1]_carry_eqn = R2L2;
R2_power_modified_counter_values[1]_lut_out = R2_power_modified_counter_values[1] $ (R2_power_modified_counter_values[0] & !R2_power_modified_counter_values[1]_carry_eqn);
R2_power_modified_counter_values[1] = DFFEAS(R2_power_modified_counter_values[1]_lut_out, data_flag, VCC, , , , , , );

--R2L4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera1~COUT
--operation mode is arithmetic

R2L4 = CARRY(!R2_power_modified_counter_values[0] & (!R2L2));


--R2_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

R2_power_modified_counter_values[2]_carry_eqn = R2L4;
R2_power_modified_counter_values[2]_lut_out = R2_power_modified_counter_values[2] $ (R2_power_modified_counter_values[1] & R2_power_modified_counter_values[2]_carry_eqn);
R2_power_modified_counter_values[2] = DFFEAS(R2_power_modified_counter_values[2]_lut_out, data_flag, VCC, , , , , , );

--R2L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera2~COUT
--operation mode is arithmetic

R2L6 = CARRY(R2_power_modified_counter_values[1] # !R2L4);


--R2_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

R2_power_modified_counter_values[3]_carry_eqn = R2L6;
R2_power_modified_counter_values[3]_lut_out = R2_power_modified_counter_values[3] $ (R2_power_modified_counter_values[2] & !R2_power_modified_counter_values[3]_carry_eqn);
R2_power_modified_counter_values[3] = DFFEAS(R2_power_modified_counter_values[3]_lut_out, data_flag, VCC, , , , , , );

--R2L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera3~COUT
--operation mode is arithmetic

R2L8 = CARRY(!R2_power_modified_counter_values[2] & (!R2L6));


--R2_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

R2_power_modified_counter_values[4]_carry_eqn = R2L8;
R2_power_modified_counter_values[4]_lut_out = R2_power_modified_counter_values[4] $ (R2_power_modified_counter_values[3] & R2_power_modified_counter_values[4]_carry_eqn);
R2_power_modified_counter_values[4] = DFFEAS(R2_power_modified_counter_values[4]_lut_out, data_flag, VCC, , , , , , );

--R2L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera4~COUT
--operation mode is arithmetic

R2L10 = CARRY(R2_power_modified_counter_values[3] # !R2L8);


--R2_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

R2_power_modified_counter_values[5]_carry_eqn = R2L10;
R2_power_modified_counter_values[5]_lut_out = R2_power_modified_counter_values[5] $ (R2_power_modified_counter_values[4] & !R2_power_modified_counter_values[5]_carry_eqn);
R2_power_modified_counter_values[5] = DFFEAS(R2_power_modified_counter_values[5]_lut_out, data_flag, VCC, , , , , , );

--R2L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera5~COUT
--operation mode is arithmetic

R2L12 = CARRY(!R2_power_modified_counter_values[4] & (!R2L10));


--R2_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

R2_power_modified_counter_values[6]_carry_eqn = R2L12;
R2_power_modified_counter_values[6]_lut_out = R2_power_modified_counter_values[6] $ (R2_power_modified_counter_values[5] & R2_power_modified_counter_values[6]_carry_eqn);
R2_power_modified_counter_values[6] = DFFEAS(R2_power_modified_counter_values[6]_lut_out, data_flag, VCC, , , , , , );

--R2L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera6~COUT
--operation mode is arithmetic

R2L14 = CARRY(R2_power_modified_counter_values[5] # !R2L12);


--R2_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

R2_power_modified_counter_values[7]_carry_eqn = R2L14;
R2_power_modified_counter_values[7]_lut_out = R2_power_modified_counter_values[7] $ (R2_power_modified_counter_values[6] & !R2_power_modified_counter_values[7]_carry_eqn);
R2_power_modified_counter_values[7] = DFFEAS(R2_power_modified_counter_values[7]_lut_out, data_flag, VCC, , , , , , );

--R2L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera7~COUT
--operation mode is arithmetic

R2L16 = CARRY(!R2_power_modified_counter_values[6] & (!R2L14));


--R2_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[8]
--operation mode is arithmetic

R2_power_modified_counter_values[8]_carry_eqn = R2L16;
R2_power_modified_counter_values[8]_lut_out = R2_power_modified_counter_values[8] $ (R2_power_modified_counter_values[7] & R2_power_modified_counter_values[8]_carry_eqn);
R2_power_modified_counter_values[8] = DFFEAS(R2_power_modified_counter_values[8]_lut_out, data_flag, VCC, , , , , , );

--R2L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera8~COUT
--operation mode is arithmetic

R2L18 = CARRY(R2_power_modified_counter_values[7] # !R2L16);


--R2_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[9]
--operation mode is arithmetic

R2_power_modified_counter_values[9]_carry_eqn = R2L18;
R2_power_modified_counter_values[9]_lut_out = R2_power_modified_counter_values[9] $ (R2_power_modified_counter_values[8] & !R2_power_modified_counter_values[9]_carry_eqn);
R2_power_modified_counter_values[9] = DFFEAS(R2_power_modified_counter_values[9]_lut_out, data_flag, VCC, , , , , , );

--R2L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|countera9~COUT
--operation mode is arithmetic

R2L20 = CARRY(!R2_power_modified_counter_values[8] & (!R2L18));


--R2_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|power_modified_counter_values[10]
--operation mode is normal

R2_power_modified_counter_values[10]_carry_eqn = R2L20;
R2_power_modified_counter_values[10]_lut_out = R2_power_modified_counter_values[10] $ (R2_power_modified_counter_values[10]_carry_eqn);
R2_power_modified_counter_values[10] = DFFEAS(R2_power_modified_counter_values[10]_lut_out, data_flag, VCC, , , , , , );


--R1_power_modified_counter_values[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

R1_power_modified_counter_values[0]_carry_eqn = R1L23;
R1_power_modified_counter_values[0]_lut_out = R1_power_modified_counter_values[0] $ (S1_b_non_empty & !R1_power_modified_counter_values[0]_carry_eqn);
R1_power_modified_counter_values[0] = DFFEAS(R1_power_modified_counter_values[0]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera0~COUT
--operation mode is arithmetic

R1L2 = CARRY(!R1L23 # !S1_b_non_empty);


--R1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

R1_power_modified_counter_values[1]_carry_eqn = R1L2;
R1_power_modified_counter_values[1]_lut_out = R1_power_modified_counter_values[1] $ (R1_power_modified_counter_values[0] & !R1_power_modified_counter_values[1]_carry_eqn);
R1_power_modified_counter_values[1] = DFFEAS(R1_power_modified_counter_values[1]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera1~COUT
--operation mode is arithmetic

R1L4 = CARRY(!R1_power_modified_counter_values[0] & (!R1L2));


--R1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

R1_power_modified_counter_values[2]_carry_eqn = R1L4;
R1_power_modified_counter_values[2]_lut_out = R1_power_modified_counter_values[2] $ (R1_power_modified_counter_values[1] & R1_power_modified_counter_values[2]_carry_eqn);
R1_power_modified_counter_values[2] = DFFEAS(R1_power_modified_counter_values[2]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera2~COUT
--operation mode is arithmetic

R1L6 = CARRY(R1_power_modified_counter_values[1] # !R1L4);


--R1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

R1_power_modified_counter_values[3]_carry_eqn = R1L6;
R1_power_modified_counter_values[3]_lut_out = R1_power_modified_counter_values[3] $ (R1_power_modified_counter_values[2] & !R1_power_modified_counter_values[3]_carry_eqn);
R1_power_modified_counter_values[3] = DFFEAS(R1_power_modified_counter_values[3]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera3~COUT
--operation mode is arithmetic

R1L8 = CARRY(!R1_power_modified_counter_values[2] & (!R1L6));


--R1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

R1_power_modified_counter_values[4]_carry_eqn = R1L8;
R1_power_modified_counter_values[4]_lut_out = R1_power_modified_counter_values[4] $ (R1_power_modified_counter_values[3] & R1_power_modified_counter_values[4]_carry_eqn);
R1_power_modified_counter_values[4] = DFFEAS(R1_power_modified_counter_values[4]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera4~COUT
--operation mode is arithmetic

R1L10 = CARRY(R1_power_modified_counter_values[3] # !R1L8);


--R1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

R1_power_modified_counter_values[5]_carry_eqn = R1L10;
R1_power_modified_counter_values[5]_lut_out = R1_power_modified_counter_values[5] $ (R1_power_modified_counter_values[4] & !R1_power_modified_counter_values[5]_carry_eqn);
R1_power_modified_counter_values[5] = DFFEAS(R1_power_modified_counter_values[5]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera5~COUT
--operation mode is arithmetic

R1L12 = CARRY(!R1_power_modified_counter_values[4] & (!R1L10));


--R1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

R1_power_modified_counter_values[6]_carry_eqn = R1L12;
R1_power_modified_counter_values[6]_lut_out = R1_power_modified_counter_values[6] $ (R1_power_modified_counter_values[5] & R1_power_modified_counter_values[6]_carry_eqn);
R1_power_modified_counter_values[6] = DFFEAS(R1_power_modified_counter_values[6]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera6~COUT
--operation mode is arithmetic

R1L14 = CARRY(R1_power_modified_counter_values[5] # !R1L12);


--R1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

R1_power_modified_counter_values[7]_carry_eqn = R1L14;
R1_power_modified_counter_values[7]_lut_out = R1_power_modified_counter_values[7] $ (R1_power_modified_counter_values[6] & !R1_power_modified_counter_values[7]_carry_eqn);
R1_power_modified_counter_values[7] = DFFEAS(R1_power_modified_counter_values[7]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera7~COUT
--operation mode is arithmetic

R1L16 = CARRY(!R1_power_modified_counter_values[6] & (!R1L14));


--R1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[8]
--operation mode is arithmetic

R1_power_modified_counter_values[8]_carry_eqn = R1L16;
R1_power_modified_counter_values[8]_lut_out = R1_power_modified_counter_values[8] $ (R1_power_modified_counter_values[7] & R1_power_modified_counter_values[8]_carry_eqn);
R1_power_modified_counter_values[8] = DFFEAS(R1_power_modified_counter_values[8]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera8~COUT
--operation mode is arithmetic

R1L18 = CARRY(R1_power_modified_counter_values[7] # !R1L16);


--R1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[9]
--operation mode is arithmetic

R1_power_modified_counter_values[9]_carry_eqn = R1L18;
R1_power_modified_counter_values[9]_lut_out = R1_power_modified_counter_values[9] $ (R1_power_modified_counter_values[8] & !R1_power_modified_counter_values[9]_carry_eqn);
R1_power_modified_counter_values[9] = DFFEAS(R1_power_modified_counter_values[9]_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|countera9~COUT
--operation mode is arithmetic

R1L20 = CARRY(!R1_power_modified_counter_values[8] & (!R1L18));


--R1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|power_modified_counter_values[10]
--operation mode is normal

R1_power_modified_counter_values[10]_carry_eqn = R1L20;
R1_power_modified_counter_values[10]_lut_out = R1_power_modified_counter_values[10] $ (R1_power_modified_counter_values[10]_carry_eqn);
R1_power_modified_counter_values[10] = DFFEAS(R1_power_modified_counter_values[10]_lut_out, Tx_read_clock, VCC, , , , , , );


--register[1] is register[1]
--operation mode is normal

register[1]_lut_out = AD_state[0] & (D1_data_out[9]) # !AD_state[0] & D1_data_out[15];
register[1] = DFFEAS(register[1]_lut_out, clock_8, VCC, , A1L158, A1L64, , A1L157, AD_state[2]);


--register[2] is register[2]
--operation mode is normal

register[2]_lut_out = AD_state[0] & (D1_data_out[10]) # !AD_state[0] & D1_data_out[15];
register[2] = DFFEAS(register[2]_lut_out, clock_8, VCC, , A1L158, A1L66, , A1L157, AD_state[2]);


--register[3] is register[3]
--operation mode is normal

register[3]_lut_out = AD_state[0] & (D1_data_out[11]) # !AD_state[0] & D1_data_out[15];
register[3] = DFFEAS(register[3]_lut_out, clock_8, VCC, , A1L158, A1L68, , A1L157, AD_state[2]);


--register[4] is register[4]
--operation mode is normal

register[4]_lut_out = AD_state[0] & (D1_data_out[12]) # !AD_state[0] & D1_data_out[15];
register[4] = DFFEAS(register[4]_lut_out, clock_8, VCC, , A1L158, A1L70, , A1L157, AD_state[2]);


--register[5] is register[5]
--operation mode is normal

register[5]_lut_out = AD_state[0] & (D1_data_out[13]) # !AD_state[0] & D1_data_out[15];
register[5] = DFFEAS(register[5]_lut_out, clock_8, VCC, , A1L158, A1L72, , A1L157, AD_state[2]);


--register[6] is register[6]
--operation mode is normal

register[6]_lut_out = AD_state[0] & (D1_data_out[14]) # !AD_state[0] & D1_data_out[15];
register[6] = DFFEAS(register[6]_lut_out, clock_8, VCC, , A1L158, A1L74, , A1L157, AD_state[2]);


--register[7] is register[7]
--operation mode is normal

register[7]_lut_out = A1L169 # AD_state[3] & !AD_state[4] & A1L167;
register[7] = DFFEAS(register[7]_lut_out, clock_8, VCC, , , , , , );


--Q2_safe_q[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[9]
--operation mode is arithmetic

Q2_safe_q[9]_carry_eqn = Q2L18;
Q2_safe_q[9]_lut_out = Q2_safe_q[9] $ (!T1_b_full & Q2_safe_q[9]_carry_eqn);
Q2_safe_q[9] = DFFEAS(Q2_safe_q[9]_lut_out, data_flag, VCC, , , , , , );

--Q2L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella9~COUT
--operation mode is arithmetic

Q2L20 = CARRY(!Q2L18 # !Q2_safe_q[9]);


--J6_dffe5a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[9]
--operation mode is normal

J6_dffe5a[9]_lut_out = V1_dffe13a[10] $ V1_dffe13a[9];
J6_dffe5a[9] = DFFEAS(J6_dffe5a[9]_lut_out, data_flag, VCC, , , , , , );


--J4_dffe5a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[8]
--operation mode is arithmetic

J4_dffe5a[8]_carry_eqn = J4L17;
J4_dffe5a[8]_lut_out = Q2_safe_q[8] $ J6_dffe5a[8] $ J4_dffe5a[8]_carry_eqn;
J4_dffe5a[8] = DFFEAS(J4_dffe5a[8]_lut_out, data_flag, VCC, , , , , , );

--J4L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[8]~103
--operation mode is arithmetic

J4L19 = CARRY(Q2_safe_q[8] & (!J4L17 # !J6_dffe5a[8]) # !Q2_safe_q[8] & !J6_dffe5a[8] & !J4L17);


--D1_start_d1 is halfband_decim:hbd_i|start_d1
--operation mode is normal

D1_start_d1_lut_out = D1L57;
D1_start_d1 = DFFEAS(D1_start_d1_lut_out, clock, VCC, , , , , , );


--strobe is strobe
--operation mode is normal

strobe_lut_out = AD_state[1] & (A1L77) # !AD_state[1] & A1L76;
strobe = DFFEAS(strobe_lut_out, clock_8, VCC, , , A1L25, , , AD_state[2]);


--clock_8 is clock_8
--operation mode is normal

clock_8_lut_out = clock_8 $ (clock_count[0] & A1L194);
clock_8 = DFFEAS(clock_8_lut_out, clock, VCC, , , , , , );


--A1L59 is Select~2051
--operation mode is normal

A1L59 = state_FX.010 # state_FX.001 # state_FX.011 & !FX2_flags[2];


--J4_dffe5a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[6]
--operation mode is arithmetic

J4_dffe5a[6]_carry_eqn = J4L13;
J4_dffe5a[6]_lut_out = Q2_safe_q[6] $ J6_dffe5a[6] $ J4_dffe5a[6]_carry_eqn;
J4_dffe5a[6] = DFFEAS(J4_dffe5a[6]_lut_out, data_flag, VCC, , , , , , );

--J4L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[6]~107
--operation mode is arithmetic

J4L15 = CARRY(Q2_safe_q[6] & (!J4L13 # !J6_dffe5a[6]) # !Q2_safe_q[6] & !J6_dffe5a[6] & !J4L13);


--J4_dffe5a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[0]
--operation mode is arithmetic

J4_dffe5a[0]_lut_out = Q2_safe_q[0] $ J6_dffe5a[0];
J4_dffe5a[0] = DFFEAS(J4_dffe5a[0]_lut_out, data_flag, VCC, , , , , , );

--J4L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[0]~111
--operation mode is arithmetic

J4L3 = CARRY(Q2_safe_q[0] # !J6_dffe5a[0]);


--J4_dffe5a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[1]
--operation mode is arithmetic

J4_dffe5a[1]_carry_eqn = J4L3;
J4_dffe5a[1]_lut_out = Q2_safe_q[1] $ J6_dffe5a[1] $ !J4_dffe5a[1]_carry_eqn;
J4_dffe5a[1] = DFFEAS(J4_dffe5a[1]_lut_out, data_flag, VCC, , , , , , );

--J4L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[1]~115
--operation mode is arithmetic

J4L5 = CARRY(Q2_safe_q[1] & J6_dffe5a[1] & !J4L3 # !Q2_safe_q[1] & (J6_dffe5a[1] # !J4L3));


--T1L2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_g0d:write_state|cmp_full_ageb~75
--operation mode is normal

T1L2 = J5_dffe5a[9] & J4_dffe5a[8] & (J4_dffe5a[0] # J4_dffe5a[1]);


--J4_dffe5a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[2]
--operation mode is arithmetic

J4_dffe5a[2]_carry_eqn = J4L5;
J4_dffe5a[2]_lut_out = Q2_safe_q[2] $ J6_dffe5a[2] $ J4_dffe5a[2]_carry_eqn;
J4_dffe5a[2] = DFFEAS(J4_dffe5a[2]_lut_out, data_flag, VCC, , , , , , );

--J4L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[2]~119
--operation mode is arithmetic

J4L7 = CARRY(Q2_safe_q[2] & (!J4L5 # !J6_dffe5a[2]) # !Q2_safe_q[2] & !J6_dffe5a[2] & !J4L5);


--J4_dffe5a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[3]
--operation mode is arithmetic

J4_dffe5a[3]_carry_eqn = J4L7;
J4_dffe5a[3]_lut_out = Q2_safe_q[3] $ J6_dffe5a[3] $ !J4_dffe5a[3]_carry_eqn;
J4_dffe5a[3] = DFFEAS(J4_dffe5a[3]_lut_out, data_flag, VCC, , , , , , );

--J4L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[3]~123
--operation mode is arithmetic

J4L9 = CARRY(Q2_safe_q[3] & J6_dffe5a[3] & !J4L7 # !Q2_safe_q[3] & (J6_dffe5a[3] # !J4L7));


--J4_dffe5a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[4]
--operation mode is arithmetic

J4_dffe5a[4]_carry_eqn = J4L9;
J4_dffe5a[4]_lut_out = Q2_safe_q[4] $ J6_dffe5a[4] $ J4_dffe5a[4]_carry_eqn;
J4_dffe5a[4] = DFFEAS(J4_dffe5a[4]_lut_out, data_flag, VCC, , , , , , );

--J4L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[4]~127
--operation mode is arithmetic

J4L11 = CARRY(Q2_safe_q[4] & (!J4L9 # !J6_dffe5a[4]) # !Q2_safe_q[4] & !J6_dffe5a[4] & !J4L9);


--J4_dffe5a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[5]
--operation mode is arithmetic

J4_dffe5a[5]_carry_eqn = J4L11;
J4_dffe5a[5]_lut_out = Q2_safe_q[5] $ J6_dffe5a[5] $ !J4_dffe5a[5]_carry_eqn;
J4_dffe5a[5] = DFFEAS(J4_dffe5a[5]_lut_out, data_flag, VCC, , , , , , );

--J4L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[5]~131
--operation mode is arithmetic

J4L13 = CARRY(Q2_safe_q[5] & J6_dffe5a[5] & !J4L11 # !Q2_safe_q[5] & (J6_dffe5a[5] # !J4L11));


--T1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_g0d:write_state|cmp_full_ageb~76
--operation mode is normal

T1L3 = J4_dffe5a[2] & J4_dffe5a[3] & J4_dffe5a[4] & J4_dffe5a[5];


--J4_dffe5a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[7]
--operation mode is arithmetic

J4_dffe5a[7]_carry_eqn = J4L15;
J4_dffe5a[7]_lut_out = Q2_safe_q[7] $ J6_dffe5a[7] $ !J4_dffe5a[7]_carry_eqn;
J4_dffe5a[7] = DFFEAS(J4_dffe5a[7]_lut_out, data_flag, VCC, , , , , , );

--J4L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[7]~135
--operation mode is arithmetic

J4L17 = CARRY(Q2_safe_q[7] & J6_dffe5a[7] & !J4L15 # !Q2_safe_q[7] & (J6_dffe5a[7] # !J4L15));


--J4_dffe5a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_wr_dbuw|dffe5a[10]
--operation mode is normal

J4_dffe5a[10]_carry_eqn = J5L3;
J4_dffe5a[10]_lut_out = Q2_safe_q[10] $ J6_dffe5a[10] $ J4_dffe5a[10]_carry_eqn;
J4_dffe5a[10] = DFFEAS(J4_dffe5a[10]_lut_out, data_flag, VCC, , , , , , );


--T1L4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_g0d:write_state|cmp_full_ageb~77
--operation mode is normal

T1L4 = J4_dffe5a[7] & J4_dffe5a[10];


--J1_dffe5a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[0]
--operation mode is arithmetic

J1_dffe5a[0]_lut_out = Q1_safe_q[0] $ J3_dffe5a[0];
J1_dffe5a[0] = DFFEAS(J1_dffe5a[0]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[0]~249
--operation mode is arithmetic

J1L3 = CARRY(J3_dffe5a[0] # !Q1_safe_q[0]);


--S1_b_one is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|b_one
--operation mode is normal

S1_b_one_lut_out = S1_b_non_empty & S1L4 & (!S1_b_one);
S1_b_one = DFFEAS(S1_b_one_lut_out, Tx_read_clock, VCC, , , , , , );


--J1_dffe5a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[2]
--operation mode is arithmetic

J1_dffe5a[2]_carry_eqn = J1L5;
J1_dffe5a[2]_lut_out = Q1_safe_q[2] $ J3_dffe5a[2] $ J1_dffe5a[2]_carry_eqn;
J1_dffe5a[2] = DFFEAS(J1_dffe5a[2]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[2]~253
--operation mode is arithmetic

J1L7 = CARRY(Q1_safe_q[2] & J3_dffe5a[2] & !J1L5 # !Q1_safe_q[2] & (J3_dffe5a[2] # !J1L5));


--J1_dffe5a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[3]
--operation mode is arithmetic

J1_dffe5a[3]_carry_eqn = J1L7;
J1_dffe5a[3]_lut_out = Q1_safe_q[3] $ J3_dffe5a[3] $ !J1_dffe5a[3]_carry_eqn;
J1_dffe5a[3] = DFFEAS(J1_dffe5a[3]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[3]~257
--operation mode is arithmetic

J1L9 = CARRY(Q1_safe_q[3] & (!J1L7 # !J3_dffe5a[3]) # !Q1_safe_q[3] & !J3_dffe5a[3] & !J1L7);


--J1_dffe5a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[4]
--operation mode is arithmetic

J1_dffe5a[4]_carry_eqn = J1L9;
J1_dffe5a[4]_lut_out = Q1_safe_q[4] $ J3_dffe5a[4] $ J1_dffe5a[4]_carry_eqn;
J1_dffe5a[4] = DFFEAS(J1_dffe5a[4]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[4]~261
--operation mode is arithmetic

J1L11 = CARRY(Q1_safe_q[4] & J3_dffe5a[4] & !J1L9 # !Q1_safe_q[4] & (J3_dffe5a[4] # !J1L9));


--J1_dffe5a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[5]
--operation mode is arithmetic

J1_dffe5a[5]_carry_eqn = J1L11;
J1_dffe5a[5]_lut_out = Q1_safe_q[5] $ J3_dffe5a[5] $ !J1_dffe5a[5]_carry_eqn;
J1_dffe5a[5] = DFFEAS(J1_dffe5a[5]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[5]~265
--operation mode is arithmetic

J1L13 = CARRY(Q1_safe_q[5] & (!J1L11 # !J3_dffe5a[5]) # !Q1_safe_q[5] & !J3_dffe5a[5] & !J1L11);


--S1L1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|_~126
--operation mode is normal

S1L1 = !J1_dffe5a[2] & !J1_dffe5a[3] & !J1_dffe5a[4] & !J1_dffe5a[5];


--J1_dffe5a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[6]
--operation mode is arithmetic

J1_dffe5a[6]_carry_eqn = J1L13;
J1_dffe5a[6]_lut_out = Q1_safe_q[6] $ J3_dffe5a[6] $ J1_dffe5a[6]_carry_eqn;
J1_dffe5a[6] = DFFEAS(J1_dffe5a[6]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[6]~269
--operation mode is arithmetic

J1L15 = CARRY(Q1_safe_q[6] & J3_dffe5a[6] & !J1L13 # !Q1_safe_q[6] & (J3_dffe5a[6] # !J1L13));


--J1_dffe5a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[7]
--operation mode is arithmetic

J1_dffe5a[7]_carry_eqn = J1L15;
J1_dffe5a[7]_lut_out = Q1_safe_q[7] $ J3_dffe5a[7] $ !J1_dffe5a[7]_carry_eqn;
J1_dffe5a[7] = DFFEAS(J1_dffe5a[7]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[7]~273
--operation mode is arithmetic

J1L17 = CARRY(Q1_safe_q[7] & (!J1L15 # !J3_dffe5a[7]) # !Q1_safe_q[7] & !J3_dffe5a[7] & !J1L15);


--J1_dffe5a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[8]
--operation mode is arithmetic

J1_dffe5a[8]_carry_eqn = J1L17;
J1_dffe5a[8]_lut_out = Q1_safe_q[8] $ J3_dffe5a[8] $ J1_dffe5a[8]_carry_eqn;
J1_dffe5a[8] = DFFEAS(J1_dffe5a[8]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[8]~277
--operation mode is arithmetic

J1L19 = CARRY(Q1_safe_q[8] & J3_dffe5a[8] & !J1L17 # !Q1_safe_q[8] & (J3_dffe5a[8] # !J1L17));


--J1_dffe5a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[9]
--operation mode is arithmetic

J1_dffe5a[9]_carry_eqn = J1L19;
J1_dffe5a[9]_lut_out = Q1_safe_q[9] $ J3_dffe5a[9] $ !J1_dffe5a[9]_carry_eqn;
J1_dffe5a[9] = DFFEAS(J1_dffe5a[9]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L21 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[9]~281
--operation mode is arithmetic

J1L21 = CARRY(Q1_safe_q[9] & (!J1L19 # !J3_dffe5a[9]) # !Q1_safe_q[9] & !J3_dffe5a[9] & !J1L19);


--S1L2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|_~127
--operation mode is normal

S1L2 = !J1_dffe5a[6] & !J1_dffe5a[7] & !J1_dffe5a[8] & !J1_dffe5a[9];


--J1_dffe5a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[10]
--operation mode is normal

J1_dffe5a[10]_carry_eqn = J1L21;
J1_dffe5a[10]_lut_out = Q1_safe_q[10] $ J3_dffe5a[10] $ J1_dffe5a[10]_carry_eqn;
J1_dffe5a[10] = DFFEAS(J1_dffe5a[10]_lut_out, Tx_read_clock, VCC, , , , , , );


--J1_dffe5a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[1]
--operation mode is arithmetic

J1_dffe5a[1]_carry_eqn = J1L3;
J1_dffe5a[1]_lut_out = Q1_safe_q[1] $ J3_dffe5a[1] $ !J1_dffe5a[1]_carry_eqn;
J1_dffe5a[1] = DFFEAS(J1_dffe5a[1]_lut_out, Tx_read_clock, VCC, , , , , , );

--J1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rdbuw|dffe5a[1]~289
--operation mode is arithmetic

J1L5 = CARRY(Q1_safe_q[1] & (!J1L3 # !J3_dffe5a[1]) # !Q1_safe_q[1] & !J3_dffe5a[1] & !J1L3);


--S1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|is_one10~4
--operation mode is normal

S1L8 = S1L1 & S1L2 & !J1_dffe5a[10] & !J1_dffe5a[1];


--S1L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|b_non_empty~280
--operation mode is normal

S1L6 = S1_b_one & (!S1L8) # !S1_b_one & !S1_b_non_empty & (J1_dffe5a[0] # !S1L8);


--S1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|_~128
--operation mode is normal

S1L3 = S1L1 & S1L2 & (!J1_dffe5a[10]);


--S1_llreq is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|llreq
--operation mode is normal

S1_llreq_lut_out = S1_b_non_empty;
S1_llreq = DFFEAS(S1_llreq_lut_out, Tx_read_clock, VCC, , , , , , );


--S1L4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_fefifo_b0d:read_state|_~129
--operation mode is normal

S1L4 = S1L3 & (J1_dffe5a[1] & S1_llreq & !J1_dffe5a[0] # !J1_dffe5a[1] & !S1_llreq & J1_dffe5a[0]);


--D1_data_out[15] is halfband_decim:hbd_i|data_out[15]
--operation mode is normal

D1_data_out[15]_carry_eqn = D1L89;
D1_data_out[15]_lut_out = D1L1 $ (D1_data_out[15]_carry_eqn);
D1_data_out[15] = DFFEAS(D1_data_out[15]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );


--D1_data_out[8] is halfband_decim:hbd_i|data_out[8]
--operation mode is arithmetic

D1_data_out[8]_carry_eqn = D1L75;
D1_data_out[8]_lut_out = D1L3 $ (!D1_data_out[8]_carry_eqn);
D1_data_out[8] = DFFEAS(D1_data_out[8]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L77 is halfband_decim:hbd_i|data_out[8]~229
--operation mode is arithmetic

D1L77 = CARRY(D1L3 & (!D1L75));


--D2_data_out[8] is halfband_decim:hbd_q|data_out[8]
--operation mode is arithmetic

D2_data_out[8]_carry_eqn = D2L65;
D2_data_out[8]_lut_out = D2L1 $ (!D2_data_out[8]_carry_eqn);
D2_data_out[8] = DFFEAS(D2_data_out[8]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L67 is halfband_decim:hbd_q|data_out[8]~217
--operation mode is arithmetic

D2L67 = CARRY(D2L1 & (!D2L65));


--AD_state[1] is AD_state[1]
--operation mode is normal

AD_state[1]_lut_out = AD_state[1] & !AD_state[0] # !AD_state[1] & AD_state[0] & (data_ready # !A1L26);
AD_state[1] = DFFEAS(AD_state[1]_lut_out, clock_8, VCC, , , , , AD_state[4], );


--D2_data_out[15] is halfband_decim:hbd_q|data_out[15]
--operation mode is normal

D2_data_out[15]_carry_eqn = D2L79;
D2_data_out[15]_lut_out = D2L3 $ (D2_data_out[15]_carry_eqn);
D2_data_out[15] = DFFEAS(D2_data_out[15]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );


--AD_state[0] is AD_state[0]
--operation mode is normal

AD_state[0]_lut_out = AD_state[1] & (A1L79) # !AD_state[1] & A1L78;
AD_state[0] = DFFEAS(AD_state[0]_lut_out, clock_8, VCC, , , A1L80, , , AD_state[2]);


--D1_data_out[0] is halfband_decim:hbd_i|data_out[0]
--operation mode is arithmetic

D1_data_out[0]_lut_out = D1L91 $ D1L8;
D1_data_out[0] = DFFEAS(D1_data_out[0]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L60 is halfband_decim:hbd_i|data_out[0]~233
--operation mode is arithmetic

D1L60 = CARRY(D1L91 & D1L8);


--A1L60 is Select~2053
--operation mode is normal

A1L60 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & D2_data_out[15] # !AD_state[0] & (D1_data_out[0]));


--D2_data_out[0] is halfband_decim:hbd_q|data_out[0]
--operation mode is arithmetic

D2_data_out[0]_lut_out = D2L81 $ D2L8;
D2_data_out[0] = DFFEAS(D2_data_out[0]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L51 is halfband_decim:hbd_q|data_out[0]~225
--operation mode is arithmetic

D2L51 = CARRY(D2L81 & D2L8);


--A1L61 is Select~2054
--operation mode is normal

A1L61 = AD_state[1] & (A1L60 & (D2_data_out[0]) # !A1L60 & D2_data_out[8]) # !AD_state[1] & (A1L60);


--AD_state[4] is AD_state[4]
--operation mode is normal

AD_state[4]_lut_out = AD_state[4] & (!A1L83) # !AD_state[4] & (A1L83 # A1L89 & A1L22);
AD_state[4] = DFFEAS(AD_state[4]_lut_out, clock_8, VCC, , , , , , );


--AD_state[2] is AD_state[2]
--operation mode is normal

AD_state[2]_lut_out = !AD_state[4] & (A1L22 & A1L90 # !A1L22 & (A1L84));
AD_state[2] = DFFEAS(AD_state[2]_lut_out, clock_8, VCC, , , , , , );


--AD_state[3] is AD_state[3]
--operation mode is normal

AD_state[3]_lut_out = A1L85 # AD_state[3] $ (AD_state[2] & A1L81);
AD_state[3] = DFFEAS(AD_state[3]_lut_out, clock_8, VCC, , , , , AD_state[4], );


--A1L157 is register[1]~809
--operation mode is normal

A1L157 = AD_state[4] # !AD_state[1] & !AD_state[2] # !AD_state[3];


--loop_counter[0] is loop_counter[0]
--operation mode is arithmetic

loop_counter[0]_lut_out = !loop_counter[0];
loop_counter[0] = DFFEAS(loop_counter[0]_lut_out, clock_8, VCC, , A1L150, , , A1L27, );

--A1L139 is loop_counter[0]~171
--operation mode is arithmetic

A1L139 = CARRY(loop_counter[0]);


--loop_counter[1] is loop_counter[1]
--operation mode is arithmetic

loop_counter[1]_carry_eqn = A1L139;
loop_counter[1]_lut_out = loop_counter[1] $ (loop_counter[1]_carry_eqn);
loop_counter[1] = DFFEAS(loop_counter[1]_lut_out, clock_8, VCC, , A1L150, , , A1L27, );

--A1L141 is loop_counter[1]~175
--operation mode is arithmetic

A1L141 = CARRY(!A1L139 # !loop_counter[1]);


--loop_counter[2] is loop_counter[2]
--operation mode is arithmetic

loop_counter[2]_carry_eqn = A1L141;
loop_counter[2]_lut_out = loop_counter[2] $ (!loop_counter[2]_carry_eqn);
loop_counter[2] = DFFEAS(loop_counter[2]_lut_out, clock_8, VCC, , A1L150, , , A1L27, );

--A1L143 is loop_counter[2]~179
--operation mode is arithmetic

A1L143 = CARRY(loop_counter[2] & (!A1L141));


--loop_counter[3] is loop_counter[3]
--operation mode is arithmetic

loop_counter[3]_carry_eqn = A1L143;
loop_counter[3]_lut_out = loop_counter[3] $ (loop_counter[3]_carry_eqn);
loop_counter[3] = DFFEAS(loop_counter[3]_lut_out, clock_8, VCC, , A1L150, , , A1L27, );

--A1L145 is loop_counter[3]~183
--operation mode is arithmetic

A1L145 = CARRY(!A1L143 # !loop_counter[3]);


--A1L193 is rtl~110
--operation mode is normal

A1L193 = !loop_counter[0] & !loop_counter[1] & !loop_counter[2] & !loop_counter[3];


--loop_counter[4] is loop_counter[4]
--operation mode is arithmetic

loop_counter[4]_carry_eqn = A1L145;
loop_counter[4]_lut_out = loop_counter[4] $ (!loop_counter[4]_carry_eqn);
loop_counter[4] = DFFEAS(loop_counter[4]_lut_out, clock_8, VCC, , A1L150, , , A1L27, );

--A1L147 is loop_counter[4]~187
--operation mode is arithmetic

A1L147 = CARRY(loop_counter[4] & (!A1L145));


--loop_counter[5] is loop_counter[5]
--operation mode is normal

loop_counter[5]_carry_eqn = A1L147;
loop_counter[5]_lut_out = loop_counter[5] $ (loop_counter[5]_carry_eqn);
loop_counter[5] = DFFEAS(loop_counter[5]_lut_out, clock_8, VCC, , A1L150, , , A1L27, );


--A1L192 is rtl~2
--operation mode is normal

A1L192 = A1L193 & (!loop_counter[4] & !loop_counter[5]);


--A1L62 is Select~2055
--operation mode is normal

A1L62 = AD_state[1] & (!AD_state[0] & !A1L192);


--A1L26 is Decoder~141
--operation mode is normal

A1L26 = !AD_state[3] & !AD_state[2];


--A1L158 is register[1]~810
--operation mode is normal

A1L158 = A1L26 & !A1L62 & (AD_state[4] $ AD_state[1]) # !A1L26 & !AD_state[4];


--R2_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|parity
--operation mode is arithmetic

R2_parity_lut_out = T1_b_full $ !R2_parity;
R2_parity = DFFEAS(R2_parity_lut_out, data_flag, VCC, , , , , , );

--R2L23 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:wrptr_g|parity~COUT
--operation mode is arithmetic

R2L23 = CARRY(!T1_b_full & R2_parity);


--R1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|parity
--operation mode is arithmetic

R1_parity_lut_out = S1_b_non_empty $ R1_parity;
R1_parity = DFFEAS(R1_parity_lut_out, Tx_read_clock, VCC, , , , , , );

--R1L23 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_graycounter_726:rdptr_g|parity~COUT
--operation mode is arithmetic

R1L23 = CARRY(S1_b_non_empty & R1_parity);


--D1_data_out[9] is halfband_decim:hbd_i|data_out[9]
--operation mode is arithmetic

D1_data_out[9]_carry_eqn = D1L77;
D1_data_out[9]_lut_out = D1L10 $ (D1_data_out[9]_carry_eqn);
D1_data_out[9] = DFFEAS(D1_data_out[9]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L79 is halfband_decim:hbd_i|data_out[9]~237
--operation mode is arithmetic

D1L79 = CARRY(!D1L77 # !D1L10);


--D2_data_out[9] is halfband_decim:hbd_q|data_out[9]
--operation mode is arithmetic

D2_data_out[9]_carry_eqn = D2L67;
D2_data_out[9]_lut_out = D2L10 $ (D2_data_out[9]_carry_eqn);
D2_data_out[9] = DFFEAS(D2_data_out[9]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L69 is halfband_decim:hbd_q|data_out[9]~229
--operation mode is arithmetic

D2L69 = CARRY(!D2L67 # !D2L10);


--D1_data_out[1] is halfband_decim:hbd_i|data_out[1]
--operation mode is arithmetic

D1_data_out[1]_carry_eqn = D1L60;
D1_data_out[1]_lut_out = D1L12 $ (D1_data_out[1]_carry_eqn);
D1_data_out[1] = DFFEAS(D1_data_out[1]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L62 is halfband_decim:hbd_i|data_out[1]~241
--operation mode is arithmetic

D1L62 = CARRY(!D1L60 # !D1L12);


--A1L63 is Select~2056
--operation mode is normal

A1L63 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & D2_data_out[15] # !AD_state[0] & (D1_data_out[1]));


--D2_data_out[1] is halfband_decim:hbd_q|data_out[1]
--operation mode is arithmetic

D2_data_out[1]_carry_eqn = D2L51;
D2_data_out[1]_lut_out = D2L12 $ (D2_data_out[1]_carry_eqn);
D2_data_out[1] = DFFEAS(D2_data_out[1]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L53 is halfband_decim:hbd_q|data_out[1]~233
--operation mode is arithmetic

D2L53 = CARRY(!D2L51 # !D2L12);


--A1L64 is Select~2057
--operation mode is normal

A1L64 = AD_state[1] & (A1L63 & (D2_data_out[1]) # !A1L63 & D2_data_out[9]) # !AD_state[1] & (A1L63);


--D1_data_out[10] is halfband_decim:hbd_i|data_out[10]
--operation mode is arithmetic

D1_data_out[10]_carry_eqn = D1L79;
D1_data_out[10]_lut_out = D1L14 $ (!D1_data_out[10]_carry_eqn);
D1_data_out[10] = DFFEAS(D1_data_out[10]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L81 is halfband_decim:hbd_i|data_out[10]~245
--operation mode is arithmetic

D1L81 = CARRY(D1L14 & (!D1L79));


--D2_data_out[10] is halfband_decim:hbd_q|data_out[10]
--operation mode is arithmetic

D2_data_out[10]_carry_eqn = D2L69;
D2_data_out[10]_lut_out = D2L14 $ (!D2_data_out[10]_carry_eqn);
D2_data_out[10] = DFFEAS(D2_data_out[10]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L71 is halfband_decim:hbd_q|data_out[10]~237
--operation mode is arithmetic

D2L71 = CARRY(D2L14 & (!D2L69));


--D1_data_out[2] is halfband_decim:hbd_i|data_out[2]
--operation mode is arithmetic

D1_data_out[2]_carry_eqn = D1L62;
D1_data_out[2]_lut_out = D1L16 $ (!D1_data_out[2]_carry_eqn);
D1_data_out[2] = DFFEAS(D1_data_out[2]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L64 is halfband_decim:hbd_i|data_out[2]~249
--operation mode is arithmetic

D1L64 = CARRY(D1L16 & (!D1L62));


--A1L65 is Select~2058
--operation mode is normal

A1L65 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & D2_data_out[15] # !AD_state[0] & (D1_data_out[2]));


--D2_data_out[2] is halfband_decim:hbd_q|data_out[2]
--operation mode is arithmetic

D2_data_out[2]_carry_eqn = D2L53;
D2_data_out[2]_lut_out = D2L16 $ (!D2_data_out[2]_carry_eqn);
D2_data_out[2] = DFFEAS(D2_data_out[2]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L55 is halfband_decim:hbd_q|data_out[2]~241
--operation mode is arithmetic

D2L55 = CARRY(D2L16 & (!D2L53));


--A1L66 is Select~2059
--operation mode is normal

A1L66 = AD_state[1] & (A1L65 & (D2_data_out[2]) # !A1L65 & D2_data_out[10]) # !AD_state[1] & (A1L65);


--D1_data_out[11] is halfband_decim:hbd_i|data_out[11]
--operation mode is arithmetic

D1_data_out[11]_carry_eqn = D1L81;
D1_data_out[11]_lut_out = D1L18 $ (D1_data_out[11]_carry_eqn);
D1_data_out[11] = DFFEAS(D1_data_out[11]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L83 is halfband_decim:hbd_i|data_out[11]~253
--operation mode is arithmetic

D1L83 = CARRY(!D1L81 # !D1L18);


--D2_data_out[11] is halfband_decim:hbd_q|data_out[11]
--operation mode is arithmetic

D2_data_out[11]_carry_eqn = D2L71;
D2_data_out[11]_lut_out = D2L18 $ (D2_data_out[11]_carry_eqn);
D2_data_out[11] = DFFEAS(D2_data_out[11]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L73 is halfband_decim:hbd_q|data_out[11]~245
--operation mode is arithmetic

D2L73 = CARRY(!D2L71 # !D2L18);


--D1_data_out[3] is halfband_decim:hbd_i|data_out[3]
--operation mode is arithmetic

D1_data_out[3]_carry_eqn = D1L64;
D1_data_out[3]_lut_out = D1L20 $ (D1_data_out[3]_carry_eqn);
D1_data_out[3] = DFFEAS(D1_data_out[3]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L66 is halfband_decim:hbd_i|data_out[3]~257
--operation mode is arithmetic

D1L66 = CARRY(!D1L64 # !D1L20);


--A1L67 is Select~2060
--operation mode is normal

A1L67 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & D2_data_out[15] # !AD_state[0] & (D1_data_out[3]));


--D2_data_out[3] is halfband_decim:hbd_q|data_out[3]
--operation mode is arithmetic

D2_data_out[3]_carry_eqn = D2L55;
D2_data_out[3]_lut_out = D2L20 $ (D2_data_out[3]_carry_eqn);
D2_data_out[3] = DFFEAS(D2_data_out[3]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L57 is halfband_decim:hbd_q|data_out[3]~249
--operation mode is arithmetic

D2L57 = CARRY(!D2L55 # !D2L20);


--A1L68 is Select~2061
--operation mode is normal

A1L68 = AD_state[1] & (A1L67 & (D2_data_out[3]) # !A1L67 & D2_data_out[11]) # !AD_state[1] & (A1L67);


--D1_data_out[12] is halfband_decim:hbd_i|data_out[12]
--operation mode is arithmetic

D1_data_out[12]_carry_eqn = D1L83;
D1_data_out[12]_lut_out = D1L22 $ (!D1_data_out[12]_carry_eqn);
D1_data_out[12] = DFFEAS(D1_data_out[12]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L85 is halfband_decim:hbd_i|data_out[12]~261
--operation mode is arithmetic

D1L85 = CARRY(D1L22 & (!D1L83));


--D2_data_out[12] is halfband_decim:hbd_q|data_out[12]
--operation mode is arithmetic

D2_data_out[12]_carry_eqn = D2L73;
D2_data_out[12]_lut_out = D2L22 $ (!D2_data_out[12]_carry_eqn);
D2_data_out[12] = DFFEAS(D2_data_out[12]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L75 is halfband_decim:hbd_q|data_out[12]~253
--operation mode is arithmetic

D2L75 = CARRY(D2L22 & (!D2L73));


--D1_data_out[4] is halfband_decim:hbd_i|data_out[4]
--operation mode is arithmetic

D1_data_out[4]_carry_eqn = D1L66;
D1_data_out[4]_lut_out = D1L24 $ (!D1_data_out[4]_carry_eqn);
D1_data_out[4] = DFFEAS(D1_data_out[4]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L69 is halfband_decim:hbd_i|data_out[4]~265
--operation mode is arithmetic

D1L69 = CARRY(D1L24 & (!D1L66));


--A1L69 is Select~2062
--operation mode is normal

A1L69 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & D2_data_out[15] # !AD_state[0] & (D1_data_out[4]));


--D2_data_out[4] is halfband_decim:hbd_q|data_out[4]
--operation mode is arithmetic

D2_data_out[4]_carry_eqn = D2L57;
D2_data_out[4]_lut_out = D2L24 $ (!D2_data_out[4]_carry_eqn);
D2_data_out[4] = DFFEAS(D2_data_out[4]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L59 is halfband_decim:hbd_q|data_out[4]~257
--operation mode is arithmetic

D2L59 = CARRY(D2L24 & (!D2L57));


--A1L70 is Select~2063
--operation mode is normal

A1L70 = AD_state[1] & (A1L69 & (D2_data_out[4]) # !A1L69 & D2_data_out[12]) # !AD_state[1] & (A1L69);


--D1_data_out[13] is halfband_decim:hbd_i|data_out[13]
--operation mode is arithmetic

D1_data_out[13]_carry_eqn = D1L85;
D1_data_out[13]_lut_out = D1L26 $ (D1_data_out[13]_carry_eqn);
D1_data_out[13] = DFFEAS(D1_data_out[13]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L87 is halfband_decim:hbd_i|data_out[13]~269
--operation mode is arithmetic

D1L87 = CARRY(!D1L85 # !D1L26);


--D2_data_out[13] is halfband_decim:hbd_q|data_out[13]
--operation mode is arithmetic

D2_data_out[13]_carry_eqn = D2L75;
D2_data_out[13]_lut_out = D2L26 $ (D2_data_out[13]_carry_eqn);
D2_data_out[13] = DFFEAS(D2_data_out[13]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L77 is halfband_decim:hbd_q|data_out[13]~261
--operation mode is arithmetic

D2L77 = CARRY(!D2L75 # !D2L26);


--D1_data_out[5] is halfband_decim:hbd_i|data_out[5]
--operation mode is arithmetic

D1_data_out[5]_carry_eqn = D1L69;
D1_data_out[5]_lut_out = D1L28 $ (D1_data_out[5]_carry_eqn);
D1_data_out[5] = DFFEAS(D1_data_out[5]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L71 is halfband_decim:hbd_i|data_out[5]~273
--operation mode is arithmetic

D1L71 = CARRY(!D1L69 # !D1L28);


--A1L71 is Select~2064
--operation mode is normal

A1L71 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & D2_data_out[15] # !AD_state[0] & (D1_data_out[5]));


--D2_data_out[5] is halfband_decim:hbd_q|data_out[5]
--operation mode is arithmetic

D2_data_out[5]_carry_eqn = D2L59;
D2_data_out[5]_lut_out = D2L28 $ (D2_data_out[5]_carry_eqn);
D2_data_out[5] = DFFEAS(D2_data_out[5]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L61 is halfband_decim:hbd_q|data_out[5]~265
--operation mode is arithmetic

D2L61 = CARRY(!D2L59 # !D2L28);


--A1L72 is Select~2065
--operation mode is normal

A1L72 = AD_state[1] & (A1L71 & (D2_data_out[5]) # !A1L71 & D2_data_out[13]) # !AD_state[1] & (A1L71);


--D1_data_out[14] is halfband_decim:hbd_i|data_out[14]
--operation mode is arithmetic

D1_data_out[14]_carry_eqn = D1L87;
D1_data_out[14]_lut_out = D1L30 $ (!D1_data_out[14]_carry_eqn);
D1_data_out[14] = DFFEAS(D1_data_out[14]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L89 is halfband_decim:hbd_i|data_out[14]~277
--operation mode is arithmetic

D1L89 = CARRY(D1L30 & (!D1L87));


--D2_data_out[14] is halfband_decim:hbd_q|data_out[14]
--operation mode is arithmetic

D2_data_out[14]_carry_eqn = D2L77;
D2_data_out[14]_lut_out = D2L30 $ (!D2_data_out[14]_carry_eqn);
D2_data_out[14] = DFFEAS(D2_data_out[14]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L79 is halfband_decim:hbd_q|data_out[14]~269
--operation mode is arithmetic

D2L79 = CARRY(D2L30 & (!D2L77));


--D1_data_out[6] is halfband_decim:hbd_i|data_out[6]
--operation mode is arithmetic

D1_data_out[6]_carry_eqn = D1L71;
D1_data_out[6]_lut_out = D1L32 $ (!D1_data_out[6]_carry_eqn);
D1_data_out[6] = DFFEAS(D1_data_out[6]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L73 is halfband_decim:hbd_i|data_out[6]~281
--operation mode is arithmetic

D1L73 = CARRY(D1L32 & (!D1L71));


--A1L73 is Select~2066
--operation mode is normal

A1L73 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & D2_data_out[15] # !AD_state[0] & (D1_data_out[6]));


--D2_data_out[6] is halfband_decim:hbd_q|data_out[6]
--operation mode is arithmetic

D2_data_out[6]_carry_eqn = D2L61;
D2_data_out[6]_lut_out = D2L32 $ (!D2_data_out[6]_carry_eqn);
D2_data_out[6] = DFFEAS(D2_data_out[6]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L63 is halfband_decim:hbd_q|data_out[6]~273
--operation mode is arithmetic

D2L63 = CARRY(D2L32 & (!D2L61));


--A1L74 is Select~2067
--operation mode is normal

A1L74 = AD_state[1] & (A1L73 & (D2_data_out[6]) # !A1L73 & D2_data_out[14]) # !AD_state[1] & (A1L73);


--D2_data_out[7] is halfband_decim:hbd_q|data_out[7]
--operation mode is arithmetic

D2_data_out[7]_carry_eqn = D2L63;
D2_data_out[7]_lut_out = D2L34 $ (D2_data_out[7]_carry_eqn);
D2_data_out[7] = DFFEAS(D2_data_out[7]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D2L65 is halfband_decim:hbd_q|data_out[7]~277
--operation mode is arithmetic

D2L65 = CARRY(!D2L63 # !D2L34);


--D1_data_out[7] is halfband_decim:hbd_i|data_out[7]
--operation mode is arithmetic

D1_data_out[7]_carry_eqn = D1L73;
D1_data_out[7]_lut_out = D1L34 $ (D1_data_out[7]_carry_eqn);
D1_data_out[7] = DFFEAS(D1_data_out[7]_lut_out, clock, VCC, , D1L67, , , !clk_enable, );

--D1L75 is halfband_decim:hbd_i|data_out[7]~285
--operation mode is arithmetic

D1L75 = CARRY(!D1L73 # !D1L34);


--A1L165 is register[7]~811
--operation mode is normal

A1L165 = AD_state[1] & D2_data_out[7] # !AD_state[1] & (D1_data_out[7]);


--A1L166 is register[7]~812
--operation mode is normal

A1L166 = D2_data_out[15] & (A1L165 # AD_state[0] $ AD_state[1]) # !D2_data_out[15] & A1L165 & (AD_state[0] $ !AD_state[1]);


--A1L167 is register[7]~813
--operation mode is normal

A1L167 = AD_state[2] & A1L166 # !AD_state[2] & (D1_data_out[15] & AD_state[1]);


--A1L168 is register[7]~814
--operation mode is normal

A1L168 = AD_state[1] & A1L26 & !AD_state[0] & !AD_state[4];


--A1L75 is Select~2068
--operation mode is normal

A1L75 = AD_state[4] $ (!AD_state[1] & !AD_state[2] & !AD_state[3]);


--A1L169 is register[7]~815
--operation mode is normal

A1L169 = A1L75 & (register[7]) # !A1L75 & A1L168 & (register[7] # A1L192);


--Q2_safe_q[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[8]
--operation mode is arithmetic

Q2_safe_q[8]_carry_eqn = Q2L16;
Q2_safe_q[8]_lut_out = Q2_safe_q[8] $ (!T1_b_full & !Q2_safe_q[8]_carry_eqn);
Q2_safe_q[8] = DFFEAS(Q2_safe_q[8]_lut_out, data_flag, VCC, , , , , , );

--Q2L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella8~COUT
--operation mode is arithmetic

Q2L18 = CARRY(Q2_safe_q[8] & (!Q2L16));


--V1_dffe13a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[10]
--operation mode is normal

V1_dffe13a[10]_lut_out = V1_dffe12a[10];
V1_dffe13a[10] = DFFEAS(V1_dffe13a[10]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[9]
--operation mode is normal

V1_dffe13a[9]_lut_out = V1_dffe12a[9];
V1_dffe13a[9] = DFFEAS(V1_dffe13a[9]_lut_out, data_flag, VCC, , , , , , );


--J6_dffe5a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[8]
--operation mode is normal

J6_dffe5a[8]_lut_out = V1_dffe13a[10] $ V1_dffe13a[9] $ V1_dffe13a[8];
J6_dffe5a[8] = DFFEAS(J6_dffe5a[8]_lut_out, data_flag, VCC, , , , , , );


--D2_store_odd is halfband_decim:hbd_q|store_odd
--operation mode is normal

D2_store_odd_lut_out = D2_store_odd $ decimator_strobe;
D2_store_odd = DFFEAS(D2_store_odd_lut_out, clock, VCC, , , , , !clk_enable, );


--clk_enable is clk_enable
--operation mode is normal

clk_enable_lut_out = reset_count[10];
clk_enable = DFFEAS(clk_enable_lut_out, clock, VCC, , , , , , );


--dec_counter[0] is dec_counter[0]
--operation mode is arithmetic

dec_counter[0]_lut_out = !dec_counter[0];
dec_counter[0] = DFFEAS(dec_counter[0]_lut_out, clock, VCC, , , , , A1L133, );

--A1L119 is dec_counter[0]~223
--operation mode is arithmetic

A1L119 = CARRY(dec_counter[0]);


--dec_counter[1] is dec_counter[1]
--operation mode is arithmetic

dec_counter[1]_carry_eqn = A1L119;
dec_counter[1]_lut_out = dec_counter[1] $ (!dec_counter[1]_carry_eqn);
dec_counter[1] = DFFEAS(dec_counter[1]_lut_out, clock, VCC, , , , , A1L133, );

--A1L121 is dec_counter[1]~227
--operation mode is arithmetic

A1L121 = CARRY(!dec_counter[1] & (!A1L119));


--dec_counter[2] is dec_counter[2]
--operation mode is arithmetic

dec_counter[2]_carry_eqn = A1L121;
dec_counter[2]_lut_out = dec_counter[2] $ (dec_counter[2]_carry_eqn);
dec_counter[2] = DFFEAS(dec_counter[2]_lut_out, clock, VCC, , , , , A1L133, );

--A1L123 is dec_counter[2]~231
--operation mode is arithmetic

A1L123 = CARRY(dec_counter[2] # !A1L121);


--dec_counter[3] is dec_counter[3]
--operation mode is arithmetic

dec_counter[3]_carry_eqn = A1L123;
dec_counter[3]_lut_out = dec_counter[3] $ (!dec_counter[3]_carry_eqn);
dec_counter[3] = DFFEAS(dec_counter[3]_lut_out, clock, VCC, , , , , A1L133, );

--A1L125 is dec_counter[3]~235
--operation mode is arithmetic

A1L125 = CARRY(!dec_counter[3] & (!A1L123));


--A1L135 is decimator_strobe~50
--operation mode is normal

A1L135 = !dec_counter[0] & !dec_counter[1] & !dec_counter[2] & !dec_counter[3];


--dec_counter[4] is dec_counter[4]
--operation mode is arithmetic

dec_counter[4]_carry_eqn = A1L125;
dec_counter[4]_lut_out = dec_counter[4] $ (dec_counter[4]_carry_eqn);
dec_counter[4] = DFFEAS(dec_counter[4]_lut_out, clock, VCC, , , , , A1L133, );

--A1L127 is dec_counter[4]~239
--operation mode is arithmetic

A1L127 = CARRY(dec_counter[4] # !A1L125);


--dec_counter[5] is dec_counter[5]
--operation mode is arithmetic

dec_counter[5]_carry_eqn = A1L127;
dec_counter[5]_lut_out = dec_counter[5] $ (!dec_counter[5]_carry_eqn);
dec_counter[5] = DFFEAS(dec_counter[5]_lut_out, clock, VCC, , , , , A1L133, );

--A1L129 is dec_counter[5]~243
--operation mode is arithmetic

A1L129 = CARRY(!dec_counter[5] & (!A1L127));


--dec_counter[6] is dec_counter[6]
--operation mode is arithmetic

dec_counter[6]_carry_eqn = A1L129;
dec_counter[6]_lut_out = dec_counter[6] $ (dec_counter[6]_carry_eqn);
dec_counter[6] = DFFEAS(dec_counter[6]_lut_out, clock, VCC, , , , , A1L133, );

--A1L131 is dec_counter[6]~247
--operation mode is arithmetic

A1L131 = CARRY(dec_counter[6] # !A1L129);


--dec_counter[7] is dec_counter[7]
--operation mode is normal

dec_counter[7]_carry_eqn = A1L131;
dec_counter[7]_lut_out = dec_counter[7] $ (!dec_counter[7]_carry_eqn);
dec_counter[7] = DFFEAS(dec_counter[7]_lut_out, clock, VCC, , , , , A1L133, );


--A1L136 is decimator_strobe~51
--operation mode is normal

A1L136 = !dec_counter[4] & !dec_counter[5] & !dec_counter[6] & !dec_counter[7];


--decimator_strobe is decimator_strobe
--operation mode is normal

decimator_strobe = clock & clk_enable & A1L135 & A1L136;


--D1L57 is halfband_decim:hbd_i|comb~1
--operation mode is normal

D1L57 = D2_store_odd & decimator_strobe;


--A1L76 is Select~2069
--operation mode is normal

A1L76 = AD_state[3] $ AD_state[4];


--A1L77 is Select~2070
--operation mode is normal

A1L77 = !AD_state[4] & (AD_state[0] # AD_state[3] # A1L192);


--clock_count[0] is clock_count[0]
--operation mode is normal

clock_count[0]_lut_out = A1L92;
clock_count[0] = DFFEAS(clock_count[0]_lut_out, clock, VCC, , , , , , );


--clock_count[2] is clock_count[2]
--operation mode is normal

clock_count[2]_lut_out = A1L94;
clock_count[2] = DFFEAS(clock_count[2]_lut_out, clock, VCC, , , , , , );


--clock_count[1] is clock_count[1]
--operation mode is normal

clock_count[1]_lut_out = A1L96;
clock_count[1] = DFFEAS(clock_count[1]_lut_out, clock, VCC, , , , , , );


--clock_count[4] is clock_count[4]
--operation mode is normal

clock_count[4]_lut_out = A1L98;
clock_count[4] = DFFEAS(clock_count[4]_lut_out, clock, VCC, , , , , , );


--clock_count[3] is clock_count[3]
--operation mode is normal

clock_count[3]_lut_out = A1L99 & (!A1L194 # !clock_count[0]);
clock_count[3] = DFFEAS(clock_count[3]_lut_out, clock, VCC, , , , , , );


--A1L194 is rtl~111
--operation mode is normal

A1L194 = clock_count[2] & clock_count[1] & !clock_count[4] & !clock_count[3];


--Q2_safe_q[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[6]
--operation mode is arithmetic

Q2_safe_q[6]_carry_eqn = Q2L12;
Q2_safe_q[6]_lut_out = Q2_safe_q[6] $ (!T1_b_full & !Q2_safe_q[6]_carry_eqn);
Q2_safe_q[6] = DFFEAS(Q2_safe_q[6]_lut_out, data_flag, VCC, , , , , , );

--Q2L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella6~COUT
--operation mode is arithmetic

Q2L14 = CARRY(Q2_safe_q[6] & (!Q2L12));


--J6_dffe5a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[6]
--operation mode is normal

J6_dffe5a[6]_lut_out = V1_dffe13a[6] $ N2_xor7;
J6_dffe5a[6] = DFFEAS(J6_dffe5a[6]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[0]
--operation mode is arithmetic

Q2_safe_q[0]_lut_out = Q2_safe_q[0] $ !T1_b_full;
Q2_safe_q[0] = DFFEAS(Q2_safe_q[0]_lut_out, data_flag, VCC, , , , , , );

--Q2L2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella0~COUT
--operation mode is arithmetic

Q2L2 = CARRY(Q2_safe_q[0]);


--J6_dffe5a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[0]
--operation mode is normal

J6_dffe5a[0]_lut_out = V1_dffe13a[0] $ N2_xor1;
J6_dffe5a[0] = DFFEAS(J6_dffe5a[0]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[1]
--operation mode is arithmetic

Q2_safe_q[1]_carry_eqn = Q2L2;
Q2_safe_q[1]_lut_out = Q2_safe_q[1] $ (!T1_b_full & Q2_safe_q[1]_carry_eqn);
Q2_safe_q[1] = DFFEAS(Q2_safe_q[1]_lut_out, data_flag, VCC, , , , , , );

--Q2L4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella1~COUT
--operation mode is arithmetic

Q2L4 = CARRY(!Q2L2 # !Q2_safe_q[1]);


--J6_dffe5a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[1]
--operation mode is normal

J6_dffe5a[1]_lut_out = N2_xor1;
J6_dffe5a[1] = DFFEAS(J6_dffe5a[1]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[2]
--operation mode is arithmetic

Q2_safe_q[2]_carry_eqn = Q2L4;
Q2_safe_q[2]_lut_out = Q2_safe_q[2] $ (!T1_b_full & !Q2_safe_q[2]_carry_eqn);
Q2_safe_q[2] = DFFEAS(Q2_safe_q[2]_lut_out, data_flag, VCC, , , , , , );

--Q2L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella2~COUT
--operation mode is arithmetic

Q2L6 = CARRY(Q2_safe_q[2] & (!Q2L4));


--J6_dffe5a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[2]
--operation mode is normal

J6_dffe5a[2]_lut_out = V1_dffe13a[2] $ V1_dffe13a[3] $ N2_xor4;
J6_dffe5a[2] = DFFEAS(J6_dffe5a[2]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[3]
--operation mode is arithmetic

Q2_safe_q[3]_carry_eqn = Q2L6;
Q2_safe_q[3]_lut_out = Q2_safe_q[3] $ (!T1_b_full & Q2_safe_q[3]_carry_eqn);
Q2_safe_q[3] = DFFEAS(Q2_safe_q[3]_lut_out, data_flag, VCC, , , , , , );

--Q2L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella3~COUT
--operation mode is arithmetic

Q2L8 = CARRY(!Q2L6 # !Q2_safe_q[3]);


--J6_dffe5a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[3]
--operation mode is normal

J6_dffe5a[3]_lut_out = V1_dffe13a[3] $ N2_xor4;
J6_dffe5a[3] = DFFEAS(J6_dffe5a[3]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[4]
--operation mode is arithmetic

Q2_safe_q[4]_carry_eqn = Q2L8;
Q2_safe_q[4]_lut_out = Q2_safe_q[4] $ (!T1_b_full & !Q2_safe_q[4]_carry_eqn);
Q2_safe_q[4] = DFFEAS(Q2_safe_q[4]_lut_out, data_flag, VCC, , , , , , );

--Q2L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella4~COUT
--operation mode is arithmetic

Q2L10 = CARRY(Q2_safe_q[4] & (!Q2L8));


--J6_dffe5a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[4]
--operation mode is normal

J6_dffe5a[4]_lut_out = N2_xor4;
J6_dffe5a[4] = DFFEAS(J6_dffe5a[4]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[5]
--operation mode is arithmetic

Q2_safe_q[5]_carry_eqn = Q2L10;
Q2_safe_q[5]_lut_out = Q2_safe_q[5] $ (!T1_b_full & Q2_safe_q[5]_carry_eqn);
Q2_safe_q[5] = DFFEAS(Q2_safe_q[5]_lut_out, data_flag, VCC, , , , , , );

--Q2L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella5~COUT
--operation mode is arithmetic

Q2L12 = CARRY(!Q2L10 # !Q2_safe_q[5]);


--J6_dffe5a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[5]
--operation mode is normal

J6_dffe5a[5]_lut_out = V1_dffe13a[5] $ V1_dffe13a[6] $ N2_xor7;
J6_dffe5a[5] = DFFEAS(J6_dffe5a[5]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[7]
--operation mode is arithmetic

Q2_safe_q[7]_carry_eqn = Q2L14;
Q2_safe_q[7]_lut_out = Q2_safe_q[7] $ (!T1_b_full & Q2_safe_q[7]_carry_eqn);
Q2_safe_q[7] = DFFEAS(Q2_safe_q[7]_lut_out, data_flag, VCC, , , , , , );

--Q2L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|counter_cella7~COUT
--operation mode is arithmetic

Q2L16 = CARRY(!Q2L14 # !Q2_safe_q[7]);


--J6_dffe5a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[7]
--operation mode is normal

J6_dffe5a[7]_lut_out = N2_xor7;
J6_dffe5a[7] = DFFEAS(J6_dffe5a[7]_lut_out, data_flag, VCC, , , , , , );


--Q2_safe_q[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:wrptr_b|safe_q[10]
--operation mode is normal

Q2_safe_q[10]_carry_eqn = Q2L20;
Q2_safe_q[10]_lut_out = Q2_safe_q[10] $ (!T1_b_full & !Q2_safe_q[10]_carry_eqn);
Q2_safe_q[10] = DFFEAS(Q2_safe_q[10]_lut_out, data_flag, VCC, , , , , , );


--J6_dffe5a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_ws_nbrp|dffe5a[10]
--operation mode is normal

J6_dffe5a[10]_lut_out = V1_dffe13a[10];
J6_dffe5a[10] = DFFEAS(J6_dffe5a[10]_lut_out, data_flag, VCC, , , , , , );


--Q1_safe_q[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[0]
--operation mode is arithmetic

Q1_safe_q[0]_lut_out = Q1_safe_q[0] $ S1_b_non_empty;
Q1_safe_q[0] = DFFEAS(Q1_safe_q[0]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella0~COUT
--operation mode is arithmetic

Q1L2 = CARRY(Q1_safe_q[0]);


--J3_dffe5a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[0]
--operation mode is normal

J3_dffe5a[0]_lut_out = U1_dffe9a[0] $ N1_xor1;
J3_dffe5a[0] = DFFEAS(J3_dffe5a[0]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[2]
--operation mode is arithmetic

Q1_safe_q[2]_carry_eqn = Q1L4;
Q1_safe_q[2]_lut_out = Q1_safe_q[2] $ (S1_b_non_empty & !Q1_safe_q[2]_carry_eqn);
Q1_safe_q[2] = DFFEAS(Q1_safe_q[2]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella2~COUT
--operation mode is arithmetic

Q1L6 = CARRY(Q1_safe_q[2] & (!Q1L4));


--J3_dffe5a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[2]
--operation mode is normal

J3_dffe5a[2]_lut_out = U1_dffe9a[2] $ U1_dffe9a[3] $ N1_xor4;
J3_dffe5a[2] = DFFEAS(J3_dffe5a[2]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[3]
--operation mode is arithmetic

Q1_safe_q[3]_carry_eqn = Q1L6;
Q1_safe_q[3]_lut_out = Q1_safe_q[3] $ (S1_b_non_empty & Q1_safe_q[3]_carry_eqn);
Q1_safe_q[3] = DFFEAS(Q1_safe_q[3]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella3~COUT
--operation mode is arithmetic

Q1L8 = CARRY(!Q1L6 # !Q1_safe_q[3]);


--J3_dffe5a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[3]
--operation mode is normal

J3_dffe5a[3]_lut_out = U1_dffe9a[3] $ N1_xor4;
J3_dffe5a[3] = DFFEAS(J3_dffe5a[3]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[4]
--operation mode is arithmetic

Q1_safe_q[4]_carry_eqn = Q1L8;
Q1_safe_q[4]_lut_out = Q1_safe_q[4] $ (S1_b_non_empty & !Q1_safe_q[4]_carry_eqn);
Q1_safe_q[4] = DFFEAS(Q1_safe_q[4]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella4~COUT
--operation mode is arithmetic

Q1L10 = CARRY(Q1_safe_q[4] & (!Q1L8));


--J3_dffe5a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[4]
--operation mode is normal

J3_dffe5a[4]_lut_out = N1_xor4;
J3_dffe5a[4] = DFFEAS(J3_dffe5a[4]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[5]
--operation mode is arithmetic

Q1_safe_q[5]_carry_eqn = Q1L10;
Q1_safe_q[5]_lut_out = Q1_safe_q[5] $ (S1_b_non_empty & Q1_safe_q[5]_carry_eqn);
Q1_safe_q[5] = DFFEAS(Q1_safe_q[5]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella5~COUT
--operation mode is arithmetic

Q1L12 = CARRY(!Q1L10 # !Q1_safe_q[5]);


--J3_dffe5a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[5]
--operation mode is normal

J3_dffe5a[5]_lut_out = U1_dffe9a[5] $ U1_dffe9a[6] $ N1_xor7;
J3_dffe5a[5] = DFFEAS(J3_dffe5a[5]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[6]
--operation mode is arithmetic

Q1_safe_q[6]_carry_eqn = Q1L12;
Q1_safe_q[6]_lut_out = Q1_safe_q[6] $ (S1_b_non_empty & !Q1_safe_q[6]_carry_eqn);
Q1_safe_q[6] = DFFEAS(Q1_safe_q[6]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella6~COUT
--operation mode is arithmetic

Q1L14 = CARRY(Q1_safe_q[6] & (!Q1L12));


--J3_dffe5a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[6]
--operation mode is normal

J3_dffe5a[6]_lut_out = U1_dffe9a[6] $ N1_xor7;
J3_dffe5a[6] = DFFEAS(J3_dffe5a[6]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[7]
--operation mode is arithmetic

Q1_safe_q[7]_carry_eqn = Q1L14;
Q1_safe_q[7]_lut_out = Q1_safe_q[7] $ (S1_b_non_empty & Q1_safe_q[7]_carry_eqn);
Q1_safe_q[7] = DFFEAS(Q1_safe_q[7]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella7~COUT
--operation mode is arithmetic

Q1L16 = CARRY(!Q1L14 # !Q1_safe_q[7]);


--J3_dffe5a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[7]
--operation mode is normal

J3_dffe5a[7]_lut_out = N1_xor7;
J3_dffe5a[7] = DFFEAS(J3_dffe5a[7]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[8]
--operation mode is arithmetic

Q1_safe_q[8]_carry_eqn = Q1L16;
Q1_safe_q[8]_lut_out = Q1_safe_q[8] $ (S1_b_non_empty & !Q1_safe_q[8]_carry_eqn);
Q1_safe_q[8] = DFFEAS(Q1_safe_q[8]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella8~COUT
--operation mode is arithmetic

Q1L18 = CARRY(Q1_safe_q[8] & (!Q1L16));


--J3_dffe5a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[8]
--operation mode is normal

J3_dffe5a[8]_lut_out = U1_dffe9a[8] $ U1_dffe9a[10] $ U1_dffe9a[9];
J3_dffe5a[8] = DFFEAS(J3_dffe5a[8]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[9]
--operation mode is arithmetic

Q1_safe_q[9]_carry_eqn = Q1L18;
Q1_safe_q[9]_lut_out = Q1_safe_q[9] $ (S1_b_non_empty & Q1_safe_q[9]_carry_eqn);
Q1_safe_q[9] = DFFEAS(Q1_safe_q[9]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella9~COUT
--operation mode is arithmetic

Q1L20 = CARRY(!Q1L18 # !Q1_safe_q[9]);


--J3_dffe5a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[9]
--operation mode is normal

J3_dffe5a[9]_lut_out = U1_dffe9a[10] $ U1_dffe9a[9];
J3_dffe5a[9] = DFFEAS(J3_dffe5a[9]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[10]
--operation mode is normal

Q1_safe_q[10]_carry_eqn = Q1L20;
Q1_safe_q[10]_lut_out = Q1_safe_q[10] $ (S1_b_non_empty & !Q1_safe_q[10]_carry_eqn);
Q1_safe_q[10] = DFFEAS(Q1_safe_q[10]_lut_out, Tx_read_clock, VCC, , , , , , );


--J3_dffe5a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[10]
--operation mode is normal

J3_dffe5a[10]_lut_out = U1_dffe9a[10];
J3_dffe5a[10] = DFFEAS(J3_dffe5a[10]_lut_out, Tx_read_clock, VCC, , , , , , );


--Q1_safe_q[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|safe_q[1]
--operation mode is arithmetic

Q1_safe_q[1]_carry_eqn = Q1L2;
Q1_safe_q[1]_lut_out = Q1_safe_q[1] $ (S1_b_non_empty & Q1_safe_q[1]_carry_eqn);
Q1_safe_q[1] = DFFEAS(Q1_safe_q[1]_lut_out, Tx_read_clock, VCC, , , , , , );

--Q1L4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|cntr_j08:rdptr_b|counter_cella1~COUT
--operation mode is arithmetic

Q1L4 = CARRY(!Q1L2 # !Q1_safe_q[1]);


--J3_dffe5a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|dffpipe_pe9:dffpipe_rs_dbwp|dffe5a[1]
--operation mode is normal

J3_dffe5a[1]_lut_out = N1_xor1;
J3_dffe5a[1] = DFFEAS(J3_dffe5a[1]_lut_out, Tx_read_clock, VCC, , , , , , );


--D1L1 is halfband_decim:hbd_i|add~1448
--operation mode is arithmetic

D1L1_carry_eqn = D1L31;
D1L1 = NB1_q_b[15] $ Y1_sum[30] $ !D1L1_carry_eqn;

--D1L2 is halfband_decim:hbd_i|add~1450
--operation mode is arithmetic

D1L2 = CARRY(NB1_q_b[15] & (Y1_sum[30] # !D1L31) # !NB1_q_b[15] & Y1_sum[30] & !D1L31);


--D1L67 is halfband_decim:hbd_i|data_out[3]~288
--operation mode is normal

D1L67 = D2_start_d4 # !clk_enable;


--D1L3 is halfband_decim:hbd_i|add~1453
--operation mode is arithmetic

D1L3_carry_eqn = D1L35;
D1L3 = NB1_q_b[9] $ Y1_sum[23] $ D1L3_carry_eqn;

--D1L4 is halfband_decim:hbd_i|add~1455
--operation mode is arithmetic

D1L4 = CARRY(NB1_q_b[9] & !Y1_sum[23] & !D1L35 # !NB1_q_b[9] & (!D1L35 # !Y1_sum[23]));


--D2L1 is halfband_decim:hbd_q|add~972
--operation mode is arithmetic

D2L1_carry_eqn = D2L35;
D2L1 = NB2_q_b[9] $ Y2_sum[23] $ D2L1_carry_eqn;

--D2L2 is halfband_decim:hbd_q|add~974
--operation mode is arithmetic

D2L2 = CARRY(NB2_q_b[9] & !Y2_sum[23] & !D2L35 # !NB2_q_b[9] & (!D2L35 # !Y2_sum[23]));


--data_ready is data_ready
--operation mode is normal

data_ready_lut_out = mono[1] & (mono[0] & data_ready # !mono[0] & (d)) # !mono[1] & data_ready;
data_ready = DFFEAS(data_ready_lut_out, clock_8, VCC, , , , , , );


--D2L3 is halfband_decim:hbd_q|add~977
--operation mode is arithmetic

D2L3_carry_eqn = D2L31;
D2L3 = NB2_q_b[15] $ Y2_sum[30] $ !D2L3_carry_eqn;

--D2L4 is halfband_decim:hbd_q|add~979
--operation mode is arithmetic

D2L4 = CARRY(NB2_q_b[15] & (Y2_sum[30] # !D2L31) # !NB2_q_b[15] & Y2_sum[30] & !D2L31);


--A1L78 is Select~2071
--operation mode is normal

A1L78 = AD_state[3] & (!AD_state[4] & !AD_state[0]) # !AD_state[3] & (AD_state[4] & (!AD_state[0]) # !AD_state[4] & !data_ready);


--A1L79 is Select~2072
--operation mode is normal

A1L79 = !AD_state[0] & !AD_state[4] & (AD_state[3] # A1L192);


--A1L87 is add~510
--operation mode is arithmetic

A1L87 = !AD_state[0];

--A1L88 is add~512
--operation mode is arithmetic

A1L88 = CARRY(AD_state[0]);


--A1L80 is Select~2073
--operation mode is normal

A1L80 = !AD_state[4] & (AD_state[3] & (!AD_state[0]) # !AD_state[3] & A1L87);


--D1L5 is halfband_decim:hbd_i|add~1458
--operation mode is normal

D1L5_carry_eqn = D1L37;
D1L5 = NB1_q_b[15] $ Y1_sum[33] $ D1L5_carry_eqn;


--D1L6 is halfband_decim:hbd_i|add~1463
--operation mode is arithmetic

D1L6 = NB1_q_b[0] $ Y1_sum[14];

--D1L7 is halfband_decim:hbd_i|add~1465
--operation mode is arithmetic

D1L7 = CARRY(NB1_q_b[0] & Y1_sum[14]);


--Y1_sum[0] is halfband_decim:hbd_i|acc:acc|sum[0]
--operation mode is arithmetic

Y1_sum[0]_lut_out = AB1_product[0] $ Y1_sum[0];
Y1_sum[0] = DFFEAS(Y1_sum[0]_lut_out, clock, VCC, , Y1L22, AB1_product[0], , !clk_enable, D2_start_d4);

--Y1L3 is halfband_decim:hbd_i|acc:acc|sum[0]~789
--operation mode is arithmetic

Y1L3 = CARRY(AB1_product[0] & Y1_sum[0]);


--Y1_sum[1] is halfband_decim:hbd_i|acc:acc|sum[1]
--operation mode is arithmetic

Y1_sum[1]_carry_eqn = Y1L3;
Y1_sum[1]_lut_out = AB1_product[1] $ Y1_sum[1] $ Y1_sum[1]_carry_eqn;
Y1_sum[1] = DFFEAS(Y1_sum[1]_lut_out, clock, VCC, , Y1L22, AB1_product[1], , !clk_enable, D2_start_d4);

--Y1L5 is halfband_decim:hbd_i|acc:acc|sum[1]~793
--operation mode is arithmetic

Y1L5 = CARRY(AB1_product[1] & !Y1_sum[1] & !Y1L3 # !AB1_product[1] & (!Y1L3 # !Y1_sum[1]));


--Y1_sum[2] is halfband_decim:hbd_i|acc:acc|sum[2]
--operation mode is arithmetic

Y1_sum[2]_carry_eqn = Y1L5;
Y1_sum[2]_lut_out = AB1_product[2] $ Y1_sum[2] $ !Y1_sum[2]_carry_eqn;
Y1_sum[2] = DFFEAS(Y1_sum[2]_lut_out, clock, VCC, , Y1L22, AB1_product[2], , !clk_enable, D2_start_d4);

--Y1L7 is halfband_decim:hbd_i|acc:acc|sum[2]~797
--operation mode is arithmetic

Y1L7 = CARRY(AB1_product[2] & (Y1_sum[2] # !Y1L5) # !AB1_product[2] & Y1_sum[2] & !Y1L5);


--D1L114 is halfband_decim:hbd_i|reduce_or~101
--operation mode is normal

D1L114 = D1L6 # Y1_sum[0] # Y1_sum[1] # Y1_sum[2];


--Y1_sum[3] is halfband_decim:hbd_i|acc:acc|sum[3]
--operation mode is arithmetic

Y1_sum[3]_carry_eqn = Y1L7;
Y1_sum[3]_lut_out = AB1_product[3] $ Y1_sum[3] $ Y1_sum[3]_carry_eqn;
Y1_sum[3] = DFFEAS(Y1_sum[3]_lut_out, clock, VCC, , Y1L22, AB1_product[3], , !clk_enable, D2_start_d4);

--Y1L9 is halfband_decim:hbd_i|acc:acc|sum[3]~801
--operation mode is arithmetic

Y1L9 = CARRY(AB1_product[3] & !Y1_sum[3] & !Y1L7 # !AB1_product[3] & (!Y1L7 # !Y1_sum[3]));


--Y1_sum[4] is halfband_decim:hbd_i|acc:acc|sum[4]
--operation mode is arithmetic

Y1_sum[4]_carry_eqn = Y1L9;
Y1_sum[4]_lut_out = AB1_product[4] $ Y1_sum[4] $ !Y1_sum[4]_carry_eqn;
Y1_sum[4] = DFFEAS(Y1_sum[4]_lut_out, clock, VCC, , Y1L22, AB1_product[4], , !clk_enable, D2_start_d4);

--Y1L11 is halfband_decim:hbd_i|acc:acc|sum[4]~805
--operation mode is arithmetic

Y1L11 = CARRY(AB1_product[4] & (Y1_sum[4] # !Y1L9) # !AB1_product[4] & Y1_sum[4] & !Y1L9);


--Y1_sum[5] is halfband_decim:hbd_i|acc:acc|sum[5]
--operation mode is arithmetic

Y1_sum[5]_carry_eqn = Y1L11;
Y1_sum[5]_lut_out = AB1_product[5] $ Y1_sum[5] $ Y1_sum[5]_carry_eqn;
Y1_sum[5] = DFFEAS(Y1_sum[5]_lut_out, clock, VCC, , Y1L22, AB1_product[5], , !clk_enable, D2_start_d4);

--Y1L13 is halfband_decim:hbd_i|acc:acc|sum[5]~809
--operation mode is arithmetic

Y1L13 = CARRY(AB1_product[5] & !Y1_sum[5] & !Y1L11 # !AB1_product[5] & (!Y1L11 # !Y1_sum[5]));


--Y1_sum[6] is halfband_decim:hbd_i|acc:acc|sum[6]
--operation mode is arithmetic

Y1_sum[6]_carry_eqn = Y1L13;
Y1_sum[6]_lut_out = AB1_product[6] $ Y1_sum[6] $ !Y1_sum[6]_carry_eqn;
Y1_sum[6] = DFFEAS(Y1_sum[6]_lut_out, clock, VCC, , Y1L22, AB1_product[6], , !clk_enable, D2_start_d4);

--Y1L15 is halfband_decim:hbd_i|acc:acc|sum[6]~813
--operation mode is arithmetic

Y1L15 = CARRY(AB1_product[6] & (Y1_sum[6] # !Y1L13) # !AB1_product[6] & Y1_sum[6] & !Y1L13);


--D1L115 is halfband_decim:hbd_i|reduce_or~102
--operation mode is normal

D1L115 = Y1_sum[3] # Y1_sum[4] # Y1_sum[5] # Y1_sum[6];


--Y1_sum[11] is halfband_decim:hbd_i|acc:acc|sum[11]
--operation mode is arithmetic

Y1_sum[11]_carry_eqn = Y1L24;
Y1_sum[11]_lut_out = AB1_product[11] $ Y1_sum[11] $ Y1_sum[11]_carry_eqn;
Y1_sum[11] = DFFEAS(Y1_sum[11]_lut_out, clock, VCC, , Y1L22, AB1_product[11], , !clk_enable, D2_start_d4);

--Y1L26 is halfband_decim:hbd_i|acc:acc|sum[11]~817
--operation mode is arithmetic

Y1L26 = CARRY(AB1_product[11] & !Y1_sum[11] & !Y1L24 # !AB1_product[11] & (!Y1L24 # !Y1_sum[11]));


--Y1_sum[12] is halfband_decim:hbd_i|acc:acc|sum[12]
--operation mode is arithmetic

Y1_sum[12]_carry_eqn = Y1L26;
Y1_sum[12]_lut_out = AB1_product[12] $ Y1_sum[12] $ !Y1_sum[12]_carry_eqn;
Y1_sum[12] = DFFEAS(Y1_sum[12]_lut_out, clock, VCC, , Y1L22, AB1_product[12], , !clk_enable, D2_start_d4);

--Y1L28 is halfband_decim:hbd_i|acc:acc|sum[12]~821
--operation mode is arithmetic

Y1L28 = CARRY(AB1_product[12] & (Y1_sum[12] # !Y1L26) # !AB1_product[12] & Y1_sum[12] & !Y1L26);


--Y1_sum[13] is halfband_decim:hbd_i|acc:acc|sum[13]
--operation mode is arithmetic

Y1_sum[13]_carry_eqn = Y1L28;
Y1_sum[13]_lut_out = AB1_product[13] $ Y1_sum[13] $ Y1_sum[13]_carry_eqn;
Y1_sum[13] = DFFEAS(Y1_sum[13]_lut_out, clock, VCC, , Y1L22, AB1_product[13], , !clk_enable, D2_start_d4);

--Y1L30 is halfband_decim:hbd_i|acc:acc|sum[13]~825
--operation mode is arithmetic

Y1L30 = CARRY(AB1_product[13] & !Y1_sum[13] & !Y1L28 # !AB1_product[13] & (!Y1L28 # !Y1_sum[13]));


--Y1_sum[7] is halfband_decim:hbd_i|acc:acc|sum[7]
--operation mode is arithmetic

Y1_sum[7]_carry_eqn = Y1L15;
Y1_sum[7]_lut_out = AB1_product[7] $ Y1_sum[7] $ Y1_sum[7]_carry_eqn;
Y1_sum[7] = DFFEAS(Y1_sum[7]_lut_out, clock, VCC, , Y1L22, AB1_product[7], , !clk_enable, D2_start_d4);

--Y1L17 is halfband_decim:hbd_i|acc:acc|sum[7]~829
--operation mode is arithmetic

Y1L17 = CARRY(AB1_product[7] & !Y1_sum[7] & !Y1L15 # !AB1_product[7] & (!Y1L15 # !Y1_sum[7]));


--Y1_sum[8] is halfband_decim:hbd_i|acc:acc|sum[8]
--operation mode is arithmetic

Y1_sum[8]_carry_eqn = Y1L17;
Y1_sum[8]_lut_out = AB1_product[8] $ Y1_sum[8] $ !Y1_sum[8]_carry_eqn;
Y1_sum[8] = DFFEAS(Y1_sum[8]_lut_out, clock, VCC, , Y1L22, AB1_product[8], , !clk_enable, D2_start_d4);

--Y1L19 is halfband_decim:hbd_i|acc:acc|sum[8]~833
--operation mode is arithmetic

Y1L19 = CARRY(AB1_product[8] & (Y1_sum[8] # !Y1L17) # !AB1_product[8] & Y1_sum[8] & !Y1L17);


--Y1_sum[9] is halfband_decim:hbd_i|acc:acc|sum[9]
--operation mode is arithmetic

Y1_sum[9]_carry_eqn = Y1L19;
Y1_sum[9]_lut_out = AB1_product[9] $ Y1_sum[9] $ Y1_sum[9]_carry_eqn;
Y1_sum[9] = DFFEAS(Y1_sum[9]_lut_out, clock, VCC, , Y1L22, AB1_product[9], , !clk_enable, D2_start_d4);

--Y1L21 is halfband_decim:hbd_i|acc:acc|sum[9]~837
--operation mode is arithmetic

Y1L21 = CARRY(AB1_product[9] & !Y1_sum[9] & !Y1L19 # !AB1_product[9] & (!Y1L19 # !Y1_sum[9]));


--Y1_sum[10] is halfband_decim:hbd_i|acc:acc|sum[10]
--operation mode is arithmetic

Y1_sum[10]_carry_eqn = Y1L21;
Y1_sum[10]_lut_out = AB1_product[10] $ Y1_sum[10] $ !Y1_sum[10]_carry_eqn;
Y1_sum[10] = DFFEAS(Y1_sum[10]_lut_out, clock, VCC, , Y1L22, AB1_product[10], , !clk_enable, D2_start_d4);

--Y1L24 is halfband_decim:hbd_i|acc:acc|sum[10]~841
--operation mode is arithmetic

Y1L24 = CARRY(AB1_product[10] & (Y1_sum[10] # !Y1L21) # !AB1_product[10] & Y1_sum[10] & !Y1L21);


--D1L116 is halfband_decim:hbd_i|reduce_or~103
--operation mode is normal

D1L116 = Y1_sum[7] # Y1_sum[8] # Y1_sum[9] # Y1_sum[10];


--D1L117 is halfband_decim:hbd_i|reduce_or~104
--operation mode is normal

D1L117 = Y1_sum[11] # Y1_sum[12] # Y1_sum[13] # D1L116;


--D1L91 is halfband_decim:hbd_i|data_out~0
--operation mode is normal

D1L91 = D1L5 & (D1L114 # D1L115 # D1L117);


--D1L8 is halfband_decim:hbd_i|add~1468
--operation mode is arithmetic

D1L8_carry_eqn = D1L7;
D1L8 = NB1_q_b[1] $ Y1_sum[15] $ D1L8_carry_eqn;

--D1L9 is halfband_decim:hbd_i|add~1470
--operation mode is arithmetic

D1L9 = CARRY(NB1_q_b[1] & !Y1_sum[15] & !D1L7 # !NB1_q_b[1] & (!D1L7 # !Y1_sum[15]));


--D2L5 is halfband_decim:hbd_q|add~982
--operation mode is normal

D2L5_carry_eqn = D2L37;
D2L5 = NB2_q_b[15] $ Y2_sum[33] $ D2L5_carry_eqn;


--D2L6 is halfband_decim:hbd_q|add~987
--operation mode is arithmetic

D2L6 = NB2_q_b[0] $ Y2_sum[14];

--D2L7 is halfband_decim:hbd_q|add~989
--operation mode is arithmetic

D2L7 = CARRY(NB2_q_b[0] & Y2_sum[14]);


--Y2_sum[0] is halfband_decim:hbd_q|acc:acc|sum[0]
--operation mode is arithmetic

Y2_sum[0]_lut_out = AB2_product[0] $ Y2_sum[0];
Y2_sum[0] = DFFEAS(Y2_sum[0]_lut_out, clock, VCC, , Y1L22, AB2_product[0], , !clk_enable, D2_start_d4);

--Y2L3 is halfband_decim:hbd_q|acc:acc|sum[0]~779
--operation mode is arithmetic

Y2L3 = CARRY(AB2_product[0] & Y2_sum[0]);


--Y2_sum[1] is halfband_decim:hbd_q|acc:acc|sum[1]
--operation mode is arithmetic

Y2_sum[1]_carry_eqn = Y2L3;
Y2_sum[1]_lut_out = AB2_product[1] $ Y2_sum[1] $ Y2_sum[1]_carry_eqn;
Y2_sum[1] = DFFEAS(Y2_sum[1]_lut_out, clock, VCC, , Y1L22, AB2_product[1], , !clk_enable, D2_start_d4);

--Y2L5 is halfband_decim:hbd_q|acc:acc|sum[1]~783
--operation mode is arithmetic

Y2L5 = CARRY(AB2_product[1] & !Y2_sum[1] & !Y2L3 # !AB2_product[1] & (!Y2L3 # !Y2_sum[1]));


--Y2_sum[2] is halfband_decim:hbd_q|acc:acc|sum[2]
--operation mode is arithmetic

Y2_sum[2]_carry_eqn = Y2L5;
Y2_sum[2]_lut_out = AB2_product[2] $ Y2_sum[2] $ !Y2_sum[2]_carry_eqn;
Y2_sum[2] = DFFEAS(Y2_sum[2]_lut_out, clock, VCC, , Y1L22, AB2_product[2], , !clk_enable, D2_start_d4);

--Y2L7 is halfband_decim:hbd_q|acc:acc|sum[2]~787
--operation mode is arithmetic

Y2L7 = CARRY(AB2_product[2] & (Y2_sum[2] # !Y2L5) # !AB2_product[2] & Y2_sum[2] & !Y2L5);


--D2L87 is halfband_decim:hbd_q|reduce_or~101
--operation mode is normal

D2L87 = D2L6 # Y2_sum[0] # Y2_sum[1] # Y2_sum[2];


--Y2_sum[3] is halfband_decim:hbd_q|acc:acc|sum[3]
--operation mode is arithmetic

Y2_sum[3]_carry_eqn = Y2L7;
Y2_sum[3]_lut_out = AB2_product[3] $ Y2_sum[3] $ Y2_sum[3]_carry_eqn;
Y2_sum[3] = DFFEAS(Y2_sum[3]_lut_out, clock, VCC, , Y1L22, AB2_product[3], , !clk_enable, D2_start_d4);

--Y2L9 is halfband_decim:hbd_q|acc:acc|sum[3]~791
--operation mode is arithmetic

Y2L9 = CARRY(AB2_product[3] & !Y2_sum[3] & !Y2L7 # !AB2_product[3] & (!Y2L7 # !Y2_sum[3]));


--Y2_sum[4] is halfband_decim:hbd_q|acc:acc|sum[4]
--operation mode is arithmetic

Y2_sum[4]_carry_eqn = Y2L9;
Y2_sum[4]_lut_out = AB2_product[4] $ Y2_sum[4] $ !Y2_sum[4]_carry_eqn;
Y2_sum[4] = DFFEAS(Y2_sum[4]_lut_out, clock, VCC, , Y1L22, AB2_product[4], , !clk_enable, D2_start_d4);

--Y2L11 is halfband_decim:hbd_q|acc:acc|sum[4]~795
--operation mode is arithmetic

Y2L11 = CARRY(AB2_product[4] & (Y2_sum[4] # !Y2L9) # !AB2_product[4] & Y2_sum[4] & !Y2L9);


--Y2_sum[5] is halfband_decim:hbd_q|acc:acc|sum[5]
--operation mode is arithmetic

Y2_sum[5]_carry_eqn = Y2L11;
Y2_sum[5]_lut_out = AB2_product[5] $ Y2_sum[5] $ Y2_sum[5]_carry_eqn;
Y2_sum[5] = DFFEAS(Y2_sum[5]_lut_out, clock, VCC, , Y1L22, AB2_product[5], , !clk_enable, D2_start_d4);

--Y2L13 is halfband_decim:hbd_q|acc:acc|sum[5]~799
--operation mode is arithmetic

Y2L13 = CARRY(AB2_product[5] & !Y2_sum[5] & !Y2L11 # !AB2_product[5] & (!Y2L11 # !Y2_sum[5]));


--Y2_sum[6] is halfband_decim:hbd_q|acc:acc|sum[6]
--operation mode is arithmetic

Y2_sum[6]_carry_eqn = Y2L13;
Y2_sum[6]_lut_out = AB2_product[6] $ Y2_sum[6] $ !Y2_sum[6]_carry_eqn;
Y2_sum[6] = DFFEAS(Y2_sum[6]_lut_out, clock, VCC, , Y1L22, AB2_product[6], , !clk_enable, D2_start_d4);

--Y2L15 is halfband_decim:hbd_q|acc:acc|sum[6]~803
--operation mode is arithmetic

Y2L15 = CARRY(AB2_product[6] & (Y2_sum[6] # !Y2L13) # !AB2_product[6] & Y2_sum[6] & !Y2L13);


--D2L88 is halfband_decim:hbd_q|reduce_or~102
--operation mode is normal

D2L88 = Y2_sum[3] # Y2_sum[4] # Y2_sum[5] # Y2_sum[6];


--Y2_sum[11] is halfband_decim:hbd_q|acc:acc|sum[11]
--operation mode is arithmetic

Y2_sum[11]_carry_eqn = Y2L23;
Y2_sum[11]_lut_out = AB2_product[11] $ Y2_sum[11] $ Y2_sum[11]_carry_eqn;
Y2_sum[11] = DFFEAS(Y2_sum[11]_lut_out, clock, VCC, , Y1L22, AB2_product[11], , !clk_enable, D2_start_d4);

--Y2L25 is halfband_decim:hbd_q|acc:acc|sum[11]~807
--operation mode is arithmetic

Y2L25 = CARRY(AB2_product[11] & !Y2_sum[11] & !Y2L23 # !AB2_product[11] & (!Y2L23 # !Y2_sum[11]));


--Y2_sum[12] is halfband_decim:hbd_q|acc:acc|sum[12]
--operation mode is arithmetic

Y2_sum[12]_carry_eqn = Y2L25;
Y2_sum[12]_lut_out = AB2_product[12] $ Y2_sum[12] $ !Y2_sum[12]_carry_eqn;
Y2_sum[12] = DFFEAS(Y2_sum[12]_lut_out, clock, VCC, , Y1L22, AB2_product[12], , !clk_enable, D2_start_d4);

--Y2L27 is halfband_decim:hbd_q|acc:acc|sum[12]~811
--operation mode is arithmetic

Y2L27 = CARRY(AB2_product[12] & (Y2_sum[12] # !Y2L25) # !AB2_product[12] & Y2_sum[12] & !Y2L25);


--Y2_sum[13] is halfband_decim:hbd_q|acc:acc|sum[13]
--operation mode is arithmetic

Y2_sum[13]_carry_eqn = Y2L27;
Y2_sum[13]_lut_out = AB2_product[13] $ Y2_sum[13] $ Y2_sum[13]_carry_eqn;
Y2_sum[13] = DFFEAS(Y2_sum[13]_lut_out, clock, VCC, , Y1L22, AB2_product[13], , !clk_enable, D2_start_d4);

--Y2L29 is halfband_decim:hbd_q|acc:acc|sum[13]~815
--operation mode is arithmetic

Y2L29 = CARRY(AB2_product[13] & !Y2_sum[13] & !Y2L27 # !AB2_product[13] & (!Y2L27 # !Y2_sum[13]));


--Y2_sum[7] is halfband_decim:hbd_q|acc:acc|sum[7]
--operation mode is arithmetic

Y2_sum[7]_carry_eqn = Y2L15;
Y2_sum[7]_lut_out = AB2_product[7] $ Y2_sum[7] $ Y2_sum[7]_carry_eqn;
Y2_sum[7] = DFFEAS(Y2_sum[7]_lut_out, clock, VCC, , Y1L22, AB2_product[7], , !clk_enable, D2_start_d4);

--Y2L17 is halfband_decim:hbd_q|acc:acc|sum[7]~819
--operation mode is arithmetic

Y2L17 = CARRY(AB2_product[7] & !Y2_sum[7] & !Y2L15 # !AB2_product[7] & (!Y2L15 # !Y2_sum[7]));


--Y2_sum[8] is halfband_decim:hbd_q|acc:acc|sum[8]
--operation mode is arithmetic

Y2_sum[8]_carry_eqn = Y2L17;
Y2_sum[8]_lut_out = AB2_product[8] $ Y2_sum[8] $ !Y2_sum[8]_carry_eqn;
Y2_sum[8] = DFFEAS(Y2_sum[8]_lut_out, clock, VCC, , Y1L22, AB2_product[8], , !clk_enable, D2_start_d4);

--Y2L19 is halfband_decim:hbd_q|acc:acc|sum[8]~823
--operation mode is arithmetic

Y2L19 = CARRY(AB2_product[8] & (Y2_sum[8] # !Y2L17) # !AB2_product[8] & Y2_sum[8] & !Y2L17);


--Y2_sum[9] is halfband_decim:hbd_q|acc:acc|sum[9]
--operation mode is arithmetic

Y2_sum[9]_carry_eqn = Y2L19;
Y2_sum[9]_lut_out = AB2_product[9] $ Y2_sum[9] $ Y2_sum[9]_carry_eqn;
Y2_sum[9] = DFFEAS(Y2_sum[9]_lut_out, clock, VCC, , Y1L22, AB2_product[9], , !clk_enable, D2_start_d4);

--Y2L21 is halfband_decim:hbd_q|acc:acc|sum[9]~827
--operation mode is arithmetic

Y2L21 = CARRY(AB2_product[9] & !Y2_sum[9] & !Y2L19 # !AB2_product[9] & (!Y2L19 # !Y2_sum[9]));


--Y2_sum[10] is halfband_decim:hbd_q|acc:acc|sum[10]
--operation mode is arithmetic

Y2_sum[10]_carry_eqn = Y2L21;
Y2_sum[10]_lut_out = AB2_product[10] $ Y2_sum[10] $ !Y2_sum[10]_carry_eqn;
Y2_sum[10] = DFFEAS(Y2_sum[10]_lut_out, clock, VCC, , Y1L22, AB2_product[10], , !clk_enable, D2_start_d4);

--Y2L23 is halfband_decim:hbd_q|acc:acc|sum[10]~831
--operation mode is arithmetic

Y2L23 = CARRY(AB2_product[10] & (Y2_sum[10] # !Y2L21) # !AB2_product[10] & Y2_sum[10] & !Y2L21);


--D2L89 is halfband_decim:hbd_q|reduce_or~103
--operation mode is normal

D2L89 = Y2_sum[7] # Y2_sum[8] # Y2_sum[9] # Y2_sum[10];


--D2L90 is halfband_decim:hbd_q|reduce_or~104
--operation mode is normal

D2L90 = Y2_sum[11] # Y2_sum[12] # Y2_sum[13] # D2L89;


--D2L81 is halfband_decim:hbd_q|data_out~0
--operation mode is normal

D2L81 = D2L5 & (D2L87 # D2L88 # D2L90);


--D2L8 is halfband_decim:hbd_q|add~992
--operation mode is arithmetic

D2L8_carry_eqn = D2L7;
D2L8 = NB2_q_b[1] $ Y2_sum[15] $ D2L8_carry_eqn;

--D2L9 is halfband_decim:hbd_q|add~994
--operation mode is arithmetic

D2L9 = CARRY(NB2_q_b[1] & !Y2_sum[15] & !D2L7 # !NB2_q_b[1] & (!D2L7 # !Y2_sum[15]));


--A1L89 is add~515
--operation mode is normal

A1L89_carry_eqn = A1L102;
A1L89 = AD_state[4] $ (!A1L89_carry_eqn);


--A1L22 is AD_state[2]~241
--operation mode is normal

A1L22 = AD_state[2] & (!AD_state[3]) # !AD_state[2] & (AD_state[1] & AD_state[0] & !AD_state[3] # !AD_state[1] & (AD_state[3]));


--A1L81 is Select~2074
--operation mode is normal

A1L81 = AD_state[1] & AD_state[0];


--A1L82 is Select~2075
--operation mode is normal

A1L82 = AD_state[3] # AD_state[4] & (AD_state[1] # AD_state[0]);


--A1L83 is Select~2076
--operation mode is normal

A1L83 = AD_state[2] & (AD_state[4] # A1L81 & A1L82) # !AD_state[2] & (AD_state[4] & A1L82);


--A1L90 is add~520
--operation mode is arithmetic

A1L90_carry_eqn = A1L104;
A1L90 = AD_state[2] $ (!A1L90_carry_eqn);

--A1L91 is add~522
--operation mode is arithmetic

A1L91 = CARRY(AD_state[2] & (!A1L104));


--A1L84 is Select~2078
--operation mode is normal

A1L84 = AD_state[2] $ (AD_state[1] & AD_state[0]);


--A1L85 is Select~2080
--operation mode is normal

A1L85 = AD_state[1] & A1L26 & !AD_state[0] & !A1L192;


--A1L27 is Decoder~142
--operation mode is normal

A1L27 = AD_state[1] # !A1L26 # !AD_state[4] # !AD_state[0];


--A1L149 is loop_counter[5]~194
--operation mode is normal

A1L149 = !loop_counter[3] # !loop_counter[2] # !loop_counter[1] # !loop_counter[0];


--A1L150 is loop_counter[5]~195
--operation mode is normal

A1L150 = !A1L149 & loop_counter[4] & loop_counter[5] # !A1L27;


--D1L10 is halfband_decim:hbd_i|add~1473
--operation mode is arithmetic

D1L10_carry_eqn = D1L4;
D1L10 = NB1_q_b[10] $ Y1_sum[24] $ !D1L10_carry_eqn;

--D1L11 is halfband_decim:hbd_i|add~1475
--operation mode is arithmetic

D1L11 = CARRY(NB1_q_b[10] & (Y1_sum[24] # !D1L4) # !NB1_q_b[10] & Y1_sum[24] & !D1L4);


--D2L10 is halfband_decim:hbd_q|add~997
--operation mode is arithmetic

D2L10_carry_eqn = D2L2;
D2L10 = NB2_q_b[10] $ Y2_sum[24] $ !D2L10_carry_eqn;

--D2L11 is halfband_decim:hbd_q|add~999
--operation mode is arithmetic

D2L11 = CARRY(NB2_q_b[10] & (Y2_sum[24] # !D2L2) # !NB2_q_b[10] & Y2_sum[24] & !D2L2);


--D1L12 is halfband_decim:hbd_i|add~1478
--operation mode is arithmetic

D1L12_carry_eqn = D1L9;
D1L12 = NB1_q_b[2] $ Y1_sum[16] $ !D1L12_carry_eqn;

--D1L13 is halfband_decim:hbd_i|add~1480
--operation mode is arithmetic

D1L13 = CARRY(NB1_q_b[2] & (Y1_sum[16] # !D1L9) # !NB1_q_b[2] & Y1_sum[16] & !D1L9);


--D2L12 is halfband_decim:hbd_q|add~1002
--operation mode is arithmetic

D2L12_carry_eqn = D2L9;
D2L12 = NB2_q_b[2] $ Y2_sum[16] $ !D2L12_carry_eqn;

--D2L13 is halfband_decim:hbd_q|add~1004
--operation mode is arithmetic

D2L13 = CARRY(NB2_q_b[2] & (Y2_sum[16] # !D2L9) # !NB2_q_b[2] & Y2_sum[16] & !D2L9);


--D1L14 is halfband_decim:hbd_i|add~1483
--operation mode is arithmetic

D1L14_carry_eqn = D1L11;
D1L14 = NB1_q_b[11] $ Y1_sum[25] $ D1L14_carry_eqn;

--D1L15 is halfband_decim:hbd_i|add~1485
--operation mode is arithmetic

D1L15 = CARRY(NB1_q_b[11] & !Y1_sum[25] & !D1L11 # !NB1_q_b[11] & (!D1L11 # !Y1_sum[25]));


--D2L14 is halfband_decim:hbd_q|add~1007
--operation mode is arithmetic

D2L14_carry_eqn = D2L11;
D2L14 = NB2_q_b[11] $ Y2_sum[25] $ D2L14_carry_eqn;

--D2L15 is halfband_decim:hbd_q|add~1009
--operation mode is arithmetic

D2L15 = CARRY(NB2_q_b[11] & !Y2_sum[25] & !D2L11 # !NB2_q_b[11] & (!D2L11 # !Y2_sum[25]));


--D1L16 is halfband_decim:hbd_i|add~1488
--operation mode is arithmetic

D1L16_carry_eqn = D1L13;
D1L16 = NB1_q_b[3] $ Y1_sum[17] $ D1L16_carry_eqn;

--D1L17 is halfband_decim:hbd_i|add~1490
--operation mode is arithmetic

D1L17 = CARRY(NB1_q_b[3] & !Y1_sum[17] & !D1L13 # !NB1_q_b[3] & (!D1L13 # !Y1_sum[17]));


--D2L16 is halfband_decim:hbd_q|add~1012
--operation mode is arithmetic

D2L16_carry_eqn = D2L13;
D2L16 = NB2_q_b[3] $ Y2_sum[17] $ D2L16_carry_eqn;

--D2L17 is halfband_decim:hbd_q|add~1014
--operation mode is arithmetic

D2L17 = CARRY(NB2_q_b[3] & !Y2_sum[17] & !D2L13 # !NB2_q_b[3] & (!D2L13 # !Y2_sum[17]));


--D1L18 is halfband_decim:hbd_i|add~1493
--operation mode is arithmetic

D1L18_carry_eqn = D1L15;
D1L18 = NB1_q_b[12] $ Y1_sum[26] $ !D1L18_carry_eqn;

--D1L19 is halfband_decim:hbd_i|add~1495
--operation mode is arithmetic

D1L19 = CARRY(NB1_q_b[12] & (Y1_sum[26] # !D1L15) # !NB1_q_b[12] & Y1_sum[26] & !D1L15);


--D2L18 is halfband_decim:hbd_q|add~1017
--operation mode is arithmetic

D2L18_carry_eqn = D2L15;
D2L18 = NB2_q_b[12] $ Y2_sum[26] $ !D2L18_carry_eqn;

--D2L19 is halfband_decim:hbd_q|add~1019
--operation mode is arithmetic

D2L19 = CARRY(NB2_q_b[12] & (Y2_sum[26] # !D2L15) # !NB2_q_b[12] & Y2_sum[26] & !D2L15);


--D1L20 is halfband_decim:hbd_i|add~1498
--operation mode is arithmetic

D1L20_carry_eqn = D1L17;
D1L20 = NB1_q_b[4] $ Y1_sum[18] $ !D1L20_carry_eqn;

--D1L21 is halfband_decim:hbd_i|add~1500
--operation mode is arithmetic

D1L21 = CARRY(NB1_q_b[4] & (Y1_sum[18] # !D1L17) # !NB1_q_b[4] & Y1_sum[18] & !D1L17);


--D2L20 is halfband_decim:hbd_q|add~1022
--operation mode is arithmetic

D2L20_carry_eqn = D2L17;
D2L20 = NB2_q_b[4] $ Y2_sum[18] $ !D2L20_carry_eqn;

--D2L21 is halfband_decim:hbd_q|add~1024
--operation mode is arithmetic

D2L21 = CARRY(NB2_q_b[4] & (Y2_sum[18] # !D2L17) # !NB2_q_b[4] & Y2_sum[18] & !D2L17);


--D1L22 is halfband_decim:hbd_i|add~1503
--operation mode is arithmetic

D1L22_carry_eqn = D1L19;
D1L22 = NB1_q_b[13] $ Y1_sum[27] $ D1L22_carry_eqn;

--D1L23 is halfband_decim:hbd_i|add~1505
--operation mode is arithmetic

D1L23 = CARRY(NB1_q_b[13] & !Y1_sum[27] & !D1L19 # !NB1_q_b[13] & (!D1L19 # !Y1_sum[27]));


--D2L22 is halfband_decim:hbd_q|add~1027
--operation mode is arithmetic

D2L22_carry_eqn = D2L19;
D2L22 = NB2_q_b[13] $ Y2_sum[27] $ D2L22_carry_eqn;

--D2L23 is halfband_decim:hbd_q|add~1029
--operation mode is arithmetic

D2L23 = CARRY(NB2_q_b[13] & !Y2_sum[27] & !D2L19 # !NB2_q_b[13] & (!D2L19 # !Y2_sum[27]));


--D1L24 is halfband_decim:hbd_i|add~1508
--operation mode is arithmetic

D1L24_carry_eqn = D1L21;
D1L24 = NB1_q_b[5] $ Y1_sum[19] $ D1L24_carry_eqn;

--D1L25 is halfband_decim:hbd_i|add~1510
--operation mode is arithmetic

D1L25 = CARRY(NB1_q_b[5] & !Y1_sum[19] & !D1L21 # !NB1_q_b[5] & (!D1L21 # !Y1_sum[19]));


--D2L24 is halfband_decim:hbd_q|add~1032
--operation mode is arithmetic

D2L24_carry_eqn = D2L21;
D2L24 = NB2_q_b[5] $ Y2_sum[19] $ D2L24_carry_eqn;

--D2L25 is halfband_decim:hbd_q|add~1034
--operation mode is arithmetic

D2L25 = CARRY(NB2_q_b[5] & !Y2_sum[19] & !D2L21 # !NB2_q_b[5] & (!D2L21 # !Y2_sum[19]));


--D1L26 is halfband_decim:hbd_i|add~1513
--operation mode is arithmetic

D1L26_carry_eqn = D1L23;
D1L26 = NB1_q_b[14] $ Y1_sum[28] $ !D1L26_carry_eqn;

--D1L27 is halfband_decim:hbd_i|add~1515
--operation mode is arithmetic

D1L27 = CARRY(NB1_q_b[14] & (Y1_sum[28] # !D1L23) # !NB1_q_b[14] & Y1_sum[28] & !D1L23);


--D2L26 is halfband_decim:hbd_q|add~1037
--operation mode is arithmetic

D2L26_carry_eqn = D2L23;
D2L26 = NB2_q_b[14] $ Y2_sum[28] $ !D2L26_carry_eqn;

--D2L27 is halfband_decim:hbd_q|add~1039
--operation mode is arithmetic

D2L27 = CARRY(NB2_q_b[14] & (Y2_sum[28] # !D2L23) # !NB2_q_b[14] & Y2_sum[28] & !D2L23);


--D1L28 is halfband_decim:hbd_i|add~1518
--operation mode is arithmetic

D1L28_carry_eqn = D1L25;
D1L28 = NB1_q_b[6] $ Y1_sum[20] $ !D1L28_carry_eqn;

--D1L29 is halfband_decim:hbd_i|add~1520
--operation mode is arithmetic

D1L29 = CARRY(NB1_q_b[6] & (Y1_sum[20] # !D1L25) # !NB1_q_b[6] & Y1_sum[20] & !D1L25);


--D2L28 is halfband_decim:hbd_q|add~1042
--operation mode is arithmetic

D2L28_carry_eqn = D2L25;
D2L28 = NB2_q_b[6] $ Y2_sum[20] $ !D2L28_carry_eqn;

--D2L29 is halfband_decim:hbd_q|add~1044
--operation mode is arithmetic

D2L29 = CARRY(NB2_q_b[6] & (Y2_sum[20] # !D2L25) # !NB2_q_b[6] & Y2_sum[20] & !D2L25);


--D1L30 is halfband_decim:hbd_i|add~1523
--operation mode is arithmetic

D1L30_carry_eqn = D1L27;
D1L30 = NB1_q_b[15] $ Y1_sum[29] $ D1L30_carry_eqn;

--D1L31 is halfband_decim:hbd_i|add~1525
--operation mode is arithmetic

D1L31 = CARRY(NB1_q_b[15] & !Y1_sum[29] & !D1L27 # !NB1_q_b[15] & (!D1L27 # !Y1_sum[29]));


--D2L30 is halfband_decim:hbd_q|add~1047
--operation mode is arithmetic

D2L30_carry_eqn = D2L27;
D2L30 = NB2_q_b[15] $ Y2_sum[29] $ D2L30_carry_eqn;

--D2L31 is halfband_decim:hbd_q|add~1049
--operation mode is arithmetic

D2L31 = CARRY(NB2_q_b[15] & !Y2_sum[29] & !D2L27 # !NB2_q_b[15] & (!D2L27 # !Y2_sum[29]));


--D1L32 is halfband_decim:hbd_i|add~1528
--operation mode is arithmetic

D1L32_carry_eqn = D1L29;
D1L32 = NB1_q_b[7] $ Y1_sum[21] $ D1L32_carry_eqn;

--D1L33 is halfband_decim:hbd_i|add~1530
--operation mode is arithmetic

D1L33 = CARRY(NB1_q_b[7] & !Y1_sum[21] & !D1L29 # !NB1_q_b[7] & (!D1L29 # !Y1_sum[21]));


--D2L32 is halfband_decim:hbd_q|add~1052
--operation mode is arithmetic

D2L32_carry_eqn = D2L29;
D2L32 = NB2_q_b[7] $ Y2_sum[21] $ D2L32_carry_eqn;

--D2L33 is halfband_decim:hbd_q|add~1054
--operation mode is arithmetic

D2L33 = CARRY(NB2_q_b[7] & !Y2_sum[21] & !D2L29 # !NB2_q_b[7] & (!D2L29 # !Y2_sum[21]));


--D2L34 is halfband_decim:hbd_q|add~1057
--operation mode is arithmetic

D2L34_carry_eqn = D2L33;
D2L34 = NB2_q_b[8] $ Y2_sum[22] $ !D2L34_carry_eqn;

--D2L35 is halfband_decim:hbd_q|add~1059
--operation mode is arithmetic

D2L35 = CARRY(NB2_q_b[8] & (Y2_sum[22] # !D2L33) # !NB2_q_b[8] & Y2_sum[22] & !D2L33);


--D1L34 is halfband_decim:hbd_i|add~1533
--operation mode is arithmetic

D1L34_carry_eqn = D1L33;
D1L34 = NB1_q_b[8] $ Y1_sum[22] $ !D1L34_carry_eqn;

--D1L35 is halfband_decim:hbd_i|add~1535
--operation mode is arithmetic

D1L35 = CARRY(NB1_q_b[8] & (Y1_sum[22] # !D1L33) # !NB1_q_b[8] & Y1_sum[22] & !D1L33);


--V1_dffe12a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[10]
--operation mode is normal

V1_dffe12a[10]_lut_out = V1_dffe11a[10];
V1_dffe12a[10] = DFFEAS(V1_dffe12a[10]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[9]
--operation mode is normal

V1_dffe12a[9]_lut_out = V1_dffe11a[9];
V1_dffe12a[9] = DFFEAS(V1_dffe12a[9]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[8]
--operation mode is normal

V1_dffe13a[8]_lut_out = V1_dffe12a[8];
V1_dffe13a[8] = DFFEAS(V1_dffe13a[8]_lut_out, data_flag, VCC, , , , , , );


--reset_count[10] is reset_count[10]
--operation mode is normal

reset_count[10]_carry_eqn = A1L190;
reset_count[10]_lut_out = reset_count[10] $ (!reset_count[10]_carry_eqn);
reset_count[10] = DFFEAS(reset_count[10]_lut_out, clock, VCC, , !reset_count[10], , , , );


--A1L133 is dec_counter[7]~254
--operation mode is normal

A1L133 = A1L135 & A1L136 # !clk_enable;


--A1L92 is add~525
--operation mode is arithmetic

A1L92 = !clock_count[0];

--A1L93 is add~527
--operation mode is arithmetic

A1L93 = CARRY(clock_count[0]);


--A1L94 is add~530
--operation mode is arithmetic

A1L94_carry_eqn = A1L97;
A1L94 = clock_count[2] $ (!A1L94_carry_eqn);

--A1L95 is add~532
--operation mode is arithmetic

A1L95 = CARRY(clock_count[2] & (!A1L97));


--A1L96 is add~535
--operation mode is arithmetic

A1L96_carry_eqn = A1L93;
A1L96 = clock_count[1] $ (A1L96_carry_eqn);

--A1L97 is add~537
--operation mode is arithmetic

A1L97 = CARRY(!A1L93 # !clock_count[1]);


--A1L98 is add~540
--operation mode is normal

A1L98_carry_eqn = A1L100;
A1L98 = clock_count[4] $ (!A1L98_carry_eqn);


--A1L99 is add~545
--operation mode is arithmetic

A1L99_carry_eqn = A1L95;
A1L99 = clock_count[3] $ (A1L99_carry_eqn);

--A1L100 is add~547
--operation mode is arithmetic

A1L100 = CARRY(!A1L95 # !clock_count[3]);


--V1_dffe13a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[6]
--operation mode is normal

V1_dffe13a[6]_lut_out = V1_dffe12a[6];
V1_dffe13a[6] = DFFEAS(V1_dffe13a[6]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[7]
--operation mode is normal

V1_dffe13a[7]_lut_out = V1_dffe12a[7];
V1_dffe13a[7] = DFFEAS(V1_dffe13a[7]_lut_out, data_flag, VCC, , , , , , );


--N2_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_gray2bin_36b:gray2bin_ws_nbrp|xor7
--operation mode is normal

N2_xor7 = V1_dffe13a[10] $ V1_dffe13a[9] $ V1_dffe13a[8] $ V1_dffe13a[7];


--V1_dffe13a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[0]
--operation mode is normal

V1_dffe13a[0]_lut_out = V1_dffe12a[0];
V1_dffe13a[0] = DFFEAS(V1_dffe13a[0]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[1]
--operation mode is normal

V1_dffe13a[1]_lut_out = V1_dffe12a[1];
V1_dffe13a[1] = DFFEAS(V1_dffe13a[1]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[2]
--operation mode is normal

V1_dffe13a[2]_lut_out = V1_dffe12a[2];
V1_dffe13a[2] = DFFEAS(V1_dffe13a[2]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[3]
--operation mode is normal

V1_dffe13a[3]_lut_out = V1_dffe12a[3];
V1_dffe13a[3] = DFFEAS(V1_dffe13a[3]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[4]
--operation mode is normal

V1_dffe13a[4]_lut_out = V1_dffe12a[4];
V1_dffe13a[4] = DFFEAS(V1_dffe13a[4]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe13a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe13a[5]
--operation mode is normal

V1_dffe13a[5]_lut_out = V1_dffe12a[5];
V1_dffe13a[5] = DFFEAS(V1_dffe13a[5]_lut_out, data_flag, VCC, , , , , , );


--N2_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_gray2bin_36b:gray2bin_ws_nbrp|xor4
--operation mode is normal

N2_xor4 = V1_dffe13a[4] $ V1_dffe13a[5] $ V1_dffe13a[6] $ N2_xor7;


--N2_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_gray2bin_36b:gray2bin_ws_nbrp|xor1
--operation mode is normal

N2_xor1 = V1_dffe13a[1] $ V1_dffe13a[2] $ V1_dffe13a[3] $ N2_xor4;


--U1_dffe9a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[0]
--operation mode is normal

U1_dffe9a[0]_lut_out = U1_dffe8a[0];
U1_dffe9a[0] = DFFEAS(U1_dffe9a[0]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[2]
--operation mode is normal

U1_dffe9a[2]_lut_out = U1_dffe8a[2];
U1_dffe9a[2] = DFFEAS(U1_dffe9a[2]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[3]
--operation mode is normal

U1_dffe9a[3]_lut_out = U1_dffe8a[3];
U1_dffe9a[3] = DFFEAS(U1_dffe9a[3]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[4]
--operation mode is normal

U1_dffe9a[4]_lut_out = U1_dffe8a[4];
U1_dffe9a[4] = DFFEAS(U1_dffe9a[4]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[5]
--operation mode is normal

U1_dffe9a[5]_lut_out = U1_dffe8a[5];
U1_dffe9a[5] = DFFEAS(U1_dffe9a[5]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[6]
--operation mode is normal

U1_dffe9a[6]_lut_out = U1_dffe8a[6];
U1_dffe9a[6] = DFFEAS(U1_dffe9a[6]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[7]
--operation mode is normal

U1_dffe9a[7]_lut_out = U1_dffe8a[7];
U1_dffe9a[7] = DFFEAS(U1_dffe9a[7]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[8]
--operation mode is normal

U1_dffe9a[8]_lut_out = U1_dffe8a[8];
U1_dffe9a[8] = DFFEAS(U1_dffe9a[8]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[10]
--operation mode is normal

U1_dffe9a[10]_lut_out = U1_dffe8a[10];
U1_dffe9a[10] = DFFEAS(U1_dffe9a[10]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe9a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[9]
--operation mode is normal

U1_dffe9a[9]_lut_out = U1_dffe8a[9];
U1_dffe9a[9] = DFFEAS(U1_dffe9a[9]_lut_out, Tx_read_clock, VCC, , , , , , );


--N1_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_gray2bin_36b:gray2bin_rs_nbwp|xor7
--operation mode is normal

N1_xor7 = U1_dffe9a[7] $ U1_dffe9a[8] $ U1_dffe9a[10] $ U1_dffe9a[9];


--N1_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_gray2bin_36b:gray2bin_rs_nbwp|xor4
--operation mode is normal

N1_xor4 = U1_dffe9a[4] $ U1_dffe9a[5] $ U1_dffe9a[6] $ N1_xor7;


--U1_dffe9a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe9a[1]
--operation mode is normal

U1_dffe9a[1]_lut_out = U1_dffe8a[1];
U1_dffe9a[1] = DFFEAS(U1_dffe9a[1]_lut_out, Tx_read_clock, VCC, , , , , , );


--N1_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|a_gray2bin_36b:gray2bin_rs_nbwp|xor1
--operation mode is normal

N1_xor1 = U1_dffe9a[2] $ U1_dffe9a[3] $ N1_xor4 $ U1_dffe9a[1];


--NB1_q_b[15] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[15]_PORT_A_data_in = C1_pipeline[3][43];
NB1_q_b[15]_PORT_A_data_in_reg = DFFE(NB1_q_b[15]_PORT_A_data_in, NB1_q_b[15]_clock_0, , , NB1_q_b[15]_clock_enable_0);
NB1_q_b[15]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[15]_PORT_A_address_reg = DFFE(NB1_q_b[15]_PORT_A_address, NB1_q_b[15]_clock_0, , , NB1_q_b[15]_clock_enable_0);
NB1_q_b[15]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[15]_PORT_B_address_reg = DFFE(NB1_q_b[15]_PORT_B_address, NB1_q_b[15]_clock_1, , , );
NB1_q_b[15]_PORT_A_write_enable = VCC;
NB1_q_b[15]_PORT_A_write_enable_reg = DFFE(NB1_q_b[15]_PORT_A_write_enable, NB1_q_b[15]_clock_0, , , NB1_q_b[15]_clock_enable_0);
NB1_q_b[15]_PORT_B_read_enable = VCC;
NB1_q_b[15]_PORT_B_read_enable_reg = DFFE(NB1_q_b[15]_PORT_B_read_enable, NB1_q_b[15]_clock_1, , , );
NB1_q_b[15]_clock_0 = clock;
NB1_q_b[15]_clock_1 = clock;
NB1_q_b[15]_clock_enable_0 = D1L57;
NB1_q_b[15]_PORT_B_data_out = MEMORY(NB1_q_b[15]_PORT_A_data_in_reg, , NB1_q_b[15]_PORT_A_address_reg, NB1_q_b[15]_PORT_B_address_reg, NB1_q_b[15]_PORT_A_write_enable_reg, NB1_q_b[15]_PORT_B_read_enable_reg, , , NB1_q_b[15]_clock_0, NB1_q_b[15]_clock_1, NB1_q_b[15]_clock_enable_0, , , );
NB1_q_b[15] = NB1_q_b[15]_PORT_B_data_out[0];


--Y1_sum[30] is halfband_decim:hbd_i|acc:acc|sum[30]
--operation mode is arithmetic

Y1_sum[30]_carry_eqn = Y1L62;
Y1_sum[30]_lut_out = AB1_product[30] $ Y1_sum[30] $ !Y1_sum[30]_carry_eqn;
Y1_sum[30] = DFFEAS(Y1_sum[30]_lut_out, clock, VCC, , Y1L22, AB1_product[30], , !clk_enable, D2_start_d4);

--Y1L64 is halfband_decim:hbd_i|acc:acc|sum[30]~845
--operation mode is arithmetic

Y1L64 = CARRY(AB1_product[30] & (Y1_sum[30] # !Y1L62) # !AB1_product[30] & Y1_sum[30] & !Y1L62);


--NB1_q_b[9] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[9]_PORT_A_data_in = C1_pipeline[3][37];
NB1_q_b[9]_PORT_A_data_in_reg = DFFE(NB1_q_b[9]_PORT_A_data_in, NB1_q_b[9]_clock_0, , , NB1_q_b[9]_clock_enable_0);
NB1_q_b[9]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[9]_PORT_A_address_reg = DFFE(NB1_q_b[9]_PORT_A_address, NB1_q_b[9]_clock_0, , , NB1_q_b[9]_clock_enable_0);
NB1_q_b[9]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[9]_PORT_B_address_reg = DFFE(NB1_q_b[9]_PORT_B_address, NB1_q_b[9]_clock_1, , , );
NB1_q_b[9]_PORT_A_write_enable = VCC;
NB1_q_b[9]_PORT_A_write_enable_reg = DFFE(NB1_q_b[9]_PORT_A_write_enable, NB1_q_b[9]_clock_0, , , NB1_q_b[9]_clock_enable_0);
NB1_q_b[9]_PORT_B_read_enable = VCC;
NB1_q_b[9]_PORT_B_read_enable_reg = DFFE(NB1_q_b[9]_PORT_B_read_enable, NB1_q_b[9]_clock_1, , , );
NB1_q_b[9]_clock_0 = clock;
NB1_q_b[9]_clock_1 = clock;
NB1_q_b[9]_clock_enable_0 = D1L57;
NB1_q_b[9]_PORT_B_data_out = MEMORY(NB1_q_b[9]_PORT_A_data_in_reg, , NB1_q_b[9]_PORT_A_address_reg, NB1_q_b[9]_PORT_B_address_reg, NB1_q_b[9]_PORT_A_write_enable_reg, NB1_q_b[9]_PORT_B_read_enable_reg, , , NB1_q_b[9]_clock_0, NB1_q_b[9]_clock_1, NB1_q_b[9]_clock_enable_0, , , );
NB1_q_b[9] = NB1_q_b[9]_PORT_B_data_out[0];


--Y1_sum[23] is halfband_decim:hbd_i|acc:acc|sum[23]
--operation mode is arithmetic

Y1_sum[23]_carry_eqn = Y1L48;
Y1_sum[23]_lut_out = AB1_product[23] $ Y1_sum[23] $ Y1_sum[23]_carry_eqn;
Y1_sum[23] = DFFEAS(Y1_sum[23]_lut_out, clock, VCC, , Y1L22, AB1_product[23], , !clk_enable, D2_start_d4);

--Y1L50 is halfband_decim:hbd_i|acc:acc|sum[23]~849
--operation mode is arithmetic

Y1L50 = CARRY(AB1_product[23] & !Y1_sum[23] & !Y1L48 # !AB1_product[23] & (!Y1L48 # !Y1_sum[23]));


--NB2_q_b[9] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[9]_PORT_A_data_in = C2_pipeline[3][37];
NB2_q_b[9]_PORT_A_data_in_reg = DFFE(NB2_q_b[9]_PORT_A_data_in, NB2_q_b[9]_clock_0, , , NB2_q_b[9]_clock_enable_0);
NB2_q_b[9]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[9]_PORT_A_address_reg = DFFE(NB2_q_b[9]_PORT_A_address, NB2_q_b[9]_clock_0, , , NB2_q_b[9]_clock_enable_0);
NB2_q_b[9]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[9]_PORT_B_address_reg = DFFE(NB2_q_b[9]_PORT_B_address, NB2_q_b[9]_clock_1, , , );
NB2_q_b[9]_PORT_A_write_enable = VCC;
NB2_q_b[9]_PORT_A_write_enable_reg = DFFE(NB2_q_b[9]_PORT_A_write_enable, NB2_q_b[9]_clock_0, , , NB2_q_b[9]_clock_enable_0);
NB2_q_b[9]_PORT_B_read_enable = VCC;
NB2_q_b[9]_PORT_B_read_enable_reg = DFFE(NB2_q_b[9]_PORT_B_read_enable, NB2_q_b[9]_clock_1, , , );
NB2_q_b[9]_clock_0 = clock;
NB2_q_b[9]_clock_1 = clock;
NB2_q_b[9]_clock_enable_0 = D1L57;
NB2_q_b[9]_PORT_B_data_out = MEMORY(NB2_q_b[9]_PORT_A_data_in_reg, , NB2_q_b[9]_PORT_A_address_reg, NB2_q_b[9]_PORT_B_address_reg, NB2_q_b[9]_PORT_A_write_enable_reg, NB2_q_b[9]_PORT_B_read_enable_reg, , , NB2_q_b[9]_clock_0, NB2_q_b[9]_clock_1, NB2_q_b[9]_clock_enable_0, , , );
NB2_q_b[9] = NB2_q_b[9]_PORT_B_data_out[0];


--Y2_sum[23] is halfband_decim:hbd_q|acc:acc|sum[23]
--operation mode is arithmetic

Y2_sum[23]_carry_eqn = Y2L47;
Y2_sum[23]_lut_out = AB2_product[23] $ Y2_sum[23] $ Y2_sum[23]_carry_eqn;
Y2_sum[23] = DFFEAS(Y2_sum[23]_lut_out, clock, VCC, , Y1L22, AB2_product[23], , !clk_enable, D2_start_d4);

--Y2L49 is halfband_decim:hbd_q|acc:acc|sum[23]~835
--operation mode is arithmetic

Y2L49 = CARRY(AB2_product[23] & !Y2_sum[23] & !Y2L47 # !AB2_product[23] & (!Y2L47 # !Y2_sum[23]));


--d is d
--operation mode is normal

d_lut_out = VCC;
d = DFFEAS(d_lut_out, D1_start_d5, !data_ready, , , , , , );


--mono[1] is mono[1]
--operation mode is normal

mono[1]_lut_out = mono[1] $ mono[0];
mono[1] = DFFEAS(mono[1]_lut_out, clock_8, VCC, , , , , , );


--mono[0] is mono[0]
--operation mode is normal

mono[0]_lut_out = !mono[0];
mono[0] = DFFEAS(mono[0]_lut_out, clock_8, VCC, , , , , , );


--NB2_q_b[15] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[15]_PORT_A_data_in = C2_pipeline[3][43];
NB2_q_b[15]_PORT_A_data_in_reg = DFFE(NB2_q_b[15]_PORT_A_data_in, NB2_q_b[15]_clock_0, , , NB2_q_b[15]_clock_enable_0);
NB2_q_b[15]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[15]_PORT_A_address_reg = DFFE(NB2_q_b[15]_PORT_A_address, NB2_q_b[15]_clock_0, , , NB2_q_b[15]_clock_enable_0);
NB2_q_b[15]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[15]_PORT_B_address_reg = DFFE(NB2_q_b[15]_PORT_B_address, NB2_q_b[15]_clock_1, , , );
NB2_q_b[15]_PORT_A_write_enable = VCC;
NB2_q_b[15]_PORT_A_write_enable_reg = DFFE(NB2_q_b[15]_PORT_A_write_enable, NB2_q_b[15]_clock_0, , , NB2_q_b[15]_clock_enable_0);
NB2_q_b[15]_PORT_B_read_enable = VCC;
NB2_q_b[15]_PORT_B_read_enable_reg = DFFE(NB2_q_b[15]_PORT_B_read_enable, NB2_q_b[15]_clock_1, , , );
NB2_q_b[15]_clock_0 = clock;
NB2_q_b[15]_clock_1 = clock;
NB2_q_b[15]_clock_enable_0 = D1L57;
NB2_q_b[15]_PORT_B_data_out = MEMORY(NB2_q_b[15]_PORT_A_data_in_reg, , NB2_q_b[15]_PORT_A_address_reg, NB2_q_b[15]_PORT_B_address_reg, NB2_q_b[15]_PORT_A_write_enable_reg, NB2_q_b[15]_PORT_B_read_enable_reg, , , NB2_q_b[15]_clock_0, NB2_q_b[15]_clock_1, NB2_q_b[15]_clock_enable_0, , , );
NB2_q_b[15] = NB2_q_b[15]_PORT_B_data_out[0];


--Y2_sum[30] is halfband_decim:hbd_q|acc:acc|sum[30]
--operation mode is arithmetic

Y2_sum[30]_carry_eqn = Y2L61;
Y2_sum[30]_lut_out = AB2_product[30] $ Y2_sum[30] $ !Y2_sum[30]_carry_eqn;
Y2_sum[30] = DFFEAS(Y2_sum[30]_lut_out, clock, VCC, , Y1L22, AB2_product[30], , !clk_enable, D2_start_d4);

--Y2L63 is halfband_decim:hbd_q|acc:acc|sum[30]~839
--operation mode is arithmetic

Y2L63 = CARRY(AB2_product[30] & (Y2_sum[30] # !Y2L61) # !AB2_product[30] & Y2_sum[30] & !Y2L61);


--Y1_sum[33] is halfband_decim:hbd_i|acc:acc|sum[33]
--operation mode is normal

Y1_sum[33]_carry_eqn = Y1L68;
Y1_sum[33]_lut_out = AB1_product[30] $ Y1_sum[33] $ Y1_sum[33]_carry_eqn;
Y1_sum[33] = DFFEAS(Y1_sum[33]_lut_out, clock, VCC, , Y1L22, AB1_product[30], , !clk_enable, D2_start_d4);


--D1L37 is halfband_decim:hbd_i|add~1540
--operation mode is arithmetic

D1L37 = CARRY(NB1_q_b[15] & (Y1_sum[32] # !D1L41) # !NB1_q_b[15] & Y1_sum[32] & !D1L41);


--NB1_q_b[0] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[0]_PORT_A_data_in = C1_pipeline[3][28];
NB1_q_b[0]_PORT_A_data_in_reg = DFFE(NB1_q_b[0]_PORT_A_data_in, NB1_q_b[0]_clock_0, , , NB1_q_b[0]_clock_enable_0);
NB1_q_b[0]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[0]_PORT_A_address_reg = DFFE(NB1_q_b[0]_PORT_A_address, NB1_q_b[0]_clock_0, , , NB1_q_b[0]_clock_enable_0);
NB1_q_b[0]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[0]_PORT_B_address_reg = DFFE(NB1_q_b[0]_PORT_B_address, NB1_q_b[0]_clock_1, , , );
NB1_q_b[0]_PORT_A_write_enable = VCC;
NB1_q_b[0]_PORT_A_write_enable_reg = DFFE(NB1_q_b[0]_PORT_A_write_enable, NB1_q_b[0]_clock_0, , , NB1_q_b[0]_clock_enable_0);
NB1_q_b[0]_PORT_B_read_enable = VCC;
NB1_q_b[0]_PORT_B_read_enable_reg = DFFE(NB1_q_b[0]_PORT_B_read_enable, NB1_q_b[0]_clock_1, , , );
NB1_q_b[0]_clock_0 = clock;
NB1_q_b[0]_clock_1 = clock;
NB1_q_b[0]_clock_enable_0 = D1L57;
NB1_q_b[0]_PORT_B_data_out = MEMORY(NB1_q_b[0]_PORT_A_data_in_reg, , NB1_q_b[0]_PORT_A_address_reg, NB1_q_b[0]_PORT_B_address_reg, NB1_q_b[0]_PORT_A_write_enable_reg, NB1_q_b[0]_PORT_B_read_enable_reg, , , NB1_q_b[0]_clock_0, NB1_q_b[0]_clock_1, NB1_q_b[0]_clock_enable_0, , , );
NB1_q_b[0] = NB1_q_b[0]_PORT_B_data_out[0];


--Y1_sum[14] is halfband_decim:hbd_i|acc:acc|sum[14]
--operation mode is arithmetic

Y1_sum[14]_carry_eqn = Y1L30;
Y1_sum[14]_lut_out = AB1_product[14] $ Y1_sum[14] $ !Y1_sum[14]_carry_eqn;
Y1_sum[14] = DFFEAS(Y1_sum[14]_lut_out, clock, VCC, , Y1L22, AB1_product[14], , !clk_enable, D2_start_d4);

--Y1L32 is halfband_decim:hbd_i|acc:acc|sum[14]~857
--operation mode is arithmetic

Y1L32 = CARRY(AB1_product[14] & (Y1_sum[14] # !Y1L30) # !AB1_product[14] & Y1_sum[14] & !Y1L30);


--AB1_product[0] is halfband_decim:hbd_i|mult:mult|product[0]
--operation mode is normal

AB1_product[0]_lut_out = LB14L1;
AB1_product[0] = DFFEAS(AB1_product[0]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_enable_out is halfband_decim:hbd_q|mult:mult|enable_out
--operation mode is normal

AB2_enable_out_lut_out = D2_mult_en;
AB2_enable_out = DFFEAS(AB2_enable_out_lut_out, clock, VCC, , , , , , );


--Y1L22 is halfband_decim:hbd_i|acc:acc|sum[9]~860
--operation mode is normal

Y1L22 = D2_start_d4 # AB2_enable_out # !clk_enable;


--AB1_product[1] is halfband_decim:hbd_i|mult:mult|product[1]
--operation mode is normal

AB1_product[1]_lut_out = LB14L3;
AB1_product[1] = DFFEAS(AB1_product[1]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[2] is halfband_decim:hbd_i|mult:mult|product[2]
--operation mode is normal

AB1_product[2]_lut_out = LB20L1;
AB1_product[2] = DFFEAS(AB1_product[2]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[3] is halfband_decim:hbd_i|mult:mult|product[3]
--operation mode is normal

AB1_product[3]_lut_out = LB20L3;
AB1_product[3] = DFFEAS(AB1_product[3]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[4] is halfband_decim:hbd_i|mult:mult|product[4]
--operation mode is normal

AB1_product[4]_lut_out = LB20L5;
AB1_product[4] = DFFEAS(AB1_product[4]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[5] is halfband_decim:hbd_i|mult:mult|product[5]
--operation mode is normal

AB1_product[5]_lut_out = LB20L7;
AB1_product[5] = DFFEAS(AB1_product[5]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[6] is halfband_decim:hbd_i|mult:mult|product[6]
--operation mode is normal

AB1_product[6]_lut_out = LB23L1;
AB1_product[6] = DFFEAS(AB1_product[6]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[11] is halfband_decim:hbd_i|mult:mult|product[11]
--operation mode is normal

AB1_product[11]_lut_out = LB23L3;
AB1_product[11] = DFFEAS(AB1_product[11]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[12] is halfband_decim:hbd_i|mult:mult|product[12]
--operation mode is normal

AB1_product[12]_lut_out = LB23L5;
AB1_product[12] = DFFEAS(AB1_product[12]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[13] is halfband_decim:hbd_i|mult:mult|product[13]
--operation mode is normal

AB1_product[13]_lut_out = LB23L7;
AB1_product[13] = DFFEAS(AB1_product[13]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[7] is halfband_decim:hbd_i|mult:mult|product[7]
--operation mode is normal

AB1_product[7]_lut_out = LB23L9;
AB1_product[7] = DFFEAS(AB1_product[7]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[8] is halfband_decim:hbd_i|mult:mult|product[8]
--operation mode is normal

AB1_product[8]_lut_out = LB23L11;
AB1_product[8] = DFFEAS(AB1_product[8]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[9] is halfband_decim:hbd_i|mult:mult|product[9]
--operation mode is normal

AB1_product[9]_lut_out = LB23L13;
AB1_product[9] = DFFEAS(AB1_product[9]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[10] is halfband_decim:hbd_i|mult:mult|product[10]
--operation mode is normal

AB1_product[10]_lut_out = LB23L15;
AB1_product[10] = DFFEAS(AB1_product[10]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--NB1_q_b[1] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[1]_PORT_A_data_in = C1_pipeline[3][29];
NB1_q_b[1]_PORT_A_data_in_reg = DFFE(NB1_q_b[1]_PORT_A_data_in, NB1_q_b[1]_clock_0, , , NB1_q_b[1]_clock_enable_0);
NB1_q_b[1]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[1]_PORT_A_address_reg = DFFE(NB1_q_b[1]_PORT_A_address, NB1_q_b[1]_clock_0, , , NB1_q_b[1]_clock_enable_0);
NB1_q_b[1]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[1]_PORT_B_address_reg = DFFE(NB1_q_b[1]_PORT_B_address, NB1_q_b[1]_clock_1, , , );
NB1_q_b[1]_PORT_A_write_enable = VCC;
NB1_q_b[1]_PORT_A_write_enable_reg = DFFE(NB1_q_b[1]_PORT_A_write_enable, NB1_q_b[1]_clock_0, , , NB1_q_b[1]_clock_enable_0);
NB1_q_b[1]_PORT_B_read_enable = VCC;
NB1_q_b[1]_PORT_B_read_enable_reg = DFFE(NB1_q_b[1]_PORT_B_read_enable, NB1_q_b[1]_clock_1, , , );
NB1_q_b[1]_clock_0 = clock;
NB1_q_b[1]_clock_1 = clock;
NB1_q_b[1]_clock_enable_0 = D1L57;
NB1_q_b[1]_PORT_B_data_out = MEMORY(NB1_q_b[1]_PORT_A_data_in_reg, , NB1_q_b[1]_PORT_A_address_reg, NB1_q_b[1]_PORT_B_address_reg, NB1_q_b[1]_PORT_A_write_enable_reg, NB1_q_b[1]_PORT_B_read_enable_reg, , , NB1_q_b[1]_clock_0, NB1_q_b[1]_clock_1, NB1_q_b[1]_clock_enable_0, , , );
NB1_q_b[1] = NB1_q_b[1]_PORT_B_data_out[0];


--Y1_sum[15] is halfband_decim:hbd_i|acc:acc|sum[15]
--operation mode is arithmetic

Y1_sum[15]_carry_eqn = Y1L32;
Y1_sum[15]_lut_out = AB1_product[15] $ Y1_sum[15] $ Y1_sum[15]_carry_eqn;
Y1_sum[15] = DFFEAS(Y1_sum[15]_lut_out, clock, VCC, , Y1L22, AB1_product[15], , !clk_enable, D2_start_d4);

--Y1L34 is halfband_decim:hbd_i|acc:acc|sum[15]~862
--operation mode is arithmetic

Y1L34 = CARRY(AB1_product[15] & !Y1_sum[15] & !Y1L32 # !AB1_product[15] & (!Y1L32 # !Y1_sum[15]));


--Y2_sum[33] is halfband_decim:hbd_q|acc:acc|sum[33]
--operation mode is normal

Y2_sum[33]_carry_eqn = Y2L67;
Y2_sum[33]_lut_out = AB2_product[30] $ Y2_sum[33] $ Y2_sum[33]_carry_eqn;
Y2_sum[33] = DFFEAS(Y2_sum[33]_lut_out, clock, VCC, , Y1L22, AB2_product[30], , !clk_enable, D2_start_d4);


--D2L37 is halfband_decim:hbd_q|add~1064
--operation mode is arithmetic

D2L37 = CARRY(NB2_q_b[15] & (Y2_sum[32] # !D2L39) # !NB2_q_b[15] & Y2_sum[32] & !D2L39);


--NB2_q_b[0] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = C2_pipeline[3][28];
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , NB2_q_b[0]_clock_enable_0);
NB2_q_b[0]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , NB2_q_b[0]_clock_enable_0);
NB2_q_b[0]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , );
NB2_q_b[0]_PORT_A_write_enable = VCC;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , NB2_q_b[0]_clock_enable_0);
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , );
NB2_q_b[0]_clock_0 = clock;
NB2_q_b[0]_clock_1 = clock;
NB2_q_b[0]_clock_enable_0 = D1L57;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];


--Y2_sum[14] is halfband_decim:hbd_q|acc:acc|sum[14]
--operation mode is arithmetic

Y2_sum[14]_carry_eqn = Y2L29;
Y2_sum[14]_lut_out = AB2_product[14] $ Y2_sum[14] $ !Y2_sum[14]_carry_eqn;
Y2_sum[14] = DFFEAS(Y2_sum[14]_lut_out, clock, VCC, , Y1L22, AB2_product[14], , !clk_enable, D2_start_d4);

--Y2L31 is halfband_decim:hbd_q|acc:acc|sum[14]~847
--operation mode is arithmetic

Y2L31 = CARRY(AB2_product[14] & (Y2_sum[14] # !Y2L29) # !AB2_product[14] & Y2_sum[14] & !Y2L29);


--AB2_product[0] is halfband_decim:hbd_q|mult:mult|product[0]
--operation mode is normal

AB2_product[0]_lut_out = LB38L1;
AB2_product[0] = DFFEAS(AB2_product[0]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[1] is halfband_decim:hbd_q|mult:mult|product[1]
--operation mode is normal

AB2_product[1]_lut_out = LB38L3;
AB2_product[1] = DFFEAS(AB2_product[1]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[2] is halfband_decim:hbd_q|mult:mult|product[2]
--operation mode is normal

AB2_product[2]_lut_out = LB44L1;
AB2_product[2] = DFFEAS(AB2_product[2]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[3] is halfband_decim:hbd_q|mult:mult|product[3]
--operation mode is normal

AB2_product[3]_lut_out = LB44L3;
AB2_product[3] = DFFEAS(AB2_product[3]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[4] is halfband_decim:hbd_q|mult:mult|product[4]
--operation mode is normal

AB2_product[4]_lut_out = LB44L5;
AB2_product[4] = DFFEAS(AB2_product[4]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[5] is halfband_decim:hbd_q|mult:mult|product[5]
--operation mode is normal

AB2_product[5]_lut_out = LB44L7;
AB2_product[5] = DFFEAS(AB2_product[5]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[6] is halfband_decim:hbd_q|mult:mult|product[6]
--operation mode is normal

AB2_product[6]_lut_out = LB47L1;
AB2_product[6] = DFFEAS(AB2_product[6]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[11] is halfband_decim:hbd_q|mult:mult|product[11]
--operation mode is normal

AB2_product[11]_lut_out = LB47L3;
AB2_product[11] = DFFEAS(AB2_product[11]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[12] is halfband_decim:hbd_q|mult:mult|product[12]
--operation mode is normal

AB2_product[12]_lut_out = LB47L5;
AB2_product[12] = DFFEAS(AB2_product[12]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[13] is halfband_decim:hbd_q|mult:mult|product[13]
--operation mode is normal

AB2_product[13]_lut_out = LB47L7;
AB2_product[13] = DFFEAS(AB2_product[13]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[7] is halfband_decim:hbd_q|mult:mult|product[7]
--operation mode is normal

AB2_product[7]_lut_out = LB47L9;
AB2_product[7] = DFFEAS(AB2_product[7]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[8] is halfband_decim:hbd_q|mult:mult|product[8]
--operation mode is normal

AB2_product[8]_lut_out = LB47L11;
AB2_product[8] = DFFEAS(AB2_product[8]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[9] is halfband_decim:hbd_q|mult:mult|product[9]
--operation mode is normal

AB2_product[9]_lut_out = LB47L13;
AB2_product[9] = DFFEAS(AB2_product[9]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[10] is halfband_decim:hbd_q|mult:mult|product[10]
--operation mode is normal

AB2_product[10]_lut_out = LB47L15;
AB2_product[10] = DFFEAS(AB2_product[10]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--NB2_q_b[1] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[1]_PORT_A_data_in = C2_pipeline[3][29];
NB2_q_b[1]_PORT_A_data_in_reg = DFFE(NB2_q_b[1]_PORT_A_data_in, NB2_q_b[1]_clock_0, , , NB2_q_b[1]_clock_enable_0);
NB2_q_b[1]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[1]_PORT_A_address_reg = DFFE(NB2_q_b[1]_PORT_A_address, NB2_q_b[1]_clock_0, , , NB2_q_b[1]_clock_enable_0);
NB2_q_b[1]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[1]_PORT_B_address_reg = DFFE(NB2_q_b[1]_PORT_B_address, NB2_q_b[1]_clock_1, , , );
NB2_q_b[1]_PORT_A_write_enable = VCC;
NB2_q_b[1]_PORT_A_write_enable_reg = DFFE(NB2_q_b[1]_PORT_A_write_enable, NB2_q_b[1]_clock_0, , , NB2_q_b[1]_clock_enable_0);
NB2_q_b[1]_PORT_B_read_enable = VCC;
NB2_q_b[1]_PORT_B_read_enable_reg = DFFE(NB2_q_b[1]_PORT_B_read_enable, NB2_q_b[1]_clock_1, , , );
NB2_q_b[1]_clock_0 = clock;
NB2_q_b[1]_clock_1 = clock;
NB2_q_b[1]_clock_enable_0 = D1L57;
NB2_q_b[1]_PORT_B_data_out = MEMORY(NB2_q_b[1]_PORT_A_data_in_reg, , NB2_q_b[1]_PORT_A_address_reg, NB2_q_b[1]_PORT_B_address_reg, NB2_q_b[1]_PORT_A_write_enable_reg, NB2_q_b[1]_PORT_B_read_enable_reg, , , NB2_q_b[1]_clock_0, NB2_q_b[1]_clock_1, NB2_q_b[1]_clock_enable_0, , , );
NB2_q_b[1] = NB2_q_b[1]_PORT_B_data_out[0];


--Y2_sum[15] is halfband_decim:hbd_q|acc:acc|sum[15]
--operation mode is arithmetic

Y2_sum[15]_carry_eqn = Y2L31;
Y2_sum[15]_lut_out = AB2_product[15] $ Y2_sum[15] $ Y2_sum[15]_carry_eqn;
Y2_sum[15] = DFFEAS(Y2_sum[15]_lut_out, clock, VCC, , Y1L22, AB2_product[15], , !clk_enable, D2_start_d4);

--Y2L33 is halfband_decim:hbd_q|acc:acc|sum[15]~851
--operation mode is arithmetic

Y2L33 = CARRY(AB2_product[15] & !Y2_sum[15] & !Y2L31 # !AB2_product[15] & (!Y2L31 # !Y2_sum[15]));


--A1L102 is add~552
--operation mode is arithmetic

A1L102 = CARRY(!A1L91 # !AD_state[3]);


--A1L104 is add~557
--operation mode is arithmetic

A1L104 = CARRY(!A1L88 # !AD_state[1]);


--NB1_q_b[10] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[10]_PORT_A_data_in = C1_pipeline[3][38];
NB1_q_b[10]_PORT_A_data_in_reg = DFFE(NB1_q_b[10]_PORT_A_data_in, NB1_q_b[10]_clock_0, , , NB1_q_b[10]_clock_enable_0);
NB1_q_b[10]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[10]_PORT_A_address_reg = DFFE(NB1_q_b[10]_PORT_A_address, NB1_q_b[10]_clock_0, , , NB1_q_b[10]_clock_enable_0);
NB1_q_b[10]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[10]_PORT_B_address_reg = DFFE(NB1_q_b[10]_PORT_B_address, NB1_q_b[10]_clock_1, , , );
NB1_q_b[10]_PORT_A_write_enable = VCC;
NB1_q_b[10]_PORT_A_write_enable_reg = DFFE(NB1_q_b[10]_PORT_A_write_enable, NB1_q_b[10]_clock_0, , , NB1_q_b[10]_clock_enable_0);
NB1_q_b[10]_PORT_B_read_enable = VCC;
NB1_q_b[10]_PORT_B_read_enable_reg = DFFE(NB1_q_b[10]_PORT_B_read_enable, NB1_q_b[10]_clock_1, , , );
NB1_q_b[10]_clock_0 = clock;
NB1_q_b[10]_clock_1 = clock;
NB1_q_b[10]_clock_enable_0 = D1L57;
NB1_q_b[10]_PORT_B_data_out = MEMORY(NB1_q_b[10]_PORT_A_data_in_reg, , NB1_q_b[10]_PORT_A_address_reg, NB1_q_b[10]_PORT_B_address_reg, NB1_q_b[10]_PORT_A_write_enable_reg, NB1_q_b[10]_PORT_B_read_enable_reg, , , NB1_q_b[10]_clock_0, NB1_q_b[10]_clock_1, NB1_q_b[10]_clock_enable_0, , , );
NB1_q_b[10] = NB1_q_b[10]_PORT_B_data_out[0];


--Y1_sum[24] is halfband_decim:hbd_i|acc:acc|sum[24]
--operation mode is arithmetic

Y1_sum[24]_carry_eqn = Y1L50;
Y1_sum[24]_lut_out = AB1_product[24] $ Y1_sum[24] $ !Y1_sum[24]_carry_eqn;
Y1_sum[24] = DFFEAS(Y1_sum[24]_lut_out, clock, VCC, , Y1L22, AB1_product[24], , !clk_enable, D2_start_d4);

--Y1L52 is halfband_decim:hbd_i|acc:acc|sum[24]~866
--operation mode is arithmetic

Y1L52 = CARRY(AB1_product[24] & (Y1_sum[24] # !Y1L50) # !AB1_product[24] & Y1_sum[24] & !Y1L50);


--NB2_q_b[10] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[10]_PORT_A_data_in = C2_pipeline[3][38];
NB2_q_b[10]_PORT_A_data_in_reg = DFFE(NB2_q_b[10]_PORT_A_data_in, NB2_q_b[10]_clock_0, , , NB2_q_b[10]_clock_enable_0);
NB2_q_b[10]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[10]_PORT_A_address_reg = DFFE(NB2_q_b[10]_PORT_A_address, NB2_q_b[10]_clock_0, , , NB2_q_b[10]_clock_enable_0);
NB2_q_b[10]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[10]_PORT_B_address_reg = DFFE(NB2_q_b[10]_PORT_B_address, NB2_q_b[10]_clock_1, , , );
NB2_q_b[10]_PORT_A_write_enable = VCC;
NB2_q_b[10]_PORT_A_write_enable_reg = DFFE(NB2_q_b[10]_PORT_A_write_enable, NB2_q_b[10]_clock_0, , , NB2_q_b[10]_clock_enable_0);
NB2_q_b[10]_PORT_B_read_enable = VCC;
NB2_q_b[10]_PORT_B_read_enable_reg = DFFE(NB2_q_b[10]_PORT_B_read_enable, NB2_q_b[10]_clock_1, , , );
NB2_q_b[10]_clock_0 = clock;
NB2_q_b[10]_clock_1 = clock;
NB2_q_b[10]_clock_enable_0 = D1L57;
NB2_q_b[10]_PORT_B_data_out = MEMORY(NB2_q_b[10]_PORT_A_data_in_reg, , NB2_q_b[10]_PORT_A_address_reg, NB2_q_b[10]_PORT_B_address_reg, NB2_q_b[10]_PORT_A_write_enable_reg, NB2_q_b[10]_PORT_B_read_enable_reg, , , NB2_q_b[10]_clock_0, NB2_q_b[10]_clock_1, NB2_q_b[10]_clock_enable_0, , , );
NB2_q_b[10] = NB2_q_b[10]_PORT_B_data_out[0];


--Y2_sum[24] is halfband_decim:hbd_q|acc:acc|sum[24]
--operation mode is arithmetic

Y2_sum[24]_carry_eqn = Y2L49;
Y2_sum[24]_lut_out = AB2_product[24] $ Y2_sum[24] $ !Y2_sum[24]_carry_eqn;
Y2_sum[24] = DFFEAS(Y2_sum[24]_lut_out, clock, VCC, , Y1L22, AB2_product[24], , !clk_enable, D2_start_d4);

--Y2L51 is halfband_decim:hbd_q|acc:acc|sum[24]~855
--operation mode is arithmetic

Y2L51 = CARRY(AB2_product[24] & (Y2_sum[24] # !Y2L49) # !AB2_product[24] & Y2_sum[24] & !Y2L49);


--NB1_q_b[2] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[2]_PORT_A_data_in = C1_pipeline[3][30];
NB1_q_b[2]_PORT_A_data_in_reg = DFFE(NB1_q_b[2]_PORT_A_data_in, NB1_q_b[2]_clock_0, , , NB1_q_b[2]_clock_enable_0);
NB1_q_b[2]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[2]_PORT_A_address_reg = DFFE(NB1_q_b[2]_PORT_A_address, NB1_q_b[2]_clock_0, , , NB1_q_b[2]_clock_enable_0);
NB1_q_b[2]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[2]_PORT_B_address_reg = DFFE(NB1_q_b[2]_PORT_B_address, NB1_q_b[2]_clock_1, , , );
NB1_q_b[2]_PORT_A_write_enable = VCC;
NB1_q_b[2]_PORT_A_write_enable_reg = DFFE(NB1_q_b[2]_PORT_A_write_enable, NB1_q_b[2]_clock_0, , , NB1_q_b[2]_clock_enable_0);
NB1_q_b[2]_PORT_B_read_enable = VCC;
NB1_q_b[2]_PORT_B_read_enable_reg = DFFE(NB1_q_b[2]_PORT_B_read_enable, NB1_q_b[2]_clock_1, , , );
NB1_q_b[2]_clock_0 = clock;
NB1_q_b[2]_clock_1 = clock;
NB1_q_b[2]_clock_enable_0 = D1L57;
NB1_q_b[2]_PORT_B_data_out = MEMORY(NB1_q_b[2]_PORT_A_data_in_reg, , NB1_q_b[2]_PORT_A_address_reg, NB1_q_b[2]_PORT_B_address_reg, NB1_q_b[2]_PORT_A_write_enable_reg, NB1_q_b[2]_PORT_B_read_enable_reg, , , NB1_q_b[2]_clock_0, NB1_q_b[2]_clock_1, NB1_q_b[2]_clock_enable_0, , , );
NB1_q_b[2] = NB1_q_b[2]_PORT_B_data_out[0];


--Y1_sum[16] is halfband_decim:hbd_i|acc:acc|sum[16]
--operation mode is arithmetic

Y1_sum[16]_carry_eqn = Y1L34;
Y1_sum[16]_lut_out = AB1_product[16] $ Y1_sum[16] $ !Y1_sum[16]_carry_eqn;
Y1_sum[16] = DFFEAS(Y1_sum[16]_lut_out, clock, VCC, , Y1L22, AB1_product[16], , !clk_enable, D2_start_d4);

--Y1L36 is halfband_decim:hbd_i|acc:acc|sum[16]~870
--operation mode is arithmetic

Y1L36 = CARRY(AB1_product[16] & (Y1_sum[16] # !Y1L34) # !AB1_product[16] & Y1_sum[16] & !Y1L34);


--NB2_q_b[2] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[2]_PORT_A_data_in = C2_pipeline[3][30];
NB2_q_b[2]_PORT_A_data_in_reg = DFFE(NB2_q_b[2]_PORT_A_data_in, NB2_q_b[2]_clock_0, , , NB2_q_b[2]_clock_enable_0);
NB2_q_b[2]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[2]_PORT_A_address_reg = DFFE(NB2_q_b[2]_PORT_A_address, NB2_q_b[2]_clock_0, , , NB2_q_b[2]_clock_enable_0);
NB2_q_b[2]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[2]_PORT_B_address_reg = DFFE(NB2_q_b[2]_PORT_B_address, NB2_q_b[2]_clock_1, , , );
NB2_q_b[2]_PORT_A_write_enable = VCC;
NB2_q_b[2]_PORT_A_write_enable_reg = DFFE(NB2_q_b[2]_PORT_A_write_enable, NB2_q_b[2]_clock_0, , , NB2_q_b[2]_clock_enable_0);
NB2_q_b[2]_PORT_B_read_enable = VCC;
NB2_q_b[2]_PORT_B_read_enable_reg = DFFE(NB2_q_b[2]_PORT_B_read_enable, NB2_q_b[2]_clock_1, , , );
NB2_q_b[2]_clock_0 = clock;
NB2_q_b[2]_clock_1 = clock;
NB2_q_b[2]_clock_enable_0 = D1L57;
NB2_q_b[2]_PORT_B_data_out = MEMORY(NB2_q_b[2]_PORT_A_data_in_reg, , NB2_q_b[2]_PORT_A_address_reg, NB2_q_b[2]_PORT_B_address_reg, NB2_q_b[2]_PORT_A_write_enable_reg, NB2_q_b[2]_PORT_B_read_enable_reg, , , NB2_q_b[2]_clock_0, NB2_q_b[2]_clock_1, NB2_q_b[2]_clock_enable_0, , , );
NB2_q_b[2] = NB2_q_b[2]_PORT_B_data_out[0];


--Y2_sum[16] is halfband_decim:hbd_q|acc:acc|sum[16]
--operation mode is arithmetic

Y2_sum[16]_carry_eqn = Y2L33;
Y2_sum[16]_lut_out = AB2_product[16] $ Y2_sum[16] $ !Y2_sum[16]_carry_eqn;
Y2_sum[16] = DFFEAS(Y2_sum[16]_lut_out, clock, VCC, , Y1L22, AB2_product[16], , !clk_enable, D2_start_d4);

--Y2L35 is halfband_decim:hbd_q|acc:acc|sum[16]~859
--operation mode is arithmetic

Y2L35 = CARRY(AB2_product[16] & (Y2_sum[16] # !Y2L33) # !AB2_product[16] & Y2_sum[16] & !Y2L33);


--NB1_q_b[11] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[11]_PORT_A_data_in = C1_pipeline[3][39];
NB1_q_b[11]_PORT_A_data_in_reg = DFFE(NB1_q_b[11]_PORT_A_data_in, NB1_q_b[11]_clock_0, , , NB1_q_b[11]_clock_enable_0);
NB1_q_b[11]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[11]_PORT_A_address_reg = DFFE(NB1_q_b[11]_PORT_A_address, NB1_q_b[11]_clock_0, , , NB1_q_b[11]_clock_enable_0);
NB1_q_b[11]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[11]_PORT_B_address_reg = DFFE(NB1_q_b[11]_PORT_B_address, NB1_q_b[11]_clock_1, , , );
NB1_q_b[11]_PORT_A_write_enable = VCC;
NB1_q_b[11]_PORT_A_write_enable_reg = DFFE(NB1_q_b[11]_PORT_A_write_enable, NB1_q_b[11]_clock_0, , , NB1_q_b[11]_clock_enable_0);
NB1_q_b[11]_PORT_B_read_enable = VCC;
NB1_q_b[11]_PORT_B_read_enable_reg = DFFE(NB1_q_b[11]_PORT_B_read_enable, NB1_q_b[11]_clock_1, , , );
NB1_q_b[11]_clock_0 = clock;
NB1_q_b[11]_clock_1 = clock;
NB1_q_b[11]_clock_enable_0 = D1L57;
NB1_q_b[11]_PORT_B_data_out = MEMORY(NB1_q_b[11]_PORT_A_data_in_reg, , NB1_q_b[11]_PORT_A_address_reg, NB1_q_b[11]_PORT_B_address_reg, NB1_q_b[11]_PORT_A_write_enable_reg, NB1_q_b[11]_PORT_B_read_enable_reg, , , NB1_q_b[11]_clock_0, NB1_q_b[11]_clock_1, NB1_q_b[11]_clock_enable_0, , , );
NB1_q_b[11] = NB1_q_b[11]_PORT_B_data_out[0];


--Y1_sum[25] is halfband_decim:hbd_i|acc:acc|sum[25]
--operation mode is arithmetic

Y1_sum[25]_carry_eqn = Y1L52;
Y1_sum[25]_lut_out = AB1_product[25] $ Y1_sum[25] $ Y1_sum[25]_carry_eqn;
Y1_sum[25] = DFFEAS(Y1_sum[25]_lut_out, clock, VCC, , Y1L22, AB1_product[25], , !clk_enable, D2_start_d4);

--Y1L54 is halfband_decim:hbd_i|acc:acc|sum[25]~874
--operation mode is arithmetic

Y1L54 = CARRY(AB1_product[25] & !Y1_sum[25] & !Y1L52 # !AB1_product[25] & (!Y1L52 # !Y1_sum[25]));


--NB2_q_b[11] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[11]_PORT_A_data_in = C2_pipeline[3][39];
NB2_q_b[11]_PORT_A_data_in_reg = DFFE(NB2_q_b[11]_PORT_A_data_in, NB2_q_b[11]_clock_0, , , NB2_q_b[11]_clock_enable_0);
NB2_q_b[11]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[11]_PORT_A_address_reg = DFFE(NB2_q_b[11]_PORT_A_address, NB2_q_b[11]_clock_0, , , NB2_q_b[11]_clock_enable_0);
NB2_q_b[11]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[11]_PORT_B_address_reg = DFFE(NB2_q_b[11]_PORT_B_address, NB2_q_b[11]_clock_1, , , );
NB2_q_b[11]_PORT_A_write_enable = VCC;
NB2_q_b[11]_PORT_A_write_enable_reg = DFFE(NB2_q_b[11]_PORT_A_write_enable, NB2_q_b[11]_clock_0, , , NB2_q_b[11]_clock_enable_0);
NB2_q_b[11]_PORT_B_read_enable = VCC;
NB2_q_b[11]_PORT_B_read_enable_reg = DFFE(NB2_q_b[11]_PORT_B_read_enable, NB2_q_b[11]_clock_1, , , );
NB2_q_b[11]_clock_0 = clock;
NB2_q_b[11]_clock_1 = clock;
NB2_q_b[11]_clock_enable_0 = D1L57;
NB2_q_b[11]_PORT_B_data_out = MEMORY(NB2_q_b[11]_PORT_A_data_in_reg, , NB2_q_b[11]_PORT_A_address_reg, NB2_q_b[11]_PORT_B_address_reg, NB2_q_b[11]_PORT_A_write_enable_reg, NB2_q_b[11]_PORT_B_read_enable_reg, , , NB2_q_b[11]_clock_0, NB2_q_b[11]_clock_1, NB2_q_b[11]_clock_enable_0, , , );
NB2_q_b[11] = NB2_q_b[11]_PORT_B_data_out[0];


--Y2_sum[25] is halfband_decim:hbd_q|acc:acc|sum[25]
--operation mode is arithmetic

Y2_sum[25]_carry_eqn = Y2L51;
Y2_sum[25]_lut_out = AB2_product[25] $ Y2_sum[25] $ Y2_sum[25]_carry_eqn;
Y2_sum[25] = DFFEAS(Y2_sum[25]_lut_out, clock, VCC, , Y1L22, AB2_product[25], , !clk_enable, D2_start_d4);

--Y2L53 is halfband_decim:hbd_q|acc:acc|sum[25]~863
--operation mode is arithmetic

Y2L53 = CARRY(AB2_product[25] & !Y2_sum[25] & !Y2L51 # !AB2_product[25] & (!Y2L51 # !Y2_sum[25]));


--NB1_q_b[3] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[3]_PORT_A_data_in = C1_pipeline[3][31];
NB1_q_b[3]_PORT_A_data_in_reg = DFFE(NB1_q_b[3]_PORT_A_data_in, NB1_q_b[3]_clock_0, , , NB1_q_b[3]_clock_enable_0);
NB1_q_b[3]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[3]_PORT_A_address_reg = DFFE(NB1_q_b[3]_PORT_A_address, NB1_q_b[3]_clock_0, , , NB1_q_b[3]_clock_enable_0);
NB1_q_b[3]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[3]_PORT_B_address_reg = DFFE(NB1_q_b[3]_PORT_B_address, NB1_q_b[3]_clock_1, , , );
NB1_q_b[3]_PORT_A_write_enable = VCC;
NB1_q_b[3]_PORT_A_write_enable_reg = DFFE(NB1_q_b[3]_PORT_A_write_enable, NB1_q_b[3]_clock_0, , , NB1_q_b[3]_clock_enable_0);
NB1_q_b[3]_PORT_B_read_enable = VCC;
NB1_q_b[3]_PORT_B_read_enable_reg = DFFE(NB1_q_b[3]_PORT_B_read_enable, NB1_q_b[3]_clock_1, , , );
NB1_q_b[3]_clock_0 = clock;
NB1_q_b[3]_clock_1 = clock;
NB1_q_b[3]_clock_enable_0 = D1L57;
NB1_q_b[3]_PORT_B_data_out = MEMORY(NB1_q_b[3]_PORT_A_data_in_reg, , NB1_q_b[3]_PORT_A_address_reg, NB1_q_b[3]_PORT_B_address_reg, NB1_q_b[3]_PORT_A_write_enable_reg, NB1_q_b[3]_PORT_B_read_enable_reg, , , NB1_q_b[3]_clock_0, NB1_q_b[3]_clock_1, NB1_q_b[3]_clock_enable_0, , , );
NB1_q_b[3] = NB1_q_b[3]_PORT_B_data_out[0];


--Y1_sum[17] is halfband_decim:hbd_i|acc:acc|sum[17]
--operation mode is arithmetic

Y1_sum[17]_carry_eqn = Y1L36;
Y1_sum[17]_lut_out = AB1_product[17] $ Y1_sum[17] $ Y1_sum[17]_carry_eqn;
Y1_sum[17] = DFFEAS(Y1_sum[17]_lut_out, clock, VCC, , Y1L22, AB1_product[17], , !clk_enable, D2_start_d4);

--Y1L38 is halfband_decim:hbd_i|acc:acc|sum[17]~878
--operation mode is arithmetic

Y1L38 = CARRY(AB1_product[17] & !Y1_sum[17] & !Y1L36 # !AB1_product[17] & (!Y1L36 # !Y1_sum[17]));


--NB2_q_b[3] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[3]_PORT_A_data_in = C2_pipeline[3][31];
NB2_q_b[3]_PORT_A_data_in_reg = DFFE(NB2_q_b[3]_PORT_A_data_in, NB2_q_b[3]_clock_0, , , NB2_q_b[3]_clock_enable_0);
NB2_q_b[3]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[3]_PORT_A_address_reg = DFFE(NB2_q_b[3]_PORT_A_address, NB2_q_b[3]_clock_0, , , NB2_q_b[3]_clock_enable_0);
NB2_q_b[3]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[3]_PORT_B_address_reg = DFFE(NB2_q_b[3]_PORT_B_address, NB2_q_b[3]_clock_1, , , );
NB2_q_b[3]_PORT_A_write_enable = VCC;
NB2_q_b[3]_PORT_A_write_enable_reg = DFFE(NB2_q_b[3]_PORT_A_write_enable, NB2_q_b[3]_clock_0, , , NB2_q_b[3]_clock_enable_0);
NB2_q_b[3]_PORT_B_read_enable = VCC;
NB2_q_b[3]_PORT_B_read_enable_reg = DFFE(NB2_q_b[3]_PORT_B_read_enable, NB2_q_b[3]_clock_1, , , );
NB2_q_b[3]_clock_0 = clock;
NB2_q_b[3]_clock_1 = clock;
NB2_q_b[3]_clock_enable_0 = D1L57;
NB2_q_b[3]_PORT_B_data_out = MEMORY(NB2_q_b[3]_PORT_A_data_in_reg, , NB2_q_b[3]_PORT_A_address_reg, NB2_q_b[3]_PORT_B_address_reg, NB2_q_b[3]_PORT_A_write_enable_reg, NB2_q_b[3]_PORT_B_read_enable_reg, , , NB2_q_b[3]_clock_0, NB2_q_b[3]_clock_1, NB2_q_b[3]_clock_enable_0, , , );
NB2_q_b[3] = NB2_q_b[3]_PORT_B_data_out[0];


--Y2_sum[17] is halfband_decim:hbd_q|acc:acc|sum[17]
--operation mode is arithmetic

Y2_sum[17]_carry_eqn = Y2L35;
Y2_sum[17]_lut_out = AB2_product[17] $ Y2_sum[17] $ Y2_sum[17]_carry_eqn;
Y2_sum[17] = DFFEAS(Y2_sum[17]_lut_out, clock, VCC, , Y1L22, AB2_product[17], , !clk_enable, D2_start_d4);

--Y2L37 is halfband_decim:hbd_q|acc:acc|sum[17]~867
--operation mode is arithmetic

Y2L37 = CARRY(AB2_product[17] & !Y2_sum[17] & !Y2L35 # !AB2_product[17] & (!Y2L35 # !Y2_sum[17]));


--NB1_q_b[12] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[12]_PORT_A_data_in = C1_pipeline[3][40];
NB1_q_b[12]_PORT_A_data_in_reg = DFFE(NB1_q_b[12]_PORT_A_data_in, NB1_q_b[12]_clock_0, , , NB1_q_b[12]_clock_enable_0);
NB1_q_b[12]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[12]_PORT_A_address_reg = DFFE(NB1_q_b[12]_PORT_A_address, NB1_q_b[12]_clock_0, , , NB1_q_b[12]_clock_enable_0);
NB1_q_b[12]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[12]_PORT_B_address_reg = DFFE(NB1_q_b[12]_PORT_B_address, NB1_q_b[12]_clock_1, , , );
NB1_q_b[12]_PORT_A_write_enable = VCC;
NB1_q_b[12]_PORT_A_write_enable_reg = DFFE(NB1_q_b[12]_PORT_A_write_enable, NB1_q_b[12]_clock_0, , , NB1_q_b[12]_clock_enable_0);
NB1_q_b[12]_PORT_B_read_enable = VCC;
NB1_q_b[12]_PORT_B_read_enable_reg = DFFE(NB1_q_b[12]_PORT_B_read_enable, NB1_q_b[12]_clock_1, , , );
NB1_q_b[12]_clock_0 = clock;
NB1_q_b[12]_clock_1 = clock;
NB1_q_b[12]_clock_enable_0 = D1L57;
NB1_q_b[12]_PORT_B_data_out = MEMORY(NB1_q_b[12]_PORT_A_data_in_reg, , NB1_q_b[12]_PORT_A_address_reg, NB1_q_b[12]_PORT_B_address_reg, NB1_q_b[12]_PORT_A_write_enable_reg, NB1_q_b[12]_PORT_B_read_enable_reg, , , NB1_q_b[12]_clock_0, NB1_q_b[12]_clock_1, NB1_q_b[12]_clock_enable_0, , , );
NB1_q_b[12] = NB1_q_b[12]_PORT_B_data_out[0];


--Y1_sum[26] is halfband_decim:hbd_i|acc:acc|sum[26]
--operation mode is arithmetic

Y1_sum[26]_carry_eqn = Y1L54;
Y1_sum[26]_lut_out = AB1_product[26] $ Y1_sum[26] $ !Y1_sum[26]_carry_eqn;
Y1_sum[26] = DFFEAS(Y1_sum[26]_lut_out, clock, VCC, , Y1L22, AB1_product[26], , !clk_enable, D2_start_d4);

--Y1L56 is halfband_decim:hbd_i|acc:acc|sum[26]~882
--operation mode is arithmetic

Y1L56 = CARRY(AB1_product[26] & (Y1_sum[26] # !Y1L54) # !AB1_product[26] & Y1_sum[26] & !Y1L54);


--NB2_q_b[12] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[12]_PORT_A_data_in = C2_pipeline[3][40];
NB2_q_b[12]_PORT_A_data_in_reg = DFFE(NB2_q_b[12]_PORT_A_data_in, NB2_q_b[12]_clock_0, , , NB2_q_b[12]_clock_enable_0);
NB2_q_b[12]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[12]_PORT_A_address_reg = DFFE(NB2_q_b[12]_PORT_A_address, NB2_q_b[12]_clock_0, , , NB2_q_b[12]_clock_enable_0);
NB2_q_b[12]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[12]_PORT_B_address_reg = DFFE(NB2_q_b[12]_PORT_B_address, NB2_q_b[12]_clock_1, , , );
NB2_q_b[12]_PORT_A_write_enable = VCC;
NB2_q_b[12]_PORT_A_write_enable_reg = DFFE(NB2_q_b[12]_PORT_A_write_enable, NB2_q_b[12]_clock_0, , , NB2_q_b[12]_clock_enable_0);
NB2_q_b[12]_PORT_B_read_enable = VCC;
NB2_q_b[12]_PORT_B_read_enable_reg = DFFE(NB2_q_b[12]_PORT_B_read_enable, NB2_q_b[12]_clock_1, , , );
NB2_q_b[12]_clock_0 = clock;
NB2_q_b[12]_clock_1 = clock;
NB2_q_b[12]_clock_enable_0 = D1L57;
NB2_q_b[12]_PORT_B_data_out = MEMORY(NB2_q_b[12]_PORT_A_data_in_reg, , NB2_q_b[12]_PORT_A_address_reg, NB2_q_b[12]_PORT_B_address_reg, NB2_q_b[12]_PORT_A_write_enable_reg, NB2_q_b[12]_PORT_B_read_enable_reg, , , NB2_q_b[12]_clock_0, NB2_q_b[12]_clock_1, NB2_q_b[12]_clock_enable_0, , , );
NB2_q_b[12] = NB2_q_b[12]_PORT_B_data_out[0];


--Y2_sum[26] is halfband_decim:hbd_q|acc:acc|sum[26]
--operation mode is arithmetic

Y2_sum[26]_carry_eqn = Y2L53;
Y2_sum[26]_lut_out = AB2_product[26] $ Y2_sum[26] $ !Y2_sum[26]_carry_eqn;
Y2_sum[26] = DFFEAS(Y2_sum[26]_lut_out, clock, VCC, , Y1L22, AB2_product[26], , !clk_enable, D2_start_d4);

--Y2L55 is halfband_decim:hbd_q|acc:acc|sum[26]~871
--operation mode is arithmetic

Y2L55 = CARRY(AB2_product[26] & (Y2_sum[26] # !Y2L53) # !AB2_product[26] & Y2_sum[26] & !Y2L53);


--NB1_q_b[4] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[4]_PORT_A_data_in = C1_pipeline[3][32];
NB1_q_b[4]_PORT_A_data_in_reg = DFFE(NB1_q_b[4]_PORT_A_data_in, NB1_q_b[4]_clock_0, , , NB1_q_b[4]_clock_enable_0);
NB1_q_b[4]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[4]_PORT_A_address_reg = DFFE(NB1_q_b[4]_PORT_A_address, NB1_q_b[4]_clock_0, , , NB1_q_b[4]_clock_enable_0);
NB1_q_b[4]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[4]_PORT_B_address_reg = DFFE(NB1_q_b[4]_PORT_B_address, NB1_q_b[4]_clock_1, , , );
NB1_q_b[4]_PORT_A_write_enable = VCC;
NB1_q_b[4]_PORT_A_write_enable_reg = DFFE(NB1_q_b[4]_PORT_A_write_enable, NB1_q_b[4]_clock_0, , , NB1_q_b[4]_clock_enable_0);
NB1_q_b[4]_PORT_B_read_enable = VCC;
NB1_q_b[4]_PORT_B_read_enable_reg = DFFE(NB1_q_b[4]_PORT_B_read_enable, NB1_q_b[4]_clock_1, , , );
NB1_q_b[4]_clock_0 = clock;
NB1_q_b[4]_clock_1 = clock;
NB1_q_b[4]_clock_enable_0 = D1L57;
NB1_q_b[4]_PORT_B_data_out = MEMORY(NB1_q_b[4]_PORT_A_data_in_reg, , NB1_q_b[4]_PORT_A_address_reg, NB1_q_b[4]_PORT_B_address_reg, NB1_q_b[4]_PORT_A_write_enable_reg, NB1_q_b[4]_PORT_B_read_enable_reg, , , NB1_q_b[4]_clock_0, NB1_q_b[4]_clock_1, NB1_q_b[4]_clock_enable_0, , , );
NB1_q_b[4] = NB1_q_b[4]_PORT_B_data_out[0];


--Y1_sum[18] is halfband_decim:hbd_i|acc:acc|sum[18]
--operation mode is arithmetic

Y1_sum[18]_carry_eqn = Y1L38;
Y1_sum[18]_lut_out = AB1_product[18] $ Y1_sum[18] $ !Y1_sum[18]_carry_eqn;
Y1_sum[18] = DFFEAS(Y1_sum[18]_lut_out, clock, VCC, , Y1L22, AB1_product[18], , !clk_enable, D2_start_d4);

--Y1L40 is halfband_decim:hbd_i|acc:acc|sum[18]~886
--operation mode is arithmetic

Y1L40 = CARRY(AB1_product[18] & (Y1_sum[18] # !Y1L38) # !AB1_product[18] & Y1_sum[18] & !Y1L38);


--NB2_q_b[4] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[4]_PORT_A_data_in = C2_pipeline[3][32];
NB2_q_b[4]_PORT_A_data_in_reg = DFFE(NB2_q_b[4]_PORT_A_data_in, NB2_q_b[4]_clock_0, , , NB2_q_b[4]_clock_enable_0);
NB2_q_b[4]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[4]_PORT_A_address_reg = DFFE(NB2_q_b[4]_PORT_A_address, NB2_q_b[4]_clock_0, , , NB2_q_b[4]_clock_enable_0);
NB2_q_b[4]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[4]_PORT_B_address_reg = DFFE(NB2_q_b[4]_PORT_B_address, NB2_q_b[4]_clock_1, , , );
NB2_q_b[4]_PORT_A_write_enable = VCC;
NB2_q_b[4]_PORT_A_write_enable_reg = DFFE(NB2_q_b[4]_PORT_A_write_enable, NB2_q_b[4]_clock_0, , , NB2_q_b[4]_clock_enable_0);
NB2_q_b[4]_PORT_B_read_enable = VCC;
NB2_q_b[4]_PORT_B_read_enable_reg = DFFE(NB2_q_b[4]_PORT_B_read_enable, NB2_q_b[4]_clock_1, , , );
NB2_q_b[4]_clock_0 = clock;
NB2_q_b[4]_clock_1 = clock;
NB2_q_b[4]_clock_enable_0 = D1L57;
NB2_q_b[4]_PORT_B_data_out = MEMORY(NB2_q_b[4]_PORT_A_data_in_reg, , NB2_q_b[4]_PORT_A_address_reg, NB2_q_b[4]_PORT_B_address_reg, NB2_q_b[4]_PORT_A_write_enable_reg, NB2_q_b[4]_PORT_B_read_enable_reg, , , NB2_q_b[4]_clock_0, NB2_q_b[4]_clock_1, NB2_q_b[4]_clock_enable_0, , , );
NB2_q_b[4] = NB2_q_b[4]_PORT_B_data_out[0];


--Y2_sum[18] is halfband_decim:hbd_q|acc:acc|sum[18]
--operation mode is arithmetic

Y2_sum[18]_carry_eqn = Y2L37;
Y2_sum[18]_lut_out = AB2_product[18] $ Y2_sum[18] $ !Y2_sum[18]_carry_eqn;
Y2_sum[18] = DFFEAS(Y2_sum[18]_lut_out, clock, VCC, , Y1L22, AB2_product[18], , !clk_enable, D2_start_d4);

--Y2L39 is halfband_decim:hbd_q|acc:acc|sum[18]~875
--operation mode is arithmetic

Y2L39 = CARRY(AB2_product[18] & (Y2_sum[18] # !Y2L37) # !AB2_product[18] & Y2_sum[18] & !Y2L37);


--NB1_q_b[13] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[13]_PORT_A_data_in = C1_pipeline[3][41];
NB1_q_b[13]_PORT_A_data_in_reg = DFFE(NB1_q_b[13]_PORT_A_data_in, NB1_q_b[13]_clock_0, , , NB1_q_b[13]_clock_enable_0);
NB1_q_b[13]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[13]_PORT_A_address_reg = DFFE(NB1_q_b[13]_PORT_A_address, NB1_q_b[13]_clock_0, , , NB1_q_b[13]_clock_enable_0);
NB1_q_b[13]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[13]_PORT_B_address_reg = DFFE(NB1_q_b[13]_PORT_B_address, NB1_q_b[13]_clock_1, , , );
NB1_q_b[13]_PORT_A_write_enable = VCC;
NB1_q_b[13]_PORT_A_write_enable_reg = DFFE(NB1_q_b[13]_PORT_A_write_enable, NB1_q_b[13]_clock_0, , , NB1_q_b[13]_clock_enable_0);
NB1_q_b[13]_PORT_B_read_enable = VCC;
NB1_q_b[13]_PORT_B_read_enable_reg = DFFE(NB1_q_b[13]_PORT_B_read_enable, NB1_q_b[13]_clock_1, , , );
NB1_q_b[13]_clock_0 = clock;
NB1_q_b[13]_clock_1 = clock;
NB1_q_b[13]_clock_enable_0 = D1L57;
NB1_q_b[13]_PORT_B_data_out = MEMORY(NB1_q_b[13]_PORT_A_data_in_reg, , NB1_q_b[13]_PORT_A_address_reg, NB1_q_b[13]_PORT_B_address_reg, NB1_q_b[13]_PORT_A_write_enable_reg, NB1_q_b[13]_PORT_B_read_enable_reg, , , NB1_q_b[13]_clock_0, NB1_q_b[13]_clock_1, NB1_q_b[13]_clock_enable_0, , , );
NB1_q_b[13] = NB1_q_b[13]_PORT_B_data_out[0];


--Y1_sum[27] is halfband_decim:hbd_i|acc:acc|sum[27]
--operation mode is arithmetic

Y1_sum[27]_carry_eqn = Y1L56;
Y1_sum[27]_lut_out = AB1_product[27] $ Y1_sum[27] $ Y1_sum[27]_carry_eqn;
Y1_sum[27] = DFFEAS(Y1_sum[27]_lut_out, clock, VCC, , Y1L22, AB1_product[27], , !clk_enable, D2_start_d4);

--Y1L58 is halfband_decim:hbd_i|acc:acc|sum[27]~890
--operation mode is arithmetic

Y1L58 = CARRY(AB1_product[27] & !Y1_sum[27] & !Y1L56 # !AB1_product[27] & (!Y1L56 # !Y1_sum[27]));


--NB2_q_b[13] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[13]_PORT_A_data_in = C2_pipeline[3][41];
NB2_q_b[13]_PORT_A_data_in_reg = DFFE(NB2_q_b[13]_PORT_A_data_in, NB2_q_b[13]_clock_0, , , NB2_q_b[13]_clock_enable_0);
NB2_q_b[13]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[13]_PORT_A_address_reg = DFFE(NB2_q_b[13]_PORT_A_address, NB2_q_b[13]_clock_0, , , NB2_q_b[13]_clock_enable_0);
NB2_q_b[13]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[13]_PORT_B_address_reg = DFFE(NB2_q_b[13]_PORT_B_address, NB2_q_b[13]_clock_1, , , );
NB2_q_b[13]_PORT_A_write_enable = VCC;
NB2_q_b[13]_PORT_A_write_enable_reg = DFFE(NB2_q_b[13]_PORT_A_write_enable, NB2_q_b[13]_clock_0, , , NB2_q_b[13]_clock_enable_0);
NB2_q_b[13]_PORT_B_read_enable = VCC;
NB2_q_b[13]_PORT_B_read_enable_reg = DFFE(NB2_q_b[13]_PORT_B_read_enable, NB2_q_b[13]_clock_1, , , );
NB2_q_b[13]_clock_0 = clock;
NB2_q_b[13]_clock_1 = clock;
NB2_q_b[13]_clock_enable_0 = D1L57;
NB2_q_b[13]_PORT_B_data_out = MEMORY(NB2_q_b[13]_PORT_A_data_in_reg, , NB2_q_b[13]_PORT_A_address_reg, NB2_q_b[13]_PORT_B_address_reg, NB2_q_b[13]_PORT_A_write_enable_reg, NB2_q_b[13]_PORT_B_read_enable_reg, , , NB2_q_b[13]_clock_0, NB2_q_b[13]_clock_1, NB2_q_b[13]_clock_enable_0, , , );
NB2_q_b[13] = NB2_q_b[13]_PORT_B_data_out[0];


--Y2_sum[27] is halfband_decim:hbd_q|acc:acc|sum[27]
--operation mode is arithmetic

Y2_sum[27]_carry_eqn = Y2L55;
Y2_sum[27]_lut_out = AB2_product[27] $ Y2_sum[27] $ Y2_sum[27]_carry_eqn;
Y2_sum[27] = DFFEAS(Y2_sum[27]_lut_out, clock, VCC, , Y1L22, AB2_product[27], , !clk_enable, D2_start_d4);

--Y2L57 is halfband_decim:hbd_q|acc:acc|sum[27]~879
--operation mode is arithmetic

Y2L57 = CARRY(AB2_product[27] & !Y2_sum[27] & !Y2L55 # !AB2_product[27] & (!Y2L55 # !Y2_sum[27]));


--NB1_q_b[5] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[5]_PORT_A_data_in = C1_pipeline[3][33];
NB1_q_b[5]_PORT_A_data_in_reg = DFFE(NB1_q_b[5]_PORT_A_data_in, NB1_q_b[5]_clock_0, , , NB1_q_b[5]_clock_enable_0);
NB1_q_b[5]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[5]_PORT_A_address_reg = DFFE(NB1_q_b[5]_PORT_A_address, NB1_q_b[5]_clock_0, , , NB1_q_b[5]_clock_enable_0);
NB1_q_b[5]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[5]_PORT_B_address_reg = DFFE(NB1_q_b[5]_PORT_B_address, NB1_q_b[5]_clock_1, , , );
NB1_q_b[5]_PORT_A_write_enable = VCC;
NB1_q_b[5]_PORT_A_write_enable_reg = DFFE(NB1_q_b[5]_PORT_A_write_enable, NB1_q_b[5]_clock_0, , , NB1_q_b[5]_clock_enable_0);
NB1_q_b[5]_PORT_B_read_enable = VCC;
NB1_q_b[5]_PORT_B_read_enable_reg = DFFE(NB1_q_b[5]_PORT_B_read_enable, NB1_q_b[5]_clock_1, , , );
NB1_q_b[5]_clock_0 = clock;
NB1_q_b[5]_clock_1 = clock;
NB1_q_b[5]_clock_enable_0 = D1L57;
NB1_q_b[5]_PORT_B_data_out = MEMORY(NB1_q_b[5]_PORT_A_data_in_reg, , NB1_q_b[5]_PORT_A_address_reg, NB1_q_b[5]_PORT_B_address_reg, NB1_q_b[5]_PORT_A_write_enable_reg, NB1_q_b[5]_PORT_B_read_enable_reg, , , NB1_q_b[5]_clock_0, NB1_q_b[5]_clock_1, NB1_q_b[5]_clock_enable_0, , , );
NB1_q_b[5] = NB1_q_b[5]_PORT_B_data_out[0];


--Y1_sum[19] is halfband_decim:hbd_i|acc:acc|sum[19]
--operation mode is arithmetic

Y1_sum[19]_carry_eqn = Y1L40;
Y1_sum[19]_lut_out = AB1_product[19] $ Y1_sum[19] $ Y1_sum[19]_carry_eqn;
Y1_sum[19] = DFFEAS(Y1_sum[19]_lut_out, clock, VCC, , Y1L22, AB1_product[19], , !clk_enable, D2_start_d4);

--Y1L42 is halfband_decim:hbd_i|acc:acc|sum[19]~894
--operation mode is arithmetic

Y1L42 = CARRY(AB1_product[19] & !Y1_sum[19] & !Y1L40 # !AB1_product[19] & (!Y1L40 # !Y1_sum[19]));


--NB2_q_b[5] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[5]_PORT_A_data_in = C2_pipeline[3][33];
NB2_q_b[5]_PORT_A_data_in_reg = DFFE(NB2_q_b[5]_PORT_A_data_in, NB2_q_b[5]_clock_0, , , NB2_q_b[5]_clock_enable_0);
NB2_q_b[5]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[5]_PORT_A_address_reg = DFFE(NB2_q_b[5]_PORT_A_address, NB2_q_b[5]_clock_0, , , NB2_q_b[5]_clock_enable_0);
NB2_q_b[5]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[5]_PORT_B_address_reg = DFFE(NB2_q_b[5]_PORT_B_address, NB2_q_b[5]_clock_1, , , );
NB2_q_b[5]_PORT_A_write_enable = VCC;
NB2_q_b[5]_PORT_A_write_enable_reg = DFFE(NB2_q_b[5]_PORT_A_write_enable, NB2_q_b[5]_clock_0, , , NB2_q_b[5]_clock_enable_0);
NB2_q_b[5]_PORT_B_read_enable = VCC;
NB2_q_b[5]_PORT_B_read_enable_reg = DFFE(NB2_q_b[5]_PORT_B_read_enable, NB2_q_b[5]_clock_1, , , );
NB2_q_b[5]_clock_0 = clock;
NB2_q_b[5]_clock_1 = clock;
NB2_q_b[5]_clock_enable_0 = D1L57;
NB2_q_b[5]_PORT_B_data_out = MEMORY(NB2_q_b[5]_PORT_A_data_in_reg, , NB2_q_b[5]_PORT_A_address_reg, NB2_q_b[5]_PORT_B_address_reg, NB2_q_b[5]_PORT_A_write_enable_reg, NB2_q_b[5]_PORT_B_read_enable_reg, , , NB2_q_b[5]_clock_0, NB2_q_b[5]_clock_1, NB2_q_b[5]_clock_enable_0, , , );
NB2_q_b[5] = NB2_q_b[5]_PORT_B_data_out[0];


--Y2_sum[19] is halfband_decim:hbd_q|acc:acc|sum[19]
--operation mode is arithmetic

Y2_sum[19]_carry_eqn = Y2L39;
Y2_sum[19]_lut_out = AB2_product[19] $ Y2_sum[19] $ Y2_sum[19]_carry_eqn;
Y2_sum[19] = DFFEAS(Y2_sum[19]_lut_out, clock, VCC, , Y1L22, AB2_product[19], , !clk_enable, D2_start_d4);

--Y2L41 is halfband_decim:hbd_q|acc:acc|sum[19]~883
--operation mode is arithmetic

Y2L41 = CARRY(AB2_product[19] & !Y2_sum[19] & !Y2L39 # !AB2_product[19] & (!Y2L39 # !Y2_sum[19]));


--NB1_q_b[14] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[14]_PORT_A_data_in = C1_pipeline[3][42];
NB1_q_b[14]_PORT_A_data_in_reg = DFFE(NB1_q_b[14]_PORT_A_data_in, NB1_q_b[14]_clock_0, , , NB1_q_b[14]_clock_enable_0);
NB1_q_b[14]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[14]_PORT_A_address_reg = DFFE(NB1_q_b[14]_PORT_A_address, NB1_q_b[14]_clock_0, , , NB1_q_b[14]_clock_enable_0);
NB1_q_b[14]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[14]_PORT_B_address_reg = DFFE(NB1_q_b[14]_PORT_B_address, NB1_q_b[14]_clock_1, , , );
NB1_q_b[14]_PORT_A_write_enable = VCC;
NB1_q_b[14]_PORT_A_write_enable_reg = DFFE(NB1_q_b[14]_PORT_A_write_enable, NB1_q_b[14]_clock_0, , , NB1_q_b[14]_clock_enable_0);
NB1_q_b[14]_PORT_B_read_enable = VCC;
NB1_q_b[14]_PORT_B_read_enable_reg = DFFE(NB1_q_b[14]_PORT_B_read_enable, NB1_q_b[14]_clock_1, , , );
NB1_q_b[14]_clock_0 = clock;
NB1_q_b[14]_clock_1 = clock;
NB1_q_b[14]_clock_enable_0 = D1L57;
NB1_q_b[14]_PORT_B_data_out = MEMORY(NB1_q_b[14]_PORT_A_data_in_reg, , NB1_q_b[14]_PORT_A_address_reg, NB1_q_b[14]_PORT_B_address_reg, NB1_q_b[14]_PORT_A_write_enable_reg, NB1_q_b[14]_PORT_B_read_enable_reg, , , NB1_q_b[14]_clock_0, NB1_q_b[14]_clock_1, NB1_q_b[14]_clock_enable_0, , , );
NB1_q_b[14] = NB1_q_b[14]_PORT_B_data_out[0];


--Y1_sum[28] is halfband_decim:hbd_i|acc:acc|sum[28]
--operation mode is arithmetic

Y1_sum[28]_carry_eqn = Y1L58;
Y1_sum[28]_lut_out = AB1_product[28] $ Y1_sum[28] $ !Y1_sum[28]_carry_eqn;
Y1_sum[28] = DFFEAS(Y1_sum[28]_lut_out, clock, VCC, , Y1L22, AB1_product[28], , !clk_enable, D2_start_d4);

--Y1L60 is halfband_decim:hbd_i|acc:acc|sum[28]~898
--operation mode is arithmetic

Y1L60 = CARRY(AB1_product[28] & (Y1_sum[28] # !Y1L58) # !AB1_product[28] & Y1_sum[28] & !Y1L58);


--NB2_q_b[14] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[14]_PORT_A_data_in = C2_pipeline[3][42];
NB2_q_b[14]_PORT_A_data_in_reg = DFFE(NB2_q_b[14]_PORT_A_data_in, NB2_q_b[14]_clock_0, , , NB2_q_b[14]_clock_enable_0);
NB2_q_b[14]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[14]_PORT_A_address_reg = DFFE(NB2_q_b[14]_PORT_A_address, NB2_q_b[14]_clock_0, , , NB2_q_b[14]_clock_enable_0);
NB2_q_b[14]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[14]_PORT_B_address_reg = DFFE(NB2_q_b[14]_PORT_B_address, NB2_q_b[14]_clock_1, , , );
NB2_q_b[14]_PORT_A_write_enable = VCC;
NB2_q_b[14]_PORT_A_write_enable_reg = DFFE(NB2_q_b[14]_PORT_A_write_enable, NB2_q_b[14]_clock_0, , , NB2_q_b[14]_clock_enable_0);
NB2_q_b[14]_PORT_B_read_enable = VCC;
NB2_q_b[14]_PORT_B_read_enable_reg = DFFE(NB2_q_b[14]_PORT_B_read_enable, NB2_q_b[14]_clock_1, , , );
NB2_q_b[14]_clock_0 = clock;
NB2_q_b[14]_clock_1 = clock;
NB2_q_b[14]_clock_enable_0 = D1L57;
NB2_q_b[14]_PORT_B_data_out = MEMORY(NB2_q_b[14]_PORT_A_data_in_reg, , NB2_q_b[14]_PORT_A_address_reg, NB2_q_b[14]_PORT_B_address_reg, NB2_q_b[14]_PORT_A_write_enable_reg, NB2_q_b[14]_PORT_B_read_enable_reg, , , NB2_q_b[14]_clock_0, NB2_q_b[14]_clock_1, NB2_q_b[14]_clock_enable_0, , , );
NB2_q_b[14] = NB2_q_b[14]_PORT_B_data_out[0];


--Y2_sum[28] is halfband_decim:hbd_q|acc:acc|sum[28]
--operation mode is arithmetic

Y2_sum[28]_carry_eqn = Y2L57;
Y2_sum[28]_lut_out = AB2_product[28] $ Y2_sum[28] $ !Y2_sum[28]_carry_eqn;
Y2_sum[28] = DFFEAS(Y2_sum[28]_lut_out, clock, VCC, , Y1L22, AB2_product[28], , !clk_enable, D2_start_d4);

--Y2L59 is halfband_decim:hbd_q|acc:acc|sum[28]~887
--operation mode is arithmetic

Y2L59 = CARRY(AB2_product[28] & (Y2_sum[28] # !Y2L57) # !AB2_product[28] & Y2_sum[28] & !Y2L57);


--NB1_q_b[6] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[6]_PORT_A_data_in = C1_pipeline[3][34];
NB1_q_b[6]_PORT_A_data_in_reg = DFFE(NB1_q_b[6]_PORT_A_data_in, NB1_q_b[6]_clock_0, , , NB1_q_b[6]_clock_enable_0);
NB1_q_b[6]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[6]_PORT_A_address_reg = DFFE(NB1_q_b[6]_PORT_A_address, NB1_q_b[6]_clock_0, , , NB1_q_b[6]_clock_enable_0);
NB1_q_b[6]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[6]_PORT_B_address_reg = DFFE(NB1_q_b[6]_PORT_B_address, NB1_q_b[6]_clock_1, , , );
NB1_q_b[6]_PORT_A_write_enable = VCC;
NB1_q_b[6]_PORT_A_write_enable_reg = DFFE(NB1_q_b[6]_PORT_A_write_enable, NB1_q_b[6]_clock_0, , , NB1_q_b[6]_clock_enable_0);
NB1_q_b[6]_PORT_B_read_enable = VCC;
NB1_q_b[6]_PORT_B_read_enable_reg = DFFE(NB1_q_b[6]_PORT_B_read_enable, NB1_q_b[6]_clock_1, , , );
NB1_q_b[6]_clock_0 = clock;
NB1_q_b[6]_clock_1 = clock;
NB1_q_b[6]_clock_enable_0 = D1L57;
NB1_q_b[6]_PORT_B_data_out = MEMORY(NB1_q_b[6]_PORT_A_data_in_reg, , NB1_q_b[6]_PORT_A_address_reg, NB1_q_b[6]_PORT_B_address_reg, NB1_q_b[6]_PORT_A_write_enable_reg, NB1_q_b[6]_PORT_B_read_enable_reg, , , NB1_q_b[6]_clock_0, NB1_q_b[6]_clock_1, NB1_q_b[6]_clock_enable_0, , , );
NB1_q_b[6] = NB1_q_b[6]_PORT_B_data_out[0];


--Y1_sum[20] is halfband_decim:hbd_i|acc:acc|sum[20]
--operation mode is arithmetic

Y1_sum[20]_carry_eqn = Y1L42;
Y1_sum[20]_lut_out = AB1_product[20] $ Y1_sum[20] $ !Y1_sum[20]_carry_eqn;
Y1_sum[20] = DFFEAS(Y1_sum[20]_lut_out, clock, VCC, , Y1L22, AB1_product[20], , !clk_enable, D2_start_d4);

--Y1L44 is halfband_decim:hbd_i|acc:acc|sum[20]~902
--operation mode is arithmetic

Y1L44 = CARRY(AB1_product[20] & (Y1_sum[20] # !Y1L42) # !AB1_product[20] & Y1_sum[20] & !Y1L42);


--NB2_q_b[6] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[6]_PORT_A_data_in = C2_pipeline[3][34];
NB2_q_b[6]_PORT_A_data_in_reg = DFFE(NB2_q_b[6]_PORT_A_data_in, NB2_q_b[6]_clock_0, , , NB2_q_b[6]_clock_enable_0);
NB2_q_b[6]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[6]_PORT_A_address_reg = DFFE(NB2_q_b[6]_PORT_A_address, NB2_q_b[6]_clock_0, , , NB2_q_b[6]_clock_enable_0);
NB2_q_b[6]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[6]_PORT_B_address_reg = DFFE(NB2_q_b[6]_PORT_B_address, NB2_q_b[6]_clock_1, , , );
NB2_q_b[6]_PORT_A_write_enable = VCC;
NB2_q_b[6]_PORT_A_write_enable_reg = DFFE(NB2_q_b[6]_PORT_A_write_enable, NB2_q_b[6]_clock_0, , , NB2_q_b[6]_clock_enable_0);
NB2_q_b[6]_PORT_B_read_enable = VCC;
NB2_q_b[6]_PORT_B_read_enable_reg = DFFE(NB2_q_b[6]_PORT_B_read_enable, NB2_q_b[6]_clock_1, , , );
NB2_q_b[6]_clock_0 = clock;
NB2_q_b[6]_clock_1 = clock;
NB2_q_b[6]_clock_enable_0 = D1L57;
NB2_q_b[6]_PORT_B_data_out = MEMORY(NB2_q_b[6]_PORT_A_data_in_reg, , NB2_q_b[6]_PORT_A_address_reg, NB2_q_b[6]_PORT_B_address_reg, NB2_q_b[6]_PORT_A_write_enable_reg, NB2_q_b[6]_PORT_B_read_enable_reg, , , NB2_q_b[6]_clock_0, NB2_q_b[6]_clock_1, NB2_q_b[6]_clock_enable_0, , , );
NB2_q_b[6] = NB2_q_b[6]_PORT_B_data_out[0];


--Y2_sum[20] is halfband_decim:hbd_q|acc:acc|sum[20]
--operation mode is arithmetic

Y2_sum[20]_carry_eqn = Y2L41;
Y2_sum[20]_lut_out = AB2_product[20] $ Y2_sum[20] $ !Y2_sum[20]_carry_eqn;
Y2_sum[20] = DFFEAS(Y2_sum[20]_lut_out, clock, VCC, , Y1L22, AB2_product[20], , !clk_enable, D2_start_d4);

--Y2L43 is halfband_decim:hbd_q|acc:acc|sum[20]~891
--operation mode is arithmetic

Y2L43 = CARRY(AB2_product[20] & (Y2_sum[20] # !Y2L41) # !AB2_product[20] & Y2_sum[20] & !Y2L41);


--Y1_sum[29] is halfband_decim:hbd_i|acc:acc|sum[29]
--operation mode is arithmetic

Y1_sum[29]_carry_eqn = Y1L60;
Y1_sum[29]_lut_out = AB1_product[29] $ Y1_sum[29] $ Y1_sum[29]_carry_eqn;
Y1_sum[29] = DFFEAS(Y1_sum[29]_lut_out, clock, VCC, , Y1L22, AB1_product[29], , !clk_enable, D2_start_d4);

--Y1L62 is halfband_decim:hbd_i|acc:acc|sum[29]~906
--operation mode is arithmetic

Y1L62 = CARRY(AB1_product[29] & !Y1_sum[29] & !Y1L60 # !AB1_product[29] & (!Y1L60 # !Y1_sum[29]));


--Y2_sum[29] is halfband_decim:hbd_q|acc:acc|sum[29]
--operation mode is arithmetic

Y2_sum[29]_carry_eqn = Y2L59;
Y2_sum[29]_lut_out = AB2_product[29] $ Y2_sum[29] $ Y2_sum[29]_carry_eqn;
Y2_sum[29] = DFFEAS(Y2_sum[29]_lut_out, clock, VCC, , Y1L22, AB2_product[29], , !clk_enable, D2_start_d4);

--Y2L61 is halfband_decim:hbd_q|acc:acc|sum[29]~895
--operation mode is arithmetic

Y2L61 = CARRY(AB2_product[29] & !Y2_sum[29] & !Y2L59 # !AB2_product[29] & (!Y2L59 # !Y2_sum[29]));


--NB1_q_b[7] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[7]_PORT_A_data_in = C1_pipeline[3][35];
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , NB1_q_b[7]_clock_enable_0);
NB1_q_b[7]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , NB1_q_b[7]_clock_enable_0);
NB1_q_b[7]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_write_enable = VCC;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , NB1_q_b[7]_clock_enable_0);
NB1_q_b[7]_PORT_B_read_enable = VCC;
NB1_q_b[7]_PORT_B_read_enable_reg = DFFE(NB1_q_b[7]_PORT_B_read_enable, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_clock_0 = clock;
NB1_q_b[7]_clock_1 = clock;
NB1_q_b[7]_clock_enable_0 = D1L57;
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, , NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, NB1_q_b[7]_PORT_B_read_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, NB1_q_b[7]_clock_enable_0, , , );
NB1_q_b[7] = NB1_q_b[7]_PORT_B_data_out[0];


--Y1_sum[21] is halfband_decim:hbd_i|acc:acc|sum[21]
--operation mode is arithmetic

Y1_sum[21]_carry_eqn = Y1L44;
Y1_sum[21]_lut_out = AB1_product[21] $ Y1_sum[21] $ Y1_sum[21]_carry_eqn;
Y1_sum[21] = DFFEAS(Y1_sum[21]_lut_out, clock, VCC, , Y1L22, AB1_product[21], , !clk_enable, D2_start_d4);

--Y1L46 is halfband_decim:hbd_i|acc:acc|sum[21]~910
--operation mode is arithmetic

Y1L46 = CARRY(AB1_product[21] & !Y1_sum[21] & !Y1L44 # !AB1_product[21] & (!Y1L44 # !Y1_sum[21]));


--NB2_q_b[7] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[7]_PORT_A_data_in = C2_pipeline[3][35];
NB2_q_b[7]_PORT_A_data_in_reg = DFFE(NB2_q_b[7]_PORT_A_data_in, NB2_q_b[7]_clock_0, , , NB2_q_b[7]_clock_enable_0);
NB2_q_b[7]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[7]_PORT_A_address_reg = DFFE(NB2_q_b[7]_PORT_A_address, NB2_q_b[7]_clock_0, , , NB2_q_b[7]_clock_enable_0);
NB2_q_b[7]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[7]_PORT_B_address_reg = DFFE(NB2_q_b[7]_PORT_B_address, NB2_q_b[7]_clock_1, , , );
NB2_q_b[7]_PORT_A_write_enable = VCC;
NB2_q_b[7]_PORT_A_write_enable_reg = DFFE(NB2_q_b[7]_PORT_A_write_enable, NB2_q_b[7]_clock_0, , , NB2_q_b[7]_clock_enable_0);
NB2_q_b[7]_PORT_B_read_enable = VCC;
NB2_q_b[7]_PORT_B_read_enable_reg = DFFE(NB2_q_b[7]_PORT_B_read_enable, NB2_q_b[7]_clock_1, , , );
NB2_q_b[7]_clock_0 = clock;
NB2_q_b[7]_clock_1 = clock;
NB2_q_b[7]_clock_enable_0 = D1L57;
NB2_q_b[7]_PORT_B_data_out = MEMORY(NB2_q_b[7]_PORT_A_data_in_reg, , NB2_q_b[7]_PORT_A_address_reg, NB2_q_b[7]_PORT_B_address_reg, NB2_q_b[7]_PORT_A_write_enable_reg, NB2_q_b[7]_PORT_B_read_enable_reg, , , NB2_q_b[7]_clock_0, NB2_q_b[7]_clock_1, NB2_q_b[7]_clock_enable_0, , , );
NB2_q_b[7] = NB2_q_b[7]_PORT_B_data_out[0];


--Y2_sum[21] is halfband_decim:hbd_q|acc:acc|sum[21]
--operation mode is arithmetic

Y2_sum[21]_carry_eqn = Y2L43;
Y2_sum[21]_lut_out = AB2_product[21] $ Y2_sum[21] $ Y2_sum[21]_carry_eqn;
Y2_sum[21] = DFFEAS(Y2_sum[21]_lut_out, clock, VCC, , Y1L22, AB2_product[21], , !clk_enable, D2_start_d4);

--Y2L45 is halfband_decim:hbd_q|acc:acc|sum[21]~899
--operation mode is arithmetic

Y2L45 = CARRY(AB2_product[21] & !Y2_sum[21] & !Y2L43 # !AB2_product[21] & (!Y2L43 # !Y2_sum[21]));


--NB2_q_b[8] is halfband_decim:hbd_q|ram16:ram16_odd|altsyncram:ram_array_rtl_1|altsyncram_5fb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[8]_PORT_A_data_in = C2_pipeline[3][36];
NB2_q_b[8]_PORT_A_data_in_reg = DFFE(NB2_q_b[8]_PORT_A_data_in, NB2_q_b[8]_clock_0, , , NB2_q_b[8]_clock_enable_0);
NB2_q_b[8]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB2_q_b[8]_PORT_A_address_reg = DFFE(NB2_q_b[8]_PORT_A_address, NB2_q_b[8]_clock_0, , , NB2_q_b[8]_clock_enable_0);
NB2_q_b[8]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB2_q_b[8]_PORT_B_address_reg = DFFE(NB2_q_b[8]_PORT_B_address, NB2_q_b[8]_clock_1, , , );
NB2_q_b[8]_PORT_A_write_enable = VCC;
NB2_q_b[8]_PORT_A_write_enable_reg = DFFE(NB2_q_b[8]_PORT_A_write_enable, NB2_q_b[8]_clock_0, , , NB2_q_b[8]_clock_enable_0);
NB2_q_b[8]_PORT_B_read_enable = VCC;
NB2_q_b[8]_PORT_B_read_enable_reg = DFFE(NB2_q_b[8]_PORT_B_read_enable, NB2_q_b[8]_clock_1, , , );
NB2_q_b[8]_clock_0 = clock;
NB2_q_b[8]_clock_1 = clock;
NB2_q_b[8]_clock_enable_0 = D1L57;
NB2_q_b[8]_PORT_B_data_out = MEMORY(NB2_q_b[8]_PORT_A_data_in_reg, , NB2_q_b[8]_PORT_A_address_reg, NB2_q_b[8]_PORT_B_address_reg, NB2_q_b[8]_PORT_A_write_enable_reg, NB2_q_b[8]_PORT_B_read_enable_reg, , , NB2_q_b[8]_clock_0, NB2_q_b[8]_clock_1, NB2_q_b[8]_clock_enable_0, , , );
NB2_q_b[8] = NB2_q_b[8]_PORT_B_data_out[0];


--Y2_sum[22] is halfband_decim:hbd_q|acc:acc|sum[22]
--operation mode is arithmetic

Y2_sum[22]_carry_eqn = Y2L45;
Y2_sum[22]_lut_out = AB2_product[22] $ Y2_sum[22] $ !Y2_sum[22]_carry_eqn;
Y2_sum[22] = DFFEAS(Y2_sum[22]_lut_out, clock, VCC, , Y1L22, AB2_product[22], , !clk_enable, D2_start_d4);

--Y2L47 is halfband_decim:hbd_q|acc:acc|sum[22]~903
--operation mode is arithmetic

Y2L47 = CARRY(AB2_product[22] & (Y2_sum[22] # !Y2L45) # !AB2_product[22] & Y2_sum[22] & !Y2L45);


--NB1_q_b[8] is halfband_decim:hbd_i|ram16:ram16_odd|altsyncram:ram_array_rtl_0|altsyncram_5fb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[8]_PORT_A_data_in = C1_pipeline[3][36];
NB1_q_b[8]_PORT_A_data_in_reg = DFFE(NB1_q_b[8]_PORT_A_data_in, NB1_q_b[8]_clock_0, , , NB1_q_b[8]_clock_enable_0);
NB1_q_b[8]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB1_q_b[8]_PORT_A_address_reg = DFFE(NB1_q_b[8]_PORT_A_address, NB1_q_b[8]_clock_0, , , NB1_q_b[8]_clock_enable_0);
NB1_q_b[8]_PORT_B_address = BUS(D2_base_addr[0], D2L45, D1L38, D1L39);
NB1_q_b[8]_PORT_B_address_reg = DFFE(NB1_q_b[8]_PORT_B_address, NB1_q_b[8]_clock_1, , , );
NB1_q_b[8]_PORT_A_write_enable = VCC;
NB1_q_b[8]_PORT_A_write_enable_reg = DFFE(NB1_q_b[8]_PORT_A_write_enable, NB1_q_b[8]_clock_0, , , NB1_q_b[8]_clock_enable_0);
NB1_q_b[8]_PORT_B_read_enable = VCC;
NB1_q_b[8]_PORT_B_read_enable_reg = DFFE(NB1_q_b[8]_PORT_B_read_enable, NB1_q_b[8]_clock_1, , , );
NB1_q_b[8]_clock_0 = clock;
NB1_q_b[8]_clock_1 = clock;
NB1_q_b[8]_clock_enable_0 = D1L57;
NB1_q_b[8]_PORT_B_data_out = MEMORY(NB1_q_b[8]_PORT_A_data_in_reg, , NB1_q_b[8]_PORT_A_address_reg, NB1_q_b[8]_PORT_B_address_reg, NB1_q_b[8]_PORT_A_write_enable_reg, NB1_q_b[8]_PORT_B_read_enable_reg, , , NB1_q_b[8]_clock_0, NB1_q_b[8]_clock_1, NB1_q_b[8]_clock_enable_0, , , );
NB1_q_b[8] = NB1_q_b[8]_PORT_B_data_out[0];


--Y1_sum[22] is halfband_decim:hbd_i|acc:acc|sum[22]
--operation mode is arithmetic

Y1_sum[22]_carry_eqn = Y1L46;
Y1_sum[22]_lut_out = AB1_product[22] $ Y1_sum[22] $ !Y1_sum[22]_carry_eqn;
Y1_sum[22] = DFFEAS(Y1_sum[22]_lut_out, clock, VCC, , Y1L22, AB1_product[22], , !clk_enable, D2_start_d4);

--Y1L48 is halfband_decim:hbd_i|acc:acc|sum[22]~914
--operation mode is arithmetic

Y1L48 = CARRY(AB1_product[22] & (Y1_sum[22] # !Y1L46) # !AB1_product[22] & Y1_sum[22] & !Y1L46);


--V1_dffe11a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[10]
--operation mode is normal

V1_dffe11a[10]_lut_out = R1_power_modified_counter_values[10];
V1_dffe11a[10] = DFFEAS(V1_dffe11a[10]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[9]
--operation mode is normal

V1_dffe11a[9]_lut_out = R1_power_modified_counter_values[9];
V1_dffe11a[9] = DFFEAS(V1_dffe11a[9]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[8]
--operation mode is normal

V1_dffe12a[8]_lut_out = V1_dffe11a[8];
V1_dffe12a[8] = DFFEAS(V1_dffe12a[8]_lut_out, data_flag, VCC, , , , , , );


--reset_count[9] is reset_count[9]
--operation mode is arithmetic

reset_count[9]_carry_eqn = A1L188;
reset_count[9]_lut_out = reset_count[9] $ (reset_count[9]_carry_eqn);
reset_count[9] = DFFEAS(reset_count[9]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L190 is reset_count[9]~95
--operation mode is arithmetic

A1L190 = CARRY(!A1L188 # !reset_count[9]);


--V1_dffe12a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[6]
--operation mode is normal

V1_dffe12a[6]_lut_out = V1_dffe11a[6];
V1_dffe12a[6] = DFFEAS(V1_dffe12a[6]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[7]
--operation mode is normal

V1_dffe12a[7]_lut_out = V1_dffe11a[7];
V1_dffe12a[7] = DFFEAS(V1_dffe12a[7]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[0]
--operation mode is normal

V1_dffe12a[0]_lut_out = V1_dffe11a[0];
V1_dffe12a[0] = DFFEAS(V1_dffe12a[0]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[1]
--operation mode is normal

V1_dffe12a[1]_lut_out = V1_dffe11a[1];
V1_dffe12a[1] = DFFEAS(V1_dffe12a[1]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[2]
--operation mode is normal

V1_dffe12a[2]_lut_out = V1_dffe11a[2];
V1_dffe12a[2] = DFFEAS(V1_dffe12a[2]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[3]
--operation mode is normal

V1_dffe12a[3]_lut_out = V1_dffe11a[3];
V1_dffe12a[3] = DFFEAS(V1_dffe12a[3]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[4]
--operation mode is normal

V1_dffe12a[4]_lut_out = V1_dffe11a[4];
V1_dffe12a[4] = DFFEAS(V1_dffe12a[4]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe12a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe12a[5]
--operation mode is normal

V1_dffe12a[5]_lut_out = V1_dffe11a[5];
V1_dffe12a[5] = DFFEAS(V1_dffe12a[5]_lut_out, data_flag, VCC, , , , , , );


--U1_dffe8a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]
--operation mode is normal

U1_dffe8a[0]_lut_out = U1_dffe7a[0];
U1_dffe8a[0] = DFFEAS(U1_dffe8a[0]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]
--operation mode is normal

U1_dffe8a[2]_lut_out = U1_dffe7a[2];
U1_dffe8a[2] = DFFEAS(U1_dffe8a[2]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]
--operation mode is normal

U1_dffe8a[3]_lut_out = U1_dffe7a[3];
U1_dffe8a[3] = DFFEAS(U1_dffe8a[3]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]
--operation mode is normal

U1_dffe8a[4]_lut_out = U1_dffe7a[4];
U1_dffe8a[4] = DFFEAS(U1_dffe8a[4]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]
--operation mode is normal

U1_dffe8a[5]_lut_out = U1_dffe7a[5];
U1_dffe8a[5] = DFFEAS(U1_dffe8a[5]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]
--operation mode is normal

U1_dffe8a[6]_lut_out = U1_dffe7a[6];
U1_dffe8a[6] = DFFEAS(U1_dffe8a[6]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]
--operation mode is normal

U1_dffe8a[7]_lut_out = U1_dffe7a[7];
U1_dffe8a[7] = DFFEAS(U1_dffe8a[7]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]
--operation mode is normal

U1_dffe8a[8]_lut_out = U1_dffe7a[8];
U1_dffe8a[8] = DFFEAS(U1_dffe8a[8]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[10]
--operation mode is normal

U1_dffe8a[10]_lut_out = U1_dffe7a[10];
U1_dffe8a[10] = DFFEAS(U1_dffe8a[10]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]
--operation mode is normal

U1_dffe8a[9]_lut_out = U1_dffe7a[9];
U1_dffe8a[9] = DFFEAS(U1_dffe8a[9]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe8a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]
--operation mode is normal

U1_dffe8a[1]_lut_out = U1_dffe7a[1];
U1_dffe8a[1] = DFFEAS(U1_dffe8a[1]_lut_out, Tx_read_clock, VCC, , , , , , );


--C1_pipeline[3][43] is cic_decim:cic_decim_i|pipeline[3][43]
--operation mode is normal

C1_pipeline[3][43]_carry_eqn = C1L855;
C1_pipeline[3][43]_lut_out = C1_differentiator[3][43] $ C1_pipeline[2][43] $ !C1_pipeline[3][43]_carry_eqn;
C1_pipeline[3][43] = DFFEAS(C1_pipeline[3][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--D2_base_addr[0] is halfband_decim:hbd_q|base_addr[0]
--operation mode is arithmetic

D2_base_addr[0]_lut_out = D2_base_addr[0] $ D1L57;
D2_base_addr[0] = DFFEAS(D2_base_addr[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--D2L42 is halfband_decim:hbd_q|base_addr[0]~83
--operation mode is arithmetic

D2L42 = CARRY(D2_base_addr[0] & D1L57);


--D2_base_addr[1] is halfband_decim:hbd_q|base_addr[1]
--operation mode is arithmetic

D2_base_addr[1]_carry_eqn = D2L42;
D2_base_addr[1]_lut_out = D2_base_addr[1] $ (D2_base_addr[1]_carry_eqn);
D2_base_addr[1] = DFFEAS(D2_base_addr[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--D2L44 is halfband_decim:hbd_q|base_addr[1]~87
--operation mode is arithmetic

D2L44 = CARRY(!D2L42 # !D2_base_addr[1]);


--D2_base_addr[2] is halfband_decim:hbd_q|base_addr[2]
--operation mode is arithmetic

D2_base_addr[2]_carry_eqn = D2L44;
D2_base_addr[2]_lut_out = D2_base_addr[2] $ (!D2_base_addr[2]_carry_eqn);
D2_base_addr[2] = DFFEAS(D2_base_addr[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--D2L47 is halfband_decim:hbd_q|base_addr[2]~91
--operation mode is arithmetic

D2L47 = CARRY(D2_base_addr[2] & (!D2L44));


--D2_base_addr[3] is halfband_decim:hbd_q|base_addr[3]
--operation mode is normal

D2_base_addr[3]_carry_eqn = D2L47;
D2_base_addr[3]_lut_out = D2_base_addr[3] $ (D2_base_addr[3]_carry_eqn);
D2_base_addr[3] = DFFEAS(D2_base_addr[3]_lut_out, clock, VCC, , , , , !clk_enable, );


--D1L38 is halfband_decim:hbd_i|add~1543
--operation mode is normal

D1L38 = D2_base_addr[1] $ !D2_base_addr[2];


--D1L39 is halfband_decim:hbd_i|add~1544
--operation mode is normal

D1L39 = D2_base_addr[3] $ (D2_base_addr[1] # D2_base_addr[2]);


--AB1_product[30] is halfband_decim:hbd_i|mult:mult|product[30]
--operation mode is normal

AB1_product[30]_lut_out = LB23L17;
AB1_product[30] = DFFEAS(AB1_product[30]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][37] is cic_decim:cic_decim_i|pipeline[3][37]
--operation mode is arithmetic

C1_pipeline[3][37]_carry_eqn = C1L843;
C1_pipeline[3][37]_lut_out = C1_differentiator[3][37] $ C1_pipeline[2][37] $ !C1_pipeline[3][37]_carry_eqn;
C1_pipeline[3][37] = DFFEAS(C1_pipeline[3][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L845 is cic_decim:cic_decim_i|pipeline[3][37]~2197
--operation mode is arithmetic

C1L845 = CARRY(C1_differentiator[3][37] & (!C1L843 # !C1_pipeline[2][37]) # !C1_differentiator[3][37] & !C1_pipeline[2][37] & !C1L843);


--AB1_product[23] is halfband_decim:hbd_i|mult:mult|product[23]
--operation mode is normal

AB1_product[23]_lut_out = LB23L18;
AB1_product[23] = DFFEAS(AB1_product[23]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][37] is cic_decim:cic_decim_q|pipeline[3][37]
--operation mode is arithmetic

C2_pipeline[3][37]_carry_eqn = C2L845;
C2_pipeline[3][37]_lut_out = C2_differentiator[3][37] $ C2_pipeline[2][37] $ !C2_pipeline[3][37]_carry_eqn;
C2_pipeline[3][37] = DFFEAS(C2_pipeline[3][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L847 is cic_decim:cic_decim_q|pipeline[3][37]~2207
--operation mode is arithmetic

C2L847 = CARRY(C2_differentiator[3][37] & (!C2L845 # !C2_pipeline[2][37]) # !C2_differentiator[3][37] & !C2_pipeline[2][37] & !C2L845);


--AB2_product[23] is halfband_decim:hbd_q|mult:mult|product[23]
--operation mode is normal

AB2_product[23]_lut_out = LB47L17;
AB2_product[23] = DFFEAS(AB2_product[23]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][43] is cic_decim:cic_decim_q|pipeline[3][43]
--operation mode is normal

C2_pipeline[3][43]_carry_eqn = C2L857;
C2_pipeline[3][43]_lut_out = C2_differentiator[3][43] $ C2_pipeline[2][43] $ !C2_pipeline[3][43]_carry_eqn;
C2_pipeline[3][43] = DFFEAS(C2_pipeline[3][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--AB2_product[30] is halfband_decim:hbd_q|mult:mult|product[30]
--operation mode is normal

AB2_product[30]_lut_out = LB47L19;
AB2_product[30] = DFFEAS(AB2_product[30]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--Y1_sum[32] is halfband_decim:hbd_i|acc:acc|sum[32]
--operation mode is arithmetic

Y1_sum[32]_carry_eqn = Y1L66;
Y1_sum[32]_lut_out = AB1_product[30] $ Y1_sum[32] $ !Y1_sum[32]_carry_eqn;
Y1_sum[32] = DFFEAS(Y1_sum[32]_lut_out, clock, VCC, , Y1L22, AB1_product[30], , !clk_enable, D2_start_d4);

--Y1L68 is halfband_decim:hbd_i|acc:acc|sum[32]~918
--operation mode is arithmetic

Y1L68 = CARRY(AB1_product[30] & (Y1_sum[32] # !Y1L66) # !AB1_product[30] & Y1_sum[32] & !Y1L66);


--D1L41 is halfband_decim:hbd_i|add~1547
--operation mode is arithmetic

D1L41 = CARRY(NB1_q_b[15] & !Y1_sum[31] & !D1L2 # !NB1_q_b[15] & (!D1L2 # !Y1_sum[31]));


--C1_pipeline[3][28] is cic_decim:cic_decim_i|pipeline[3][28]
--operation mode is arithmetic

C1_pipeline[3][28]_carry_eqn = C1L800;
C1_pipeline[3][28]_lut_out = C1_differentiator[3][28] $ C1_pipeline[2][28] $ C1_pipeline[3][28]_carry_eqn;
C1_pipeline[3][28] = DFFEAS(C1_pipeline[3][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L799 is cic_decim:cic_decim_i|pipeline[3][28]~2201
--operation mode is arithmetic

C1L799 = CARRY(C1_differentiator[3][28] & C1_pipeline[2][28] & !C1L800 # !C1_differentiator[3][28] & (C1_pipeline[2][28] # !C1L800));


--AB1_product[14] is halfband_decim:hbd_i|mult:mult|product[14]
--operation mode is normal

AB1_product[14]_lut_out = LB23L20;
AB1_product[14] = DFFEAS(AB1_product[14]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--LB14L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is arithmetic

LB14L1 = GB10L1 $ BB1_sum[1];

--LB14L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is arithmetic

LB14L2 = CARRY(GB10L1 & BB1_sum[1]);


--D2_mult_en is halfband_decim:hbd_q|mult_en
--operation mode is normal

D2_mult_en_lut_out = D1_mult_en_pre;
D2_mult_en = DFFEAS(D2_mult_en_lut_out, clock, VCC, , , , , , );


--LB14L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

LB14L3_carry_eqn = LB14L2;
LB14L3 = LB14L3_carry_eqn $ (GB1L1 # GB1L16);

--LB14L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

LB14L4 = CARRY(!GB1L1 & !GB1L16 # !LB14L2);


--LB20L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176
--operation mode is arithmetic

LB20L1 = LB14L5 $ FB1L1;

--LB20L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~178
--operation mode is arithmetic

LB20L2 = CARRY(LB14L5 & FB1L1);


--LB20L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181
--operation mode is arithmetic

LB20L3_carry_eqn = LB20L2;
LB20L3 = LB14L7 $ (LB20L3_carry_eqn);

--LB20L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
--operation mode is arithmetic

LB20L4 = CARRY(!LB20L2 # !LB14L7);


--LB20L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186
--operation mode is arithmetic

LB20L5_carry_eqn = LB20L4;
LB20L5 = LB14L9 $ LB11L1 $ !LB20L5_carry_eqn;

--LB20L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
--operation mode is arithmetic

LB20L6 = CARRY(LB14L9 & (LB11L1 # !LB20L4) # !LB14L9 & LB11L1 & !LB20L4);


--LB20L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191
--operation mode is arithmetic

LB20L7_carry_eqn = LB20L6;
LB20L7 = LB14L11 $ LB11L3 $ LB20L7_carry_eqn;

--LB20L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
--operation mode is arithmetic

LB20L8 = CARRY(LB14L11 & !LB11L3 & !LB20L6 # !LB14L11 & (!LB20L6 # !LB11L3));


--LB23L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB23L1 = LB20L9 $ FB1L3;

--LB23L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB23L2 = CARRY(LB20L9 & FB1L3);


--LB23L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB23L3_carry_eqn = LB23L16;
LB23L3 = LB20L11 $ LB17L1 $ LB23L3_carry_eqn;

--LB23L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB23L4 = CARRY(LB20L11 & !LB17L1 & !LB23L16 # !LB20L11 & (!LB23L16 # !LB17L1));


--LB23L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB23L5_carry_eqn = LB23L4;
LB23L5 = LB20L13 $ LB17L3 $ !LB23L5_carry_eqn;

--LB23L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB23L6 = CARRY(LB20L13 & (LB17L3 # !LB23L4) # !LB20L13 & LB17L3 & !LB23L4);


--LB23L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB23L7_carry_eqn = LB23L6;
LB23L7 = LB20L15 $ LB17L5 $ LB23L7_carry_eqn;

--LB23L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB23L8 = CARRY(LB20L15 & !LB17L5 & !LB23L6 # !LB20L15 & (!LB23L6 # !LB17L5));


--LB23L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB23L9_carry_eqn = LB23L2;
LB23L9 = LB20L17 $ (LB23L9_carry_eqn);

--LB23L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB23L10 = CARRY(!LB23L2 # !LB20L17);


--LB23L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB23L11_carry_eqn = LB23L10;
LB23L11 = LB20L19 $ LB8L1 $ !LB23L11_carry_eqn;

--LB23L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB23L12 = CARRY(LB20L19 & (LB8L1 # !LB23L10) # !LB20L19 & LB8L1 & !LB23L10);


--LB23L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB23L13_carry_eqn = LB23L12;
LB23L13 = LB20L21 $ LB8L3 $ LB23L13_carry_eqn;

--LB23L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB23L14 = CARRY(LB20L21 & !LB8L3 & !LB23L12 # !LB20L21 & (!LB23L12 # !LB8L3));


--LB23L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB23L15_carry_eqn = LB23L14;
LB23L15 = LB20L23 $ LB17L7 $ !LB23L15_carry_eqn;

--LB23L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB23L16 = CARRY(LB20L23 & (LB17L7 # !LB23L14) # !LB20L23 & LB17L7 & !LB23L14);


--C1_pipeline[3][29] is cic_decim:cic_decim_i|pipeline[3][29]
--operation mode is arithmetic

C1_pipeline[3][29]_carry_eqn = C1L799;
C1_pipeline[3][29]_lut_out = C1_differentiator[3][29] $ C1_pipeline[2][29] $ !C1_pipeline[3][29]_carry_eqn;
C1_pipeline[3][29] = DFFEAS(C1_pipeline[3][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L829 is cic_decim:cic_decim_i|pipeline[3][29]~2205
--operation mode is arithmetic

C1L829 = CARRY(C1_differentiator[3][29] & (!C1L799 # !C1_pipeline[2][29]) # !C1_differentiator[3][29] & !C1_pipeline[2][29] & !C1L799);


--AB1_product[15] is halfband_decim:hbd_i|mult:mult|product[15]
--operation mode is normal

AB1_product[15]_lut_out = LB23L22;
AB1_product[15] = DFFEAS(AB1_product[15]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--Y2_sum[32] is halfband_decim:hbd_q|acc:acc|sum[32]
--operation mode is arithmetic

Y2_sum[32]_carry_eqn = Y2L65;
Y2_sum[32]_lut_out = AB2_product[30] $ Y2_sum[32] $ !Y2_sum[32]_carry_eqn;
Y2_sum[32] = DFFEAS(Y2_sum[32]_lut_out, clock, VCC, , Y1L22, AB2_product[30], , !clk_enable, D2_start_d4);

--Y2L67 is halfband_decim:hbd_q|acc:acc|sum[32]~907
--operation mode is arithmetic

Y2L67 = CARRY(AB2_product[30] & (Y2_sum[32] # !Y2L65) # !AB2_product[30] & Y2_sum[32] & !Y2L65);


--D2L39 is halfband_decim:hbd_q|add~1069
--operation mode is arithmetic

D2L39 = CARRY(NB2_q_b[15] & !Y2_sum[31] & !D2L4 # !NB2_q_b[15] & (!D2L4 # !Y2_sum[31]));


--C2_pipeline[3][28] is cic_decim:cic_decim_q|pipeline[3][28]
--operation mode is arithmetic

C2_pipeline[3][28]_carry_eqn = C2L802;
C2_pipeline[3][28]_lut_out = C2_differentiator[3][28] $ C2_pipeline[2][28] $ C2_pipeline[3][28]_carry_eqn;
C2_pipeline[3][28] = DFFEAS(C2_pipeline[3][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L801 is cic_decim:cic_decim_q|pipeline[3][28]~2215
--operation mode is arithmetic

C2L801 = CARRY(C2_differentiator[3][28] & C2_pipeline[2][28] & !C2L802 # !C2_differentiator[3][28] & (C2_pipeline[2][28] # !C2L802));


--AB2_product[14] is halfband_decim:hbd_q|mult:mult|product[14]
--operation mode is normal

AB2_product[14]_lut_out = LB47L20;
AB2_product[14] = DFFEAS(AB2_product[14]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--LB38L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is arithmetic

LB38L1 = GB35L1 $ BB2_sum[1];

--LB38L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is arithmetic

LB38L2 = CARRY(GB35L1 & BB2_sum[1]);


--LB38L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

LB38L3_carry_eqn = LB38L2;
LB38L3 = LB38L3_carry_eqn $ (GB26L1 # GB26L16);

--LB38L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

LB38L4 = CARRY(!GB26L1 & !GB26L16 # !LB38L2);


--LB44L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176
--operation mode is arithmetic

LB44L1 = LB38L5 $ FB2L1;

--LB44L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~178
--operation mode is arithmetic

LB44L2 = CARRY(LB38L5 & FB2L1);


--LB44L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181
--operation mode is arithmetic

LB44L3_carry_eqn = LB44L2;
LB44L3 = LB38L7 $ (LB44L3_carry_eqn);

--LB44L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
--operation mode is arithmetic

LB44L4 = CARRY(!LB44L2 # !LB38L7);


--LB44L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186
--operation mode is arithmetic

LB44L5_carry_eqn = LB44L4;
LB44L5 = LB38L9 $ LB35L1 $ !LB44L5_carry_eqn;

--LB44L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
--operation mode is arithmetic

LB44L6 = CARRY(LB38L9 & (LB35L1 # !LB44L4) # !LB38L9 & LB35L1 & !LB44L4);


--LB44L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191
--operation mode is arithmetic

LB44L7_carry_eqn = LB44L6;
LB44L7 = LB38L11 $ LB35L3 $ LB44L7_carry_eqn;

--LB44L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
--operation mode is arithmetic

LB44L8 = CARRY(LB38L11 & !LB35L3 & !LB44L6 # !LB38L11 & (!LB44L6 # !LB35L3));


--LB47L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB47L1 = LB44L9 $ FB2L3;

--LB47L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB47L2 = CARRY(LB44L9 & FB2L3);


--LB47L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB47L3_carry_eqn = LB47L16;
LB47L3 = LB44L11 $ LB41L1 $ LB47L3_carry_eqn;

--LB47L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB47L4 = CARRY(LB44L11 & !LB41L1 & !LB47L16 # !LB44L11 & (!LB47L16 # !LB41L1));


--LB47L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB47L5_carry_eqn = LB47L4;
LB47L5 = LB44L13 $ LB41L3 $ !LB47L5_carry_eqn;

--LB47L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB47L6 = CARRY(LB44L13 & (LB41L3 # !LB47L4) # !LB44L13 & LB41L3 & !LB47L4);


--LB47L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB47L7_carry_eqn = LB47L6;
LB47L7 = LB44L15 $ LB41L5 $ LB47L7_carry_eqn;

--LB47L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB47L8 = CARRY(LB44L15 & !LB41L5 & !LB47L6 # !LB44L15 & (!LB47L6 # !LB41L5));


--LB47L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB47L9_carry_eqn = LB47L2;
LB47L9 = LB44L17 $ (LB47L9_carry_eqn);

--LB47L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB47L10 = CARRY(!LB47L2 # !LB44L17);


--LB47L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB47L11_carry_eqn = LB47L10;
LB47L11 = LB44L19 $ LB32L1 $ !LB47L11_carry_eqn;

--LB47L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB47L12 = CARRY(LB44L19 & (LB32L1 # !LB47L10) # !LB44L19 & LB32L1 & !LB47L10);


--LB47L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB47L13_carry_eqn = LB47L12;
LB47L13 = LB44L21 $ LB32L3 $ LB47L13_carry_eqn;

--LB47L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB47L14 = CARRY(LB44L21 & !LB32L3 & !LB47L12 # !LB44L21 & (!LB47L12 # !LB32L3));


--LB47L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB47L15_carry_eqn = LB47L14;
LB47L15 = LB44L23 $ LB41L7 $ !LB47L15_carry_eqn;

--LB47L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB47L16 = CARRY(LB44L23 & (LB41L7 # !LB47L14) # !LB44L23 & LB41L7 & !LB47L14);


--C2_pipeline[3][29] is cic_decim:cic_decim_q|pipeline[3][29]
--operation mode is arithmetic

C2_pipeline[3][29]_carry_eqn = C2L801;
C2_pipeline[3][29]_lut_out = C2_differentiator[3][29] $ C2_pipeline[2][29] $ !C2_pipeline[3][29]_carry_eqn;
C2_pipeline[3][29] = DFFEAS(C2_pipeline[3][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L831 is cic_decim:cic_decim_q|pipeline[3][29]~2219
--operation mode is arithmetic

C2L831 = CARRY(C2_differentiator[3][29] & (!C2L801 # !C2_pipeline[2][29]) # !C2_differentiator[3][29] & !C2_pipeline[2][29] & !C2L801);


--AB2_product[15] is halfband_decim:hbd_q|mult:mult|product[15]
--operation mode is normal

AB2_product[15]_lut_out = LB47L22;
AB2_product[15] = DFFEAS(AB2_product[15]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][38] is cic_decim:cic_decim_i|pipeline[3][38]
--operation mode is arithmetic

C1_pipeline[3][38]_carry_eqn = C1L845;
C1_pipeline[3][38]_lut_out = C1_differentiator[3][38] $ C1_pipeline[2][38] $ C1_pipeline[3][38]_carry_eqn;
C1_pipeline[3][38] = DFFEAS(C1_pipeline[3][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L847 is cic_decim:cic_decim_i|pipeline[3][38]~2209
--operation mode is arithmetic

C1L847 = CARRY(C1_differentiator[3][38] & C1_pipeline[2][38] & !C1L845 # !C1_differentiator[3][38] & (C1_pipeline[2][38] # !C1L845));


--AB1_product[24] is halfband_decim:hbd_i|mult:mult|product[24]
--operation mode is normal

AB1_product[24]_lut_out = LB23L24;
AB1_product[24] = DFFEAS(AB1_product[24]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][38] is cic_decim:cic_decim_q|pipeline[3][38]
--operation mode is arithmetic

C2_pipeline[3][38]_carry_eqn = C2L847;
C2_pipeline[3][38]_lut_out = C2_differentiator[3][38] $ C2_pipeline[2][38] $ C2_pipeline[3][38]_carry_eqn;
C2_pipeline[3][38] = DFFEAS(C2_pipeline[3][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L849 is cic_decim:cic_decim_q|pipeline[3][38]~2223
--operation mode is arithmetic

C2L849 = CARRY(C2_differentiator[3][38] & C2_pipeline[2][38] & !C2L847 # !C2_differentiator[3][38] & (C2_pipeline[2][38] # !C2L847));


--AB2_product[24] is halfband_decim:hbd_q|mult:mult|product[24]
--operation mode is normal

AB2_product[24]_lut_out = LB47L24;
AB2_product[24] = DFFEAS(AB2_product[24]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][30] is cic_decim:cic_decim_i|pipeline[3][30]
--operation mode is arithmetic

C1_pipeline[3][30]_carry_eqn = C1L829;
C1_pipeline[3][30]_lut_out = C1_differentiator[3][30] $ C1_pipeline[2][30] $ C1_pipeline[3][30]_carry_eqn;
C1_pipeline[3][30] = DFFEAS(C1_pipeline[3][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L831 is cic_decim:cic_decim_i|pipeline[3][30]~2213
--operation mode is arithmetic

C1L831 = CARRY(C1_differentiator[3][30] & C1_pipeline[2][30] & !C1L829 # !C1_differentiator[3][30] & (C1_pipeline[2][30] # !C1L829));


--AB1_product[16] is halfband_decim:hbd_i|mult:mult|product[16]
--operation mode is normal

AB1_product[16]_lut_out = LB23L26;
AB1_product[16] = DFFEAS(AB1_product[16]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][30] is cic_decim:cic_decim_q|pipeline[3][30]
--operation mode is arithmetic

C2_pipeline[3][30]_carry_eqn = C2L831;
C2_pipeline[3][30]_lut_out = C2_differentiator[3][30] $ C2_pipeline[2][30] $ C2_pipeline[3][30]_carry_eqn;
C2_pipeline[3][30] = DFFEAS(C2_pipeline[3][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L833 is cic_decim:cic_decim_q|pipeline[3][30]~2227
--operation mode is arithmetic

C2L833 = CARRY(C2_differentiator[3][30] & C2_pipeline[2][30] & !C2L831 # !C2_differentiator[3][30] & (C2_pipeline[2][30] # !C2L831));


--AB2_product[16] is halfband_decim:hbd_q|mult:mult|product[16]
--operation mode is normal

AB2_product[16]_lut_out = LB47L26;
AB2_product[16] = DFFEAS(AB2_product[16]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][39] is cic_decim:cic_decim_i|pipeline[3][39]
--operation mode is arithmetic

C1_pipeline[3][39]_carry_eqn = C1L847;
C1_pipeline[3][39]_lut_out = C1_differentiator[3][39] $ C1_pipeline[2][39] $ !C1_pipeline[3][39]_carry_eqn;
C1_pipeline[3][39] = DFFEAS(C1_pipeline[3][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L849 is cic_decim:cic_decim_i|pipeline[3][39]~2217
--operation mode is arithmetic

C1L849 = CARRY(C1_differentiator[3][39] & (!C1L847 # !C1_pipeline[2][39]) # !C1_differentiator[3][39] & !C1_pipeline[2][39] & !C1L847);


--AB1_product[25] is halfband_decim:hbd_i|mult:mult|product[25]
--operation mode is normal

AB1_product[25]_lut_out = LB23L28;
AB1_product[25] = DFFEAS(AB1_product[25]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][39] is cic_decim:cic_decim_q|pipeline[3][39]
--operation mode is arithmetic

C2_pipeline[3][39]_carry_eqn = C2L849;
C2_pipeline[3][39]_lut_out = C2_differentiator[3][39] $ C2_pipeline[2][39] $ !C2_pipeline[3][39]_carry_eqn;
C2_pipeline[3][39] = DFFEAS(C2_pipeline[3][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L851 is cic_decim:cic_decim_q|pipeline[3][39]~2231
--operation mode is arithmetic

C2L851 = CARRY(C2_differentiator[3][39] & (!C2L849 # !C2_pipeline[2][39]) # !C2_differentiator[3][39] & !C2_pipeline[2][39] & !C2L849);


--AB2_product[25] is halfband_decim:hbd_q|mult:mult|product[25]
--operation mode is normal

AB2_product[25]_lut_out = LB47L28;
AB2_product[25] = DFFEAS(AB2_product[25]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][31] is cic_decim:cic_decim_i|pipeline[3][31]
--operation mode is arithmetic

C1_pipeline[3][31]_carry_eqn = C1L831;
C1_pipeline[3][31]_lut_out = C1_differentiator[3][31] $ C1_pipeline[2][31] $ !C1_pipeline[3][31]_carry_eqn;
C1_pipeline[3][31] = DFFEAS(C1_pipeline[3][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L833 is cic_decim:cic_decim_i|pipeline[3][31]~2221
--operation mode is arithmetic

C1L833 = CARRY(C1_differentiator[3][31] & (!C1L831 # !C1_pipeline[2][31]) # !C1_differentiator[3][31] & !C1_pipeline[2][31] & !C1L831);


--AB1_product[17] is halfband_decim:hbd_i|mult:mult|product[17]
--operation mode is normal

AB1_product[17]_lut_out = LB23L30;
AB1_product[17] = DFFEAS(AB1_product[17]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][31] is cic_decim:cic_decim_q|pipeline[3][31]
--operation mode is arithmetic

C2_pipeline[3][31]_carry_eqn = C2L833;
C2_pipeline[3][31]_lut_out = C2_differentiator[3][31] $ C2_pipeline[2][31] $ !C2_pipeline[3][31]_carry_eqn;
C2_pipeline[3][31] = DFFEAS(C2_pipeline[3][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L835 is cic_decim:cic_decim_q|pipeline[3][31]~2235
--operation mode is arithmetic

C2L835 = CARRY(C2_differentiator[3][31] & (!C2L833 # !C2_pipeline[2][31]) # !C2_differentiator[3][31] & !C2_pipeline[2][31] & !C2L833);


--AB2_product[17] is halfband_decim:hbd_q|mult:mult|product[17]
--operation mode is normal

AB2_product[17]_lut_out = LB47L30;
AB2_product[17] = DFFEAS(AB2_product[17]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][40] is cic_decim:cic_decim_i|pipeline[3][40]
--operation mode is arithmetic

C1_pipeline[3][40]_carry_eqn = C1L849;
C1_pipeline[3][40]_lut_out = C1_differentiator[3][40] $ C1_pipeline[2][40] $ C1_pipeline[3][40]_carry_eqn;
C1_pipeline[3][40] = DFFEAS(C1_pipeline[3][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L851 is cic_decim:cic_decim_i|pipeline[3][40]~2225
--operation mode is arithmetic

C1L851 = CARRY(C1_differentiator[3][40] & C1_pipeline[2][40] & !C1L849 # !C1_differentiator[3][40] & (C1_pipeline[2][40] # !C1L849));


--AB1_product[26] is halfband_decim:hbd_i|mult:mult|product[26]
--operation mode is normal

AB1_product[26]_lut_out = LB23L32;
AB1_product[26] = DFFEAS(AB1_product[26]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][40] is cic_decim:cic_decim_q|pipeline[3][40]
--operation mode is arithmetic

C2_pipeline[3][40]_carry_eqn = C2L851;
C2_pipeline[3][40]_lut_out = C2_differentiator[3][40] $ C2_pipeline[2][40] $ C2_pipeline[3][40]_carry_eqn;
C2_pipeline[3][40] = DFFEAS(C2_pipeline[3][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L853 is cic_decim:cic_decim_q|pipeline[3][40]~2239
--operation mode is arithmetic

C2L853 = CARRY(C2_differentiator[3][40] & C2_pipeline[2][40] & !C2L851 # !C2_differentiator[3][40] & (C2_pipeline[2][40] # !C2L851));


--AB2_product[26] is halfband_decim:hbd_q|mult:mult|product[26]
--operation mode is normal

AB2_product[26]_lut_out = LB47L32;
AB2_product[26] = DFFEAS(AB2_product[26]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][32] is cic_decim:cic_decim_i|pipeline[3][32]
--operation mode is arithmetic

C1_pipeline[3][32]_carry_eqn = C1L833;
C1_pipeline[3][32]_lut_out = C1_differentiator[3][32] $ C1_pipeline[2][32] $ C1_pipeline[3][32]_carry_eqn;
C1_pipeline[3][32] = DFFEAS(C1_pipeline[3][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L835 is cic_decim:cic_decim_i|pipeline[3][32]~2229
--operation mode is arithmetic

C1L835 = CARRY(C1_differentiator[3][32] & C1_pipeline[2][32] & !C1L833 # !C1_differentiator[3][32] & (C1_pipeline[2][32] # !C1L833));


--AB1_product[18] is halfband_decim:hbd_i|mult:mult|product[18]
--operation mode is normal

AB1_product[18]_lut_out = LB23L34;
AB1_product[18] = DFFEAS(AB1_product[18]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][32] is cic_decim:cic_decim_q|pipeline[3][32]
--operation mode is arithmetic

C2_pipeline[3][32]_carry_eqn = C2L835;
C2_pipeline[3][32]_lut_out = C2_differentiator[3][32] $ C2_pipeline[2][32] $ C2_pipeline[3][32]_carry_eqn;
C2_pipeline[3][32] = DFFEAS(C2_pipeline[3][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L837 is cic_decim:cic_decim_q|pipeline[3][32]~2243
--operation mode is arithmetic

C2L837 = CARRY(C2_differentiator[3][32] & C2_pipeline[2][32] & !C2L835 # !C2_differentiator[3][32] & (C2_pipeline[2][32] # !C2L835));


--AB2_product[18] is halfband_decim:hbd_q|mult:mult|product[18]
--operation mode is normal

AB2_product[18]_lut_out = LB47L34;
AB2_product[18] = DFFEAS(AB2_product[18]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][41] is cic_decim:cic_decim_i|pipeline[3][41]
--operation mode is arithmetic

C1_pipeline[3][41]_carry_eqn = C1L851;
C1_pipeline[3][41]_lut_out = C1_differentiator[3][41] $ C1_pipeline[2][41] $ !C1_pipeline[3][41]_carry_eqn;
C1_pipeline[3][41] = DFFEAS(C1_pipeline[3][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L853 is cic_decim:cic_decim_i|pipeline[3][41]~2233
--operation mode is arithmetic

C1L853 = CARRY(C1_differentiator[3][41] & (!C1L851 # !C1_pipeline[2][41]) # !C1_differentiator[3][41] & !C1_pipeline[2][41] & !C1L851);


--AB1_product[27] is halfband_decim:hbd_i|mult:mult|product[27]
--operation mode is normal

AB1_product[27]_lut_out = LB23L36;
AB1_product[27] = DFFEAS(AB1_product[27]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][41] is cic_decim:cic_decim_q|pipeline[3][41]
--operation mode is arithmetic

C2_pipeline[3][41]_carry_eqn = C2L853;
C2_pipeline[3][41]_lut_out = C2_differentiator[3][41] $ C2_pipeline[2][41] $ !C2_pipeline[3][41]_carry_eqn;
C2_pipeline[3][41] = DFFEAS(C2_pipeline[3][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L855 is cic_decim:cic_decim_q|pipeline[3][41]~2247
--operation mode is arithmetic

C2L855 = CARRY(C2_differentiator[3][41] & (!C2L853 # !C2_pipeline[2][41]) # !C2_differentiator[3][41] & !C2_pipeline[2][41] & !C2L853);


--AB2_product[27] is halfband_decim:hbd_q|mult:mult|product[27]
--operation mode is normal

AB2_product[27]_lut_out = LB47L36;
AB2_product[27] = DFFEAS(AB2_product[27]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][33] is cic_decim:cic_decim_i|pipeline[3][33]
--operation mode is arithmetic

C1_pipeline[3][33]_carry_eqn = C1L835;
C1_pipeline[3][33]_lut_out = C1_differentiator[3][33] $ C1_pipeline[2][33] $ !C1_pipeline[3][33]_carry_eqn;
C1_pipeline[3][33] = DFFEAS(C1_pipeline[3][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L837 is cic_decim:cic_decim_i|pipeline[3][33]~2237
--operation mode is arithmetic

C1L837 = CARRY(C1_differentiator[3][33] & (!C1L835 # !C1_pipeline[2][33]) # !C1_differentiator[3][33] & !C1_pipeline[2][33] & !C1L835);


--AB1_product[19] is halfband_decim:hbd_i|mult:mult|product[19]
--operation mode is normal

AB1_product[19]_lut_out = LB23L38;
AB1_product[19] = DFFEAS(AB1_product[19]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][33] is cic_decim:cic_decim_q|pipeline[3][33]
--operation mode is arithmetic

C2_pipeline[3][33]_carry_eqn = C2L837;
C2_pipeline[3][33]_lut_out = C2_differentiator[3][33] $ C2_pipeline[2][33] $ !C2_pipeline[3][33]_carry_eqn;
C2_pipeline[3][33] = DFFEAS(C2_pipeline[3][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L839 is cic_decim:cic_decim_q|pipeline[3][33]~2251
--operation mode is arithmetic

C2L839 = CARRY(C2_differentiator[3][33] & (!C2L837 # !C2_pipeline[2][33]) # !C2_differentiator[3][33] & !C2_pipeline[2][33] & !C2L837);


--AB2_product[19] is halfband_decim:hbd_q|mult:mult|product[19]
--operation mode is normal

AB2_product[19]_lut_out = LB47L38;
AB2_product[19] = DFFEAS(AB2_product[19]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][42] is cic_decim:cic_decim_i|pipeline[3][42]
--operation mode is arithmetic

C1_pipeline[3][42]_carry_eqn = C1L853;
C1_pipeline[3][42]_lut_out = C1_differentiator[3][42] $ C1_pipeline[2][42] $ C1_pipeline[3][42]_carry_eqn;
C1_pipeline[3][42] = DFFEAS(C1_pipeline[3][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L855 is cic_decim:cic_decim_i|pipeline[3][42]~2241
--operation mode is arithmetic

C1L855 = CARRY(C1_differentiator[3][42] & C1_pipeline[2][42] & !C1L853 # !C1_differentiator[3][42] & (C1_pipeline[2][42] # !C1L853));


--AB1_product[28] is halfband_decim:hbd_i|mult:mult|product[28]
--operation mode is normal

AB1_product[28]_lut_out = LB23L40;
AB1_product[28] = DFFEAS(AB1_product[28]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][42] is cic_decim:cic_decim_q|pipeline[3][42]
--operation mode is arithmetic

C2_pipeline[3][42]_carry_eqn = C2L855;
C2_pipeline[3][42]_lut_out = C2_differentiator[3][42] $ C2_pipeline[2][42] $ C2_pipeline[3][42]_carry_eqn;
C2_pipeline[3][42] = DFFEAS(C2_pipeline[3][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L857 is cic_decim:cic_decim_q|pipeline[3][42]~2255
--operation mode is arithmetic

C2L857 = CARRY(C2_differentiator[3][42] & C2_pipeline[2][42] & !C2L855 # !C2_differentiator[3][42] & (C2_pipeline[2][42] # !C2L855));


--AB2_product[28] is halfband_decim:hbd_q|mult:mult|product[28]
--operation mode is normal

AB2_product[28]_lut_out = LB47L40;
AB2_product[28] = DFFEAS(AB2_product[28]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][34] is cic_decim:cic_decim_i|pipeline[3][34]
--operation mode is arithmetic

C1_pipeline[3][34]_carry_eqn = C1L837;
C1_pipeline[3][34]_lut_out = C1_differentiator[3][34] $ C1_pipeline[2][34] $ C1_pipeline[3][34]_carry_eqn;
C1_pipeline[3][34] = DFFEAS(C1_pipeline[3][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L839 is cic_decim:cic_decim_i|pipeline[3][34]~2245
--operation mode is arithmetic

C1L839 = CARRY(C1_differentiator[3][34] & C1_pipeline[2][34] & !C1L837 # !C1_differentiator[3][34] & (C1_pipeline[2][34] # !C1L837));


--AB1_product[20] is halfband_decim:hbd_i|mult:mult|product[20]
--operation mode is normal

AB1_product[20]_lut_out = LB23L42;
AB1_product[20] = DFFEAS(AB1_product[20]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][34] is cic_decim:cic_decim_q|pipeline[3][34]
--operation mode is arithmetic

C2_pipeline[3][34]_carry_eqn = C2L839;
C2_pipeline[3][34]_lut_out = C2_differentiator[3][34] $ C2_pipeline[2][34] $ C2_pipeline[3][34]_carry_eqn;
C2_pipeline[3][34] = DFFEAS(C2_pipeline[3][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L841 is cic_decim:cic_decim_q|pipeline[3][34]~2259
--operation mode is arithmetic

C2L841 = CARRY(C2_differentiator[3][34] & C2_pipeline[2][34] & !C2L839 # !C2_differentiator[3][34] & (C2_pipeline[2][34] # !C2L839));


--AB2_product[20] is halfband_decim:hbd_q|mult:mult|product[20]
--operation mode is normal

AB2_product[20]_lut_out = LB47L42;
AB2_product[20] = DFFEAS(AB2_product[20]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB1_product[29] is halfband_decim:hbd_i|mult:mult|product[29]
--operation mode is normal

AB1_product[29]_lut_out = LB23L44;
AB1_product[29] = DFFEAS(AB1_product[29]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--AB2_product[29] is halfband_decim:hbd_q|mult:mult|product[29]
--operation mode is normal

AB2_product[29]_lut_out = LB47L44;
AB2_product[29] = DFFEAS(AB2_product[29]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][35] is cic_decim:cic_decim_i|pipeline[3][35]
--operation mode is arithmetic

C1_pipeline[3][35]_carry_eqn = C1L839;
C1_pipeline[3][35]_lut_out = C1_differentiator[3][35] $ C1_pipeline[2][35] $ !C1_pipeline[3][35]_carry_eqn;
C1_pipeline[3][35] = DFFEAS(C1_pipeline[3][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L841 is cic_decim:cic_decim_i|pipeline[3][35]~2249
--operation mode is arithmetic

C1L841 = CARRY(C1_differentiator[3][35] & (!C1L839 # !C1_pipeline[2][35]) # !C1_differentiator[3][35] & !C1_pipeline[2][35] & !C1L839);


--AB1_product[21] is halfband_decim:hbd_i|mult:mult|product[21]
--operation mode is normal

AB1_product[21]_lut_out = LB23L46;
AB1_product[21] = DFFEAS(AB1_product[21]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][35] is cic_decim:cic_decim_q|pipeline[3][35]
--operation mode is arithmetic

C2_pipeline[3][35]_carry_eqn = C2L841;
C2_pipeline[3][35]_lut_out = C2_differentiator[3][35] $ C2_pipeline[2][35] $ !C2_pipeline[3][35]_carry_eqn;
C2_pipeline[3][35] = DFFEAS(C2_pipeline[3][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L843 is cic_decim:cic_decim_q|pipeline[3][35]~2263
--operation mode is arithmetic

C2L843 = CARRY(C2_differentiator[3][35] & (!C2L841 # !C2_pipeline[2][35]) # !C2_differentiator[3][35] & !C2_pipeline[2][35] & !C2L841);


--AB2_product[21] is halfband_decim:hbd_q|mult:mult|product[21]
--operation mode is normal

AB2_product[21]_lut_out = LB47L46;
AB2_product[21] = DFFEAS(AB2_product[21]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C2_pipeline[3][36] is cic_decim:cic_decim_q|pipeline[3][36]
--operation mode is arithmetic

C2_pipeline[3][36]_carry_eqn = C2L843;
C2_pipeline[3][36]_lut_out = C2_differentiator[3][36] $ C2_pipeline[2][36] $ C2_pipeline[3][36]_carry_eqn;
C2_pipeline[3][36] = DFFEAS(C2_pipeline[3][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L845 is cic_decim:cic_decim_q|pipeline[3][36]~2267
--operation mode is arithmetic

C2L845 = CARRY(C2_differentiator[3][36] & C2_pipeline[2][36] & !C2L843 # !C2_differentiator[3][36] & (C2_pipeline[2][36] # !C2L843));


--AB2_product[22] is halfband_decim:hbd_q|mult:mult|product[22]
--operation mode is normal

AB2_product[22]_lut_out = LB47L48;
AB2_product[22] = DFFEAS(AB2_product[22]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--C1_pipeline[3][36] is cic_decim:cic_decim_i|pipeline[3][36]
--operation mode is arithmetic

C1_pipeline[3][36]_carry_eqn = C1L841;
C1_pipeline[3][36]_lut_out = C1_differentiator[3][36] $ C1_pipeline[2][36] $ C1_pipeline[3][36]_carry_eqn;
C1_pipeline[3][36] = DFFEAS(C1_pipeline[3][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L843 is cic_decim:cic_decim_i|pipeline[3][36]~2253
--operation mode is arithmetic

C1L843 = CARRY(C1_differentiator[3][36] & C1_pipeline[2][36] & !C1L841 # !C1_differentiator[3][36] & (C1_pipeline[2][36] # !C1L841));


--AB1_product[22] is halfband_decim:hbd_i|mult:mult|product[22]
--operation mode is normal

AB1_product[22]_lut_out = LB23L48;
AB1_product[22] = DFFEAS(AB1_product[22]_lut_out, clock, VCC, , , , , !D2_mult_en, );


--V1_dffe11a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[8]
--operation mode is normal

V1_dffe11a[8]_lut_out = R1_power_modified_counter_values[8];
V1_dffe11a[8] = DFFEAS(V1_dffe11a[8]_lut_out, data_flag, VCC, , , , , , );


--reset_count[8] is reset_count[8]
--operation mode is arithmetic

reset_count[8]_carry_eqn = A1L186;
reset_count[8]_lut_out = reset_count[8] $ (!reset_count[8]_carry_eqn);
reset_count[8] = DFFEAS(reset_count[8]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L188 is reset_count[8]~99
--operation mode is arithmetic

A1L188 = CARRY(reset_count[8] & (!A1L186));


--V1_dffe11a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[6]
--operation mode is normal

V1_dffe11a[6]_lut_out = R1_power_modified_counter_values[6];
V1_dffe11a[6] = DFFEAS(V1_dffe11a[6]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[7]
--operation mode is normal

V1_dffe11a[7]_lut_out = R1_power_modified_counter_values[7];
V1_dffe11a[7] = DFFEAS(V1_dffe11a[7]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[0]
--operation mode is normal

V1_dffe11a[0]_lut_out = R1_power_modified_counter_values[0];
V1_dffe11a[0] = DFFEAS(V1_dffe11a[0]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[1]
--operation mode is normal

V1_dffe11a[1]_lut_out = R1_power_modified_counter_values[1];
V1_dffe11a[1] = DFFEAS(V1_dffe11a[1]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[2]
--operation mode is normal

V1_dffe11a[2]_lut_out = R1_power_modified_counter_values[2];
V1_dffe11a[2] = DFFEAS(V1_dffe11a[2]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[3]
--operation mode is normal

V1_dffe11a[3]_lut_out = R1_power_modified_counter_values[3];
V1_dffe11a[3] = DFFEAS(V1_dffe11a[3]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[4]
--operation mode is normal

V1_dffe11a[4]_lut_out = R1_power_modified_counter_values[4];
V1_dffe11a[4] = DFFEAS(V1_dffe11a[4]_lut_out, data_flag, VCC, , , , , , );


--V1_dffe11a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_2e8:dffpipe_ws_dgrp|dffpipe_se9:dffpipe10|dffe11a[5]
--operation mode is normal

V1_dffe11a[5]_lut_out = R1_power_modified_counter_values[5];
V1_dffe11a[5] = DFFEAS(V1_dffe11a[5]_lut_out, data_flag, VCC, , , , , , );


--U1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0]
--operation mode is normal

U1_dffe7a[0]_lut_out = H1_write_delay_cycle[0];
U1_dffe7a[0] = DFFEAS(U1_dffe7a[0]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2]
--operation mode is normal

U1_dffe7a[2]_lut_out = H1_write_delay_cycle[2];
U1_dffe7a[2] = DFFEAS(U1_dffe7a[2]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3]
--operation mode is normal

U1_dffe7a[3]_lut_out = H1_write_delay_cycle[3];
U1_dffe7a[3] = DFFEAS(U1_dffe7a[3]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4]
--operation mode is normal

U1_dffe7a[4]_lut_out = H1_write_delay_cycle[4];
U1_dffe7a[4] = DFFEAS(U1_dffe7a[4]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5]
--operation mode is normal

U1_dffe7a[5]_lut_out = H1_write_delay_cycle[5];
U1_dffe7a[5] = DFFEAS(U1_dffe7a[5]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6]
--operation mode is normal

U1_dffe7a[6]_lut_out = H1_write_delay_cycle[6];
U1_dffe7a[6] = DFFEAS(U1_dffe7a[6]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7]
--operation mode is normal

U1_dffe7a[7]_lut_out = H1_write_delay_cycle[7];
U1_dffe7a[7] = DFFEAS(U1_dffe7a[7]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8]
--operation mode is normal

U1_dffe7a[8]_lut_out = H1_write_delay_cycle[8];
U1_dffe7a[8] = DFFEAS(U1_dffe7a[8]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[10]
--operation mode is normal

U1_dffe7a[10]_lut_out = H1_write_delay_cycle[10];
U1_dffe7a[10] = DFFEAS(U1_dffe7a[10]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9]
--operation mode is normal

U1_dffe7a[9]_lut_out = H1_write_delay_cycle[9];
U1_dffe7a[9] = DFFEAS(U1_dffe7a[9]_lut_out, Tx_read_clock, VCC, , , , , , );


--U1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|alt_synch_pipe_1e8:dffpipe_rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1]
--operation mode is normal

U1_dffe7a[1]_lut_out = H1_write_delay_cycle[1];
U1_dffe7a[1] = DFFEAS(U1_dffe7a[1]_lut_out, Tx_read_clock, VCC, , , , , , );


--C1_differentiator[3][43] is cic_decim:cic_decim_i|differentiator[3][43]
--operation mode is normal

C1_differentiator[3][43]_lut_out = C1_pipeline[2][43] & clk_enable;
C1_differentiator[3][43] = DFFEAS(C1_differentiator[3][43]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][43] is cic_decim:cic_decim_i|pipeline[2][43]
--operation mode is normal

C1_pipeline[2][43]_carry_eqn = C1L795;
C1_pipeline[2][43]_lut_out = C1_differentiator[2][43] $ C1_pipeline[1][43] $ !C1_pipeline[2][43]_carry_eqn;
C1_pipeline[2][43] = DFFEAS(C1_pipeline[2][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--C2L760 is cic_decim:cic_decim_q|pipeline[2][24]~2270
--operation mode is normal

C2L760 = clock & A1L135 & A1L136 # !clk_enable;


--LB23L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is normal

LB23L17_carry_eqn = LB23L45;
LB23L17 = LB20L25 $ LB17L9 $ !LB23L17_carry_eqn;


--C1_differentiator[3][37] is cic_decim:cic_decim_i|differentiator[3][37]
--operation mode is normal

C1_differentiator[3][37]_lut_out = C1_pipeline[2][37] & clk_enable;
C1_differentiator[3][37] = DFFEAS(C1_differentiator[3][37]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][37] is cic_decim:cic_decim_i|pipeline[2][37]
--operation mode is arithmetic

C1_pipeline[2][37]_carry_eqn = C1L783;
C1_pipeline[2][37]_lut_out = C1_differentiator[2][37] $ C1_pipeline[1][37] $ !C1_pipeline[2][37]_carry_eqn;
C1_pipeline[2][37] = DFFEAS(C1_pipeline[2][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L785 is cic_decim:cic_decim_i|pipeline[2][37]~2261
--operation mode is arithmetic

C1L785 = CARRY(C1_differentiator[2][37] & (!C1L783 # !C1_pipeline[1][37]) # !C1_differentiator[2][37] & !C1_pipeline[1][37] & !C1L783);


--LB23L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB23L18_carry_eqn = LB23L49;
LB23L18 = LB20L25 $ LB17L10 $ LB23L18_carry_eqn;

--LB23L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

LB23L19 = CARRY(LB20L25 & !LB17L10 & !LB23L49 # !LB20L25 & (!LB23L49 # !LB17L10));


--C2_differentiator[3][37] is cic_decim:cic_decim_q|differentiator[3][37]
--operation mode is normal

C2_differentiator[3][37]_lut_out = C2_pipeline[2][37] & clk_enable;
C2_differentiator[3][37] = DFFEAS(C2_differentiator[3][37]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][37] is cic_decim:cic_decim_q|pipeline[2][37]
--operation mode is arithmetic

C2_pipeline[2][37]_carry_eqn = C2L785;
C2_pipeline[2][37]_lut_out = C2_differentiator[2][37] $ C2_pipeline[1][37] $ !C2_pipeline[2][37]_carry_eqn;
C2_pipeline[2][37] = DFFEAS(C2_pipeline[2][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L787 is cic_decim:cic_decim_q|pipeline[2][37]~2272
--operation mode is arithmetic

C2L787 = CARRY(C2_differentiator[2][37] & (!C2L785 # !C2_pipeline[1][37]) # !C2_differentiator[2][37] & !C2_pipeline[1][37] & !C2L785);


--LB47L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB47L17_carry_eqn = LB47L49;
LB47L17 = LB44L25 $ LB41L9 $ LB47L17_carry_eqn;

--LB47L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB47L18 = CARRY(LB44L25 & !LB41L9 & !LB47L49 # !LB44L25 & (!LB47L49 # !LB41L9));


--C2_differentiator[3][43] is cic_decim:cic_decim_q|differentiator[3][43]
--operation mode is normal

C2_differentiator[3][43]_lut_out = C2_pipeline[2][43] & clk_enable;
C2_differentiator[3][43] = DFFEAS(C2_differentiator[3][43]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][43] is cic_decim:cic_decim_q|pipeline[2][43]
--operation mode is normal

C2_pipeline[2][43]_carry_eqn = C2L797;
C2_pipeline[2][43]_lut_out = C2_differentiator[2][43] $ C2_pipeline[1][43] $ !C2_pipeline[2][43]_carry_eqn;
C2_pipeline[2][43] = DFFEAS(C2_pipeline[2][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--LB47L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is normal

LB47L19_carry_eqn = LB47L45;
LB47L19 = LB44L25 $ LB41L11 $ !LB47L19_carry_eqn;


--Y1_sum[31] is halfband_decim:hbd_i|acc:acc|sum[31]
--operation mode is arithmetic

Y1_sum[31]_carry_eqn = Y1L64;
Y1_sum[31]_lut_out = AB1_product[30] $ Y1_sum[31] $ Y1_sum[31]_carry_eqn;
Y1_sum[31] = DFFEAS(Y1_sum[31]_lut_out, clock, VCC, , Y1L22, AB1_product[30], , !clk_enable, D2_start_d4);

--Y1L66 is halfband_decim:hbd_i|acc:acc|sum[31]~922
--operation mode is arithmetic

Y1L66 = CARRY(AB1_product[30] & !Y1_sum[31] & !Y1L64 # !AB1_product[30] & (!Y1L64 # !Y1_sum[31]));


--C1_differentiator[3][28] is cic_decim:cic_decim_i|differentiator[3][28]
--operation mode is normal

C1_differentiator[3][28]_lut_out = C1_pipeline[2][28] & clk_enable;
C1_differentiator[3][28] = DFFEAS(C1_differentiator[3][28]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][28] is cic_decim:cic_decim_i|pipeline[2][28]
--operation mode is arithmetic

C1_pipeline[2][28]_carry_eqn = C1L765;
C1_pipeline[2][28]_lut_out = C1_differentiator[2][28] $ C1_pipeline[1][28] $ C1_pipeline[2][28]_carry_eqn;
C1_pipeline[2][28] = DFFEAS(C1_pipeline[2][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L767 is cic_decim:cic_decim_i|pipeline[2][28]~2265
--operation mode is arithmetic

C1L767 = CARRY(C1_differentiator[2][28] & C1_pipeline[1][28] & !C1L765 # !C1_differentiator[2][28] & (C1_pipeline[1][28] # !C1L765));


--C1L800 is cic_decim:cic_decim_i|pipeline[3][28]~2270
--operation mode is arithmetic

C1L800 = CARRY(C1_differentiator[3][27] & (!C1L801 # !C1_pipeline[2][27]) # !C1_differentiator[3][27] & !C1_pipeline[2][27] & !C1L801);


--LB23L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB23L20_carry_eqn = LB23L8;
LB23L20 = LB20L26 $ LB17L12 $ !LB23L20_carry_eqn;

--LB23L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB23L21 = CARRY(LB20L26 & (LB17L12 # !LB23L8) # !LB20L26 & LB17L12 & !LB23L8);


--BB1_sum[1] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[1]
--operation mode is arithmetic

BB1_sum[1]_carry_eqn = BB1L36;
BB1_sum[1]_lut_out = BB1L1 $ (BB1_sum[1]_carry_eqn);
BB1_sum[1] = DFFEAS(BB1_sum[1]_lut_out, clock, VCC, , , , , , );

--BB1L38 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[1]~177
--operation mode is arithmetic

BB1L38 = CARRY(!BB1L36 # !BB1L1);


--BB1_sum[0] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[0]
--operation mode is arithmetic

BB1_sum[0]_lut_out = BB1L66 $ BB1L6;
BB1_sum[0] = DFFEAS(BB1_sum[0]_lut_out, clock, VCC, , , , , , );

--BB1L36 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[0]~181
--operation mode is arithmetic

BB1L36 = CARRY(BB1L66 & BB1L6);


--Z2_data[0] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[0]
--operation mode is normal

Z2_data[0]_lut_out = !D2_phase[0] & !D2_phase[1];
Z2_data[0] = DFFEAS(Z2_data[0]_lut_out, clock, VCC, , , , , , );


--GB10L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~21
--operation mode is normal

GB10L1 = BB1_sum[1] $ (BB1_sum[0] & Z2_data[0]);


--D1_mult_en_pre is halfband_decim:hbd_i|mult_en_pre
--operation mode is normal

D1_mult_en_pre_lut_out = !A1L195;
D1_mult_en_pre = DFFEAS(D1_mult_en_pre_lut_out, clock, VCC, , , , , , );


--Z2_data[1] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[1]
--operation mode is normal

Z2_data[1]_lut_out = D2_phase[1];
Z2_data[1] = DFFEAS(Z2_data[1]_lut_out, clock, VCC, , , , , , );


--GB1L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~138
--operation mode is normal

GB1L1 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[1]);


--GB1L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0
--operation mode is normal

GB1L16 = BB1_sum[1] & (!BB1_sum[0] & !Z2_data[0]);


--LB14L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB14L5_carry_eqn = LB14L4;
LB14L5 = GB12L2 $ GB1L2 $ !LB14L5_carry_eqn;

--LB14L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB14L6 = CARRY(GB12L2 & (GB1L2 # !LB14L4) # !GB12L2 & GB1L2 & !LB14L4);


--BB1_sum[3] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[3]
--operation mode is arithmetic

BB1_sum[3]_carry_eqn = BB1L40;
BB1_sum[3]_lut_out = BB1L8 $ (BB1_sum[3]_carry_eqn);
BB1_sum[3] = DFFEAS(BB1_sum[3]_lut_out, clock, VCC, , , , , , );

--BB1L42 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[3]~185
--operation mode is arithmetic

BB1L42 = CARRY(!BB1L40 # !BB1L8);


--BB1_sum[2] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[2]
--operation mode is arithmetic

BB1_sum[2]_carry_eqn = BB1L38;
BB1_sum[2]_lut_out = BB1L10 $ (!BB1_sum[2]_carry_eqn);
BB1_sum[2] = DFFEAS(BB1_sum[2]_lut_out, clock, VCC, , , , , , );

--BB1L40 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[2]~189
--operation mode is arithmetic

BB1L40 = CARRY(BB1L10 & (!BB1L38));


--FB1L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|pp_carry_node[1]~107
--operation mode is normal

FB1L1 = BB1_sum[3] & (!BB1_sum[2] # !BB1_sum[1]);


--LB14L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB14L7_carry_eqn = LB14L6;
LB14L7 = GB9L3 $ GB1L3 $ !LB14L7_carry_eqn;

--LB14L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB14L8 = CARRY(GB9L3 & (!LB14L6 # !GB1L3) # !GB9L3 & !GB1L3 & !LB14L6);


--LB14L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB14L9_carry_eqn = LB14L8;
LB14L9 = GB9L5 $ GB1L4 $ LB14L9_carry_eqn;

--LB14L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB14L10 = CARRY(GB9L5 & GB1L4 & !LB14L8 # !GB9L5 & (GB1L4 # !LB14L8));


--LB11L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is arithmetic

LB11L1 = GB14L2 $ FB1L2;

--LB11L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is arithmetic

LB11L2 = CARRY(GB14L2 & FB1L2);


--LB14L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB14L11_carry_eqn = LB14L10;
LB14L11 = GB9L7 $ GB1L5 $ !LB14L11_carry_eqn;

--LB14L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB14L12 = CARRY(GB9L7 & (!LB14L10 # !GB1L5) # !GB9L7 & !GB1L5 & !LB14L10);


--LB11L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

LB11L3_carry_eqn = LB11L2;
LB11L3 = LB11L3_carry_eqn $ (GB8L29 # GB8L2);

--LB11L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

LB11L4 = CARRY(!GB8L29 & !GB8L2 # !LB11L2);


--LB20L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196
--operation mode is arithmetic

LB20L9_carry_eqn = LB20L8;
LB20L9 = LB14L13 $ LB11L5 $ !LB20L9_carry_eqn;

--LB20L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
--operation mode is arithmetic

LB20L10 = CARRY(LB14L13 & (LB11L5 # !LB20L8) # !LB14L13 & LB11L5 & !LB20L8);


--BB1_sum[7] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[7]
--operation mode is arithmetic

BB1_sum[7]_carry_eqn = BB1L48;
BB1_sum[7]_lut_out = BB1L12 $ (BB1_sum[7]_carry_eqn);
BB1_sum[7] = DFFEAS(BB1_sum[7]_lut_out, clock, VCC, , , , , , );

--BB1L50 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[7]~193
--operation mode is arithmetic

BB1L50 = CARRY(!BB1L48 # !BB1L12);


--BB1_sum[6] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[6]
--operation mode is arithmetic

BB1_sum[6]_carry_eqn = BB1L46;
BB1_sum[6]_lut_out = BB1L14 $ (!BB1_sum[6]_carry_eqn);
BB1_sum[6] = DFFEAS(BB1_sum[6]_lut_out, clock, VCC, , , , , , );

--BB1L48 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[6]~197
--operation mode is arithmetic

BB1L48 = CARRY(BB1L14 & (!BB1L46));


--BB1_sum[5] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[5]
--operation mode is arithmetic

BB1_sum[5]_carry_eqn = BB1L44;
BB1_sum[5]_lut_out = BB1L16 $ (BB1_sum[5]_carry_eqn);
BB1_sum[5] = DFFEAS(BB1_sum[5]_lut_out, clock, VCC, , , , , , );

--BB1L46 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[5]~201
--operation mode is arithmetic

BB1L46 = CARRY(!BB1L44 # !BB1L16);


--FB1L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|pp_carry_node[3]~108
--operation mode is normal

FB1L3 = BB1_sum[7] & (!BB1_sum[5] # !BB1_sum[6]);


--LB20L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201
--operation mode is arithmetic

LB20L11_carry_eqn = LB20L24;
LB20L11 = LB14L15 $ LB11L7 $ LB20L11_carry_eqn;

--LB20L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
--operation mode is arithmetic

LB20L12 = CARRY(LB14L15 & !LB11L7 & !LB20L24 # !LB14L15 & (!LB20L24 # !LB11L7));


--LB17L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~168
--operation mode is arithmetic

LB17L1_carry_eqn = LB17L8;
LB17L1 = LB8L5 $ (LB17L1_carry_eqn);

--LB17L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB17L2 = CARRY(!LB17L8 # !LB8L5);


--LB20L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206
--operation mode is arithmetic

LB20L13_carry_eqn = LB20L12;
LB20L13 = LB14L17 $ LB11L9 $ !LB20L13_carry_eqn;

--LB20L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is arithmetic

LB20L14 = CARRY(LB14L17 & (LB11L9 # !LB20L12) # !LB14L17 & LB11L9 & !LB20L12);


--LB17L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~173
--operation mode is arithmetic

LB17L3_carry_eqn = LB17L2;
LB17L3 = LB8L7 $ LB5L1 $ !LB17L3_carry_eqn;

--LB17L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB17L4 = CARRY(LB8L7 & (LB5L1 # !LB17L2) # !LB8L7 & LB5L1 & !LB17L2);


--LB20L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211
--operation mode is arithmetic

LB20L15_carry_eqn = LB20L14;
LB20L15 = LB14L19 $ LB11L11 $ LB20L15_carry_eqn;

--LB20L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

LB20L16 = CARRY(LB14L19 & !LB11L11 & !LB20L14 # !LB14L19 & (!LB20L14 # !LB11L11));


--LB17L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~178
--operation mode is arithmetic

LB17L5_carry_eqn = LB17L4;
LB17L5 = LB8L9 $ LB5L3 $ LB17L5_carry_eqn;

--LB17L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB17L6 = CARRY(LB8L9 & !LB5L3 & !LB17L4 # !LB8L9 & (!LB17L4 # !LB5L3));


--LB20L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216
--operation mode is arithmetic

LB20L17_carry_eqn = LB20L10;
LB20L17 = LB14L21 $ LB11L13 $ LB20L17_carry_eqn;

--LB20L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

LB20L18 = CARRY(LB14L21 & !LB11L13 & !LB20L10 # !LB14L21 & (!LB20L10 # !LB11L13));


--LB20L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221
--operation mode is arithmetic

LB20L19_carry_eqn = LB20L18;
LB20L19 = LB14L23 $ LB11L15 $ !LB20L19_carry_eqn;

--LB20L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

LB20L20 = CARRY(LB14L23 & (LB11L15 # !LB20L18) # !LB14L23 & LB11L15 & !LB20L18);


--LB8L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is arithmetic

LB8L1 = GB18L2 $ FB1L4;

--LB8L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is arithmetic

LB8L2 = CARRY(GB18L2 & FB1L4);


--LB20L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226
--operation mode is arithmetic

LB20L21_carry_eqn = LB20L20;
LB20L21 = LB14L25 $ LB11L17 $ LB20L21_carry_eqn;

--LB20L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
--operation mode is arithmetic

LB20L22 = CARRY(LB14L25 & !LB11L17 & !LB20L20 # !LB14L25 & (!LB20L20 # !LB11L17));


--LB8L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

LB8L3_carry_eqn = LB8L2;
LB8L3 = LB8L3_carry_eqn $ (GB6L29 # GB6L2);

--LB8L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

LB8L4 = CARRY(!GB6L29 & !GB6L2 # !LB8L2);


--LB20L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231
--operation mode is arithmetic

LB20L23_carry_eqn = LB20L22;
LB20L23 = LB14L27 $ LB11L19 $ !LB20L23_carry_eqn;

--LB20L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
--operation mode is arithmetic

LB20L24 = CARRY(LB14L27 & (LB11L19 # !LB20L22) # !LB14L27 & LB11L19 & !LB20L22);


--LB17L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
--operation mode is arithmetic

LB17L7 = LB8L11 $ FB1L5;

--LB17L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB17L8 = CARRY(LB8L11 & FB1L5);


--C1_differentiator[3][29] is cic_decim:cic_decim_i|differentiator[3][29]
--operation mode is normal

C1_differentiator[3][29]_lut_out = C1_pipeline[2][29] & clk_enable;
C1_differentiator[3][29] = DFFEAS(C1_differentiator[3][29]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][29] is cic_decim:cic_decim_i|pipeline[2][29]
--operation mode is arithmetic

C1_pipeline[2][29]_carry_eqn = C1L767;
C1_pipeline[2][29]_lut_out = C1_differentiator[2][29] $ C1_pipeline[1][29] $ !C1_pipeline[2][29]_carry_eqn;
C1_pipeline[2][29] = DFFEAS(C1_pipeline[2][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L769 is cic_decim:cic_decim_i|pipeline[2][29]~2274
--operation mode is arithmetic

C1L769 = CARRY(C1_differentiator[2][29] & (!C1L767 # !C1_pipeline[1][29]) # !C1_differentiator[2][29] & !C1_pipeline[1][29] & !C1L767);


--LB23L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB23L22_carry_eqn = LB23L21;
LB23L22 = LB20L28 $ LB17L14 $ LB23L22_carry_eqn;

--LB23L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB23L23 = CARRY(LB20L28 & !LB17L14 & !LB23L21 # !LB20L28 & (!LB23L21 # !LB17L14));


--Y2_sum[31] is halfband_decim:hbd_q|acc:acc|sum[31]
--operation mode is arithmetic

Y2_sum[31]_carry_eqn = Y2L63;
Y2_sum[31]_lut_out = AB2_product[30] $ Y2_sum[31] $ Y2_sum[31]_carry_eqn;
Y2_sum[31] = DFFEAS(Y2_sum[31]_lut_out, clock, VCC, , Y1L22, AB2_product[30], , !clk_enable, D2_start_d4);

--Y2L65 is halfband_decim:hbd_q|acc:acc|sum[31]~911
--operation mode is arithmetic

Y2L65 = CARRY(AB2_product[30] & !Y2_sum[31] & !Y2L63 # !AB2_product[30] & (!Y2L63 # !Y2_sum[31]));


--C2_differentiator[3][28] is cic_decim:cic_decim_q|differentiator[3][28]
--operation mode is normal

C2_differentiator[3][28]_lut_out = C2_pipeline[2][28] & clk_enable;
C2_differentiator[3][28] = DFFEAS(C2_differentiator[3][28]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][28] is cic_decim:cic_decim_q|pipeline[2][28]
--operation mode is arithmetic

C2_pipeline[2][28]_carry_eqn = C2L767;
C2_pipeline[2][28]_lut_out = C2_differentiator[2][28] $ C2_pipeline[1][28] $ C2_pipeline[2][28]_carry_eqn;
C2_pipeline[2][28] = DFFEAS(C2_pipeline[2][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L769 is cic_decim:cic_decim_q|pipeline[2][28]~2280
--operation mode is arithmetic

C2L769 = CARRY(C2_differentiator[2][28] & C2_pipeline[1][28] & !C2L767 # !C2_differentiator[2][28] & (C2_pipeline[1][28] # !C2L767));


--C2L802 is cic_decim:cic_decim_q|pipeline[3][28]~2285
--operation mode is arithmetic

C2L802 = CARRY(C2_differentiator[3][27] & (!C2L803 # !C2_pipeline[2][27]) # !C2_differentiator[3][27] & !C2_pipeline[2][27] & !C2L803);


--LB47L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB47L20_carry_eqn = LB47L8;
LB47L20 = LB44L26 $ LB41L12 $ !LB47L20_carry_eqn;

--LB47L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB47L21 = CARRY(LB44L26 & (LB41L12 # !LB47L8) # !LB44L26 & LB41L12 & !LB47L8);


--BB2_sum[1] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[1]
--operation mode is arithmetic

BB2_sum[1]_carry_eqn = BB2L36;
BB2_sum[1]_lut_out = BB2L1 $ (BB2_sum[1]_carry_eqn);
BB2_sum[1] = DFFEAS(BB2_sum[1]_lut_out, clock, VCC, , , , , , );

--BB2L38 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[1]~177
--operation mode is arithmetic

BB2L38 = CARRY(!BB2L36 # !BB2L1);


--BB2_sum[0] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[0]
--operation mode is arithmetic

BB2_sum[0]_lut_out = BB2L66 $ BB2L6;
BB2_sum[0] = DFFEAS(BB2_sum[0]_lut_out, clock, VCC, , , , , , );

--BB2L36 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[0]~181
--operation mode is arithmetic

BB2L36 = CARRY(BB2L66 & BB2L6);


--GB35L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~21
--operation mode is normal

GB35L1 = BB2_sum[1] $ (BB2_sum[0] & Z2_data[0]);


--GB26L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~138
--operation mode is normal

GB26L1 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[1]);


--GB26L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0
--operation mode is normal

GB26L16 = BB2_sum[1] & (!BB2_sum[0] & !Z2_data[0]);


--LB38L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB38L5_carry_eqn = LB38L4;
LB38L5 = GB37L2 $ GB26L2 $ !LB38L5_carry_eqn;

--LB38L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB38L6 = CARRY(GB37L2 & (GB26L2 # !LB38L4) # !GB37L2 & GB26L2 & !LB38L4);


--BB2_sum[3] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[3]
--operation mode is arithmetic

BB2_sum[3]_carry_eqn = BB2L40;
BB2_sum[3]_lut_out = BB2L8 $ (BB2_sum[3]_carry_eqn);
BB2_sum[3] = DFFEAS(BB2_sum[3]_lut_out, clock, VCC, , , , , , );

--BB2L42 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[3]~185
--operation mode is arithmetic

BB2L42 = CARRY(!BB2L40 # !BB2L8);


--BB2_sum[2] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[2]
--operation mode is arithmetic

BB2_sum[2]_carry_eqn = BB2L38;
BB2_sum[2]_lut_out = BB2L10 $ (!BB2_sum[2]_carry_eqn);
BB2_sum[2] = DFFEAS(BB2_sum[2]_lut_out, clock, VCC, , , , , , );

--BB2L40 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[2]~189
--operation mode is arithmetic

BB2L40 = CARRY(BB2L10 & (!BB2L38));


--FB2L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|pp_carry_node[1]~107
--operation mode is normal

FB2L1 = BB2_sum[3] & (!BB2_sum[2] # !BB2_sum[1]);


--LB38L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB38L7_carry_eqn = LB38L6;
LB38L7 = GB34L3 $ GB26L3 $ !LB38L7_carry_eqn;

--LB38L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB38L8 = CARRY(GB34L3 & (!LB38L6 # !GB26L3) # !GB34L3 & !GB26L3 & !LB38L6);


--LB38L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB38L9_carry_eqn = LB38L8;
LB38L9 = GB34L5 $ GB26L4 $ LB38L9_carry_eqn;

--LB38L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB38L10 = CARRY(GB34L5 & GB26L4 & !LB38L8 # !GB34L5 & (GB26L4 # !LB38L8));


--LB35L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is arithmetic

LB35L1 = GB39L2 $ FB2L2;

--LB35L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is arithmetic

LB35L2 = CARRY(GB39L2 & FB2L2);


--LB38L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB38L11_carry_eqn = LB38L10;
LB38L11 = GB34L7 $ GB26L5 $ !LB38L11_carry_eqn;

--LB38L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB38L12 = CARRY(GB34L7 & (!LB38L10 # !GB26L5) # !GB34L7 & !GB26L5 & !LB38L10);


--LB35L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

LB35L3_carry_eqn = LB35L2;
LB35L3 = LB35L3_carry_eqn $ (GB33L29 # GB33L2);

--LB35L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

LB35L4 = CARRY(!GB33L29 & !GB33L2 # !LB35L2);


--LB44L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196
--operation mode is arithmetic

LB44L9_carry_eqn = LB44L8;
LB44L9 = LB38L13 $ LB35L5 $ !LB44L9_carry_eqn;

--LB44L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
--operation mode is arithmetic

LB44L10 = CARRY(LB38L13 & (LB35L5 # !LB44L8) # !LB38L13 & LB35L5 & !LB44L8);


--BB2_sum[7] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[7]
--operation mode is arithmetic

BB2_sum[7]_carry_eqn = BB2L48;
BB2_sum[7]_lut_out = BB2L12 $ (BB2_sum[7]_carry_eqn);
BB2_sum[7] = DFFEAS(BB2_sum[7]_lut_out, clock, VCC, , , , , , );

--BB2L50 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[7]~193
--operation mode is arithmetic

BB2L50 = CARRY(!BB2L48 # !BB2L12);


--BB2_sum[6] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[6]
--operation mode is arithmetic

BB2_sum[6]_carry_eqn = BB2L46;
BB2_sum[6]_lut_out = BB2L14 $ (!BB2_sum[6]_carry_eqn);
BB2_sum[6] = DFFEAS(BB2_sum[6]_lut_out, clock, VCC, , , , , , );

--BB2L48 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[6]~197
--operation mode is arithmetic

BB2L48 = CARRY(BB2L14 & (!BB2L46));


--BB2_sum[5] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[5]
--operation mode is arithmetic

BB2_sum[5]_carry_eqn = BB2L44;
BB2_sum[5]_lut_out = BB2L16 $ (BB2_sum[5]_carry_eqn);
BB2_sum[5] = DFFEAS(BB2_sum[5]_lut_out, clock, VCC, , , , , , );

--BB2L46 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[5]~201
--operation mode is arithmetic

BB2L46 = CARRY(!BB2L44 # !BB2L16);


--FB2L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|pp_carry_node[3]~108
--operation mode is normal

FB2L3 = BB2_sum[7] & (!BB2_sum[5] # !BB2_sum[6]);


--LB44L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201
--operation mode is arithmetic

LB44L11_carry_eqn = LB44L24;
LB44L11 = LB38L15 $ LB35L7 $ LB44L11_carry_eqn;

--LB44L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
--operation mode is arithmetic

LB44L12 = CARRY(LB38L15 & !LB35L7 & !LB44L24 # !LB38L15 & (!LB44L24 # !LB35L7));


--LB41L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~168
--operation mode is arithmetic

LB41L1_carry_eqn = LB41L8;
LB41L1 = LB32L5 $ (LB41L1_carry_eqn);

--LB41L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB41L2 = CARRY(!LB41L8 # !LB32L5);


--LB44L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206
--operation mode is arithmetic

LB44L13_carry_eqn = LB44L12;
LB44L13 = LB38L17 $ LB35L9 $ !LB44L13_carry_eqn;

--LB44L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is arithmetic

LB44L14 = CARRY(LB38L17 & (LB35L9 # !LB44L12) # !LB38L17 & LB35L9 & !LB44L12);


--LB41L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~173
--operation mode is arithmetic

LB41L3_carry_eqn = LB41L2;
LB41L3 = LB32L7 $ LB29L1 $ !LB41L3_carry_eqn;

--LB41L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB41L4 = CARRY(LB32L7 & (LB29L1 # !LB41L2) # !LB32L7 & LB29L1 & !LB41L2);


--LB44L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211
--operation mode is arithmetic

LB44L15_carry_eqn = LB44L14;
LB44L15 = LB38L19 $ LB35L11 $ LB44L15_carry_eqn;

--LB44L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

LB44L16 = CARRY(LB38L19 & !LB35L11 & !LB44L14 # !LB38L19 & (!LB44L14 # !LB35L11));


--LB41L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~178
--operation mode is arithmetic

LB41L5_carry_eqn = LB41L4;
LB41L5 = LB32L9 $ LB29L3 $ LB41L5_carry_eqn;

--LB41L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB41L6 = CARRY(LB32L9 & !LB29L3 & !LB41L4 # !LB32L9 & (!LB41L4 # !LB29L3));


--LB44L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216
--operation mode is arithmetic

LB44L17_carry_eqn = LB44L10;
LB44L17 = LB38L21 $ LB35L13 $ LB44L17_carry_eqn;

--LB44L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

LB44L18 = CARRY(LB38L21 & !LB35L13 & !LB44L10 # !LB38L21 & (!LB44L10 # !LB35L13));


--LB44L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221
--operation mode is arithmetic

LB44L19_carry_eqn = LB44L18;
LB44L19 = LB38L23 $ LB35L15 $ !LB44L19_carry_eqn;

--LB44L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

LB44L20 = CARRY(LB38L23 & (LB35L15 # !LB44L18) # !LB38L23 & LB35L15 & !LB44L18);


--LB32L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is arithmetic

LB32L1 = GB43L2 $ FB2L4;

--LB32L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is arithmetic

LB32L2 = CARRY(GB43L2 & FB2L4);


--LB44L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226
--operation mode is arithmetic

LB44L21_carry_eqn = LB44L20;
LB44L21 = LB38L25 $ LB35L17 $ LB44L21_carry_eqn;

--LB44L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
--operation mode is arithmetic

LB44L22 = CARRY(LB38L25 & !LB35L17 & !LB44L20 # !LB38L25 & (!LB44L20 # !LB35L17));


--LB32L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

LB32L3_carry_eqn = LB32L2;
LB32L3 = LB32L3_carry_eqn $ (GB31L30 # GB31L2);

--LB32L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

LB32L4 = CARRY(!GB31L30 & !GB31L2 # !LB32L2);


--LB44L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231
--operation mode is arithmetic

LB44L23_carry_eqn = LB44L22;
LB44L23 = LB38L27 $ LB35L19 $ !LB44L23_carry_eqn;

--LB44L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
--operation mode is arithmetic

LB44L24 = CARRY(LB38L27 & (LB35L19 # !LB44L22) # !LB38L27 & LB35L19 & !LB44L22);


--LB41L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
--operation mode is arithmetic

LB41L7 = LB32L11 $ FB2L5;

--LB41L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB41L8 = CARRY(LB32L11 & FB2L5);


--C2_differentiator[3][29] is cic_decim:cic_decim_q|differentiator[3][29]
--operation mode is normal

C2_differentiator[3][29]_lut_out = C2_pipeline[2][29] & clk_enable;
C2_differentiator[3][29] = DFFEAS(C2_differentiator[3][29]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][29] is cic_decim:cic_decim_q|pipeline[2][29]
--operation mode is arithmetic

C2_pipeline[2][29]_carry_eqn = C2L769;
C2_pipeline[2][29]_lut_out = C2_differentiator[2][29] $ C2_pipeline[1][29] $ !C2_pipeline[2][29]_carry_eqn;
C2_pipeline[2][29] = DFFEAS(C2_pipeline[2][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L771 is cic_decim:cic_decim_q|pipeline[2][29]~2289
--operation mode is arithmetic

C2L771 = CARRY(C2_differentiator[2][29] & (!C2L769 # !C2_pipeline[1][29]) # !C2_differentiator[2][29] & !C2_pipeline[1][29] & !C2L769);


--LB47L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB47L22_carry_eqn = LB47L21;
LB47L22 = LB44L28 $ LB41L14 $ LB47L22_carry_eqn;

--LB47L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB47L23 = CARRY(LB44L28 & !LB41L14 & !LB47L21 # !LB44L28 & (!LB47L21 # !LB41L14));


--C1_differentiator[3][38] is cic_decim:cic_decim_i|differentiator[3][38]
--operation mode is normal

C1_differentiator[3][38]_lut_out = C1_pipeline[2][38] & clk_enable;
C1_differentiator[3][38] = DFFEAS(C1_differentiator[3][38]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][38] is cic_decim:cic_decim_i|pipeline[2][38]
--operation mode is arithmetic

C1_pipeline[2][38]_carry_eqn = C1L785;
C1_pipeline[2][38]_lut_out = C1_differentiator[2][38] $ C1_pipeline[1][38] $ C1_pipeline[2][38]_carry_eqn;
C1_pipeline[2][38] = DFFEAS(C1_pipeline[2][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L787 is cic_decim:cic_decim_i|pipeline[2][38]~2278
--operation mode is arithmetic

C1L787 = CARRY(C1_differentiator[2][38] & C1_pipeline[1][38] & !C1L785 # !C1_differentiator[2][38] & (C1_pipeline[1][38] # !C1L785));


--LB23L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260
--operation mode is arithmetic

LB23L24_carry_eqn = LB23L19;
LB23L24 = LB20L25 $ LB17L16 $ !LB23L24_carry_eqn;

--LB23L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~262
--operation mode is arithmetic

LB23L25 = CARRY(LB20L25 & (LB17L16 # !LB23L19) # !LB20L25 & LB17L16 & !LB23L19);


--C2_differentiator[3][38] is cic_decim:cic_decim_q|differentiator[3][38]
--operation mode is normal

C2_differentiator[3][38]_lut_out = C2_pipeline[2][38] & clk_enable;
C2_differentiator[3][38] = DFFEAS(C2_differentiator[3][38]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][38] is cic_decim:cic_decim_q|pipeline[2][38]
--operation mode is arithmetic

C2_pipeline[2][38]_carry_eqn = C2L787;
C2_pipeline[2][38]_lut_out = C2_differentiator[2][38] $ C2_pipeline[1][38] $ C2_pipeline[2][38]_carry_eqn;
C2_pipeline[2][38] = DFFEAS(C2_pipeline[2][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L789 is cic_decim:cic_decim_q|pipeline[2][38]~2293
--operation mode is arithmetic

C2L789 = CARRY(C2_differentiator[2][38] & C2_pipeline[1][38] & !C2L787 # !C2_differentiator[2][38] & (C2_pipeline[1][38] # !C2L787));


--LB47L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260
--operation mode is arithmetic

LB47L24_carry_eqn = LB47L18;
LB47L24 = LB44L25 $ LB41L16 $ !LB47L24_carry_eqn;

--LB47L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~262
--operation mode is arithmetic

LB47L25 = CARRY(LB44L25 & (LB41L16 # !LB47L18) # !LB44L25 & LB41L16 & !LB47L18);


--C1_differentiator[3][30] is cic_decim:cic_decim_i|differentiator[3][30]
--operation mode is normal

C1_differentiator[3][30]_lut_out = C1_pipeline[2][30] & clk_enable;
C1_differentiator[3][30] = DFFEAS(C1_differentiator[3][30]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][30] is cic_decim:cic_decim_i|pipeline[2][30]
--operation mode is arithmetic

C1_pipeline[2][30]_carry_eqn = C1L769;
C1_pipeline[2][30]_lut_out = C1_differentiator[2][30] $ C1_pipeline[1][30] $ C1_pipeline[2][30]_carry_eqn;
C1_pipeline[2][30] = DFFEAS(C1_pipeline[2][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L771 is cic_decim:cic_decim_i|pipeline[2][30]~2282
--operation mode is arithmetic

C1L771 = CARRY(C1_differentiator[2][30] & C1_pipeline[1][30] & !C1L769 # !C1_differentiator[2][30] & (C1_pipeline[1][30] # !C1L769));


--LB23L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265
--operation mode is arithmetic

LB23L26_carry_eqn = LB23L23;
LB23L26 = LB20L30 $ LB17L18 $ !LB23L26_carry_eqn;

--LB23L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~267
--operation mode is arithmetic

LB23L27 = CARRY(LB20L30 & (LB17L18 # !LB23L23) # !LB20L30 & LB17L18 & !LB23L23);


--C2_differentiator[3][30] is cic_decim:cic_decim_q|differentiator[3][30]
--operation mode is normal

C2_differentiator[3][30]_lut_out = C2_pipeline[2][30] & clk_enable;
C2_differentiator[3][30] = DFFEAS(C2_differentiator[3][30]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][30] is cic_decim:cic_decim_q|pipeline[2][30]
--operation mode is arithmetic

C2_pipeline[2][30]_carry_eqn = C2L771;
C2_pipeline[2][30]_lut_out = C2_differentiator[2][30] $ C2_pipeline[1][30] $ C2_pipeline[2][30]_carry_eqn;
C2_pipeline[2][30] = DFFEAS(C2_pipeline[2][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L773 is cic_decim:cic_decim_q|pipeline[2][30]~2297
--operation mode is arithmetic

C2L773 = CARRY(C2_differentiator[2][30] & C2_pipeline[1][30] & !C2L771 # !C2_differentiator[2][30] & (C2_pipeline[1][30] # !C2L771));


--LB47L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265
--operation mode is arithmetic

LB47L26_carry_eqn = LB47L23;
LB47L26 = LB44L30 $ LB41L18 $ !LB47L26_carry_eqn;

--LB47L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~267
--operation mode is arithmetic

LB47L27 = CARRY(LB44L30 & (LB41L18 # !LB47L23) # !LB44L30 & LB41L18 & !LB47L23);


--C1_differentiator[3][39] is cic_decim:cic_decim_i|differentiator[3][39]
--operation mode is normal

C1_differentiator[3][39]_lut_out = C1_pipeline[2][39] & clk_enable;
C1_differentiator[3][39] = DFFEAS(C1_differentiator[3][39]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][39] is cic_decim:cic_decim_i|pipeline[2][39]
--operation mode is arithmetic

C1_pipeline[2][39]_carry_eqn = C1L787;
C1_pipeline[2][39]_lut_out = C1_differentiator[2][39] $ C1_pipeline[1][39] $ !C1_pipeline[2][39]_carry_eqn;
C1_pipeline[2][39] = DFFEAS(C1_pipeline[2][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L789 is cic_decim:cic_decim_i|pipeline[2][39]~2286
--operation mode is arithmetic

C1L789 = CARRY(C1_differentiator[2][39] & (!C1L787 # !C1_pipeline[1][39]) # !C1_differentiator[2][39] & !C1_pipeline[1][39] & !C1L787);


--LB23L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270
--operation mode is arithmetic

LB23L28_carry_eqn = LB23L25;
LB23L28 = LB20L25 $ LB17L20 $ LB23L28_carry_eqn;

--LB23L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~272
--operation mode is arithmetic

LB23L29 = CARRY(LB20L25 & !LB17L20 & !LB23L25 # !LB20L25 & (!LB23L25 # !LB17L20));


--C2_differentiator[3][39] is cic_decim:cic_decim_q|differentiator[3][39]
--operation mode is normal

C2_differentiator[3][39]_lut_out = C2_pipeline[2][39] & clk_enable;
C2_differentiator[3][39] = DFFEAS(C2_differentiator[3][39]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][39] is cic_decim:cic_decim_q|pipeline[2][39]
--operation mode is arithmetic

C2_pipeline[2][39]_carry_eqn = C2L789;
C2_pipeline[2][39]_lut_out = C2_differentiator[2][39] $ C2_pipeline[1][39] $ !C2_pipeline[2][39]_carry_eqn;
C2_pipeline[2][39] = DFFEAS(C2_pipeline[2][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L791 is cic_decim:cic_decim_q|pipeline[2][39]~2301
--operation mode is arithmetic

C2L791 = CARRY(C2_differentiator[2][39] & (!C2L789 # !C2_pipeline[1][39]) # !C2_differentiator[2][39] & !C2_pipeline[1][39] & !C2L789);


--LB47L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270
--operation mode is arithmetic

LB47L28_carry_eqn = LB47L25;
LB47L28 = LB44L25 $ LB41L20 $ LB47L28_carry_eqn;

--LB47L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~272
--operation mode is arithmetic

LB47L29 = CARRY(LB44L25 & !LB41L20 & !LB47L25 # !LB44L25 & (!LB47L25 # !LB41L20));


--C1_differentiator[3][31] is cic_decim:cic_decim_i|differentiator[3][31]
--operation mode is normal

C1_differentiator[3][31]_lut_out = C1_pipeline[2][31] & clk_enable;
C1_differentiator[3][31] = DFFEAS(C1_differentiator[3][31]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][31] is cic_decim:cic_decim_i|pipeline[2][31]
--operation mode is arithmetic

C1_pipeline[2][31]_carry_eqn = C1L771;
C1_pipeline[2][31]_lut_out = C1_differentiator[2][31] $ C1_pipeline[1][31] $ !C1_pipeline[2][31]_carry_eqn;
C1_pipeline[2][31] = DFFEAS(C1_pipeline[2][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L773 is cic_decim:cic_decim_i|pipeline[2][31]~2290
--operation mode is arithmetic

C1L773 = CARRY(C1_differentiator[2][31] & (!C1L771 # !C1_pipeline[1][31]) # !C1_differentiator[2][31] & !C1_pipeline[1][31] & !C1L771);


--LB23L30 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~275
--operation mode is arithmetic

LB23L30_carry_eqn = LB23L27;
LB23L30 = LB20L32 $ LB17L22 $ LB23L30_carry_eqn;

--LB23L31 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~277
--operation mode is arithmetic

LB23L31 = CARRY(LB20L32 & !LB17L22 & !LB23L27 # !LB20L32 & (!LB23L27 # !LB17L22));


--C2_differentiator[3][31] is cic_decim:cic_decim_q|differentiator[3][31]
--operation mode is normal

C2_differentiator[3][31]_lut_out = C2_pipeline[2][31] & clk_enable;
C2_differentiator[3][31] = DFFEAS(C2_differentiator[3][31]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][31] is cic_decim:cic_decim_q|pipeline[2][31]
--operation mode is arithmetic

C2_pipeline[2][31]_carry_eqn = C2L773;
C2_pipeline[2][31]_lut_out = C2_differentiator[2][31] $ C2_pipeline[1][31] $ !C2_pipeline[2][31]_carry_eqn;
C2_pipeline[2][31] = DFFEAS(C2_pipeline[2][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L775 is cic_decim:cic_decim_q|pipeline[2][31]~2305
--operation mode is arithmetic

C2L775 = CARRY(C2_differentiator[2][31] & (!C2L773 # !C2_pipeline[1][31]) # !C2_differentiator[2][31] & !C2_pipeline[1][31] & !C2L773);


--LB47L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~275
--operation mode is arithmetic

LB47L30_carry_eqn = LB47L27;
LB47L30 = LB44L32 $ LB41L22 $ LB47L30_carry_eqn;

--LB47L31 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~277
--operation mode is arithmetic

LB47L31 = CARRY(LB44L32 & !LB41L22 & !LB47L27 # !LB44L32 & (!LB47L27 # !LB41L22));


--C1_differentiator[3][40] is cic_decim:cic_decim_i|differentiator[3][40]
--operation mode is normal

C1_differentiator[3][40]_lut_out = C1_pipeline[2][40] & clk_enable;
C1_differentiator[3][40] = DFFEAS(C1_differentiator[3][40]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][40] is cic_decim:cic_decim_i|pipeline[2][40]
--operation mode is arithmetic

C1_pipeline[2][40]_carry_eqn = C1L789;
C1_pipeline[2][40]_lut_out = C1_differentiator[2][40] $ C1_pipeline[1][40] $ C1_pipeline[2][40]_carry_eqn;
C1_pipeline[2][40] = DFFEAS(C1_pipeline[2][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L791 is cic_decim:cic_decim_i|pipeline[2][40]~2294
--operation mode is arithmetic

C1L791 = CARRY(C1_differentiator[2][40] & C1_pipeline[1][40] & !C1L789 # !C1_differentiator[2][40] & (C1_pipeline[1][40] # !C1L789));


--LB23L32 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~280
--operation mode is arithmetic

LB23L32_carry_eqn = LB23L29;
LB23L32 = LB20L25 $ LB17L24 $ !LB23L32_carry_eqn;

--LB23L33 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~282
--operation mode is arithmetic

LB23L33 = CARRY(LB20L25 & (LB17L24 # !LB23L29) # !LB20L25 & LB17L24 & !LB23L29);


--C2_differentiator[3][40] is cic_decim:cic_decim_q|differentiator[3][40]
--operation mode is normal

C2_differentiator[3][40]_lut_out = C2_pipeline[2][40] & clk_enable;
C2_differentiator[3][40] = DFFEAS(C2_differentiator[3][40]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][40] is cic_decim:cic_decim_q|pipeline[2][40]
--operation mode is arithmetic

C2_pipeline[2][40]_carry_eqn = C2L791;
C2_pipeline[2][40]_lut_out = C2_differentiator[2][40] $ C2_pipeline[1][40] $ C2_pipeline[2][40]_carry_eqn;
C2_pipeline[2][40] = DFFEAS(C2_pipeline[2][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L793 is cic_decim:cic_decim_q|pipeline[2][40]~2309
--operation mode is arithmetic

C2L793 = CARRY(C2_differentiator[2][40] & C2_pipeline[1][40] & !C2L791 # !C2_differentiator[2][40] & (C2_pipeline[1][40] # !C2L791));


--LB47L32 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~280
--operation mode is arithmetic

LB47L32_carry_eqn = LB47L29;
LB47L32 = LB44L25 $ LB41L24 $ !LB47L32_carry_eqn;

--LB47L33 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~282
--operation mode is arithmetic

LB47L33 = CARRY(LB44L25 & (LB41L24 # !LB47L29) # !LB44L25 & LB41L24 & !LB47L29);


--C1_differentiator[3][32] is cic_decim:cic_decim_i|differentiator[3][32]
--operation mode is normal

C1_differentiator[3][32]_lut_out = C1_pipeline[2][32] & clk_enable;
C1_differentiator[3][32] = DFFEAS(C1_differentiator[3][32]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][32] is cic_decim:cic_decim_i|pipeline[2][32]
--operation mode is arithmetic

C1_pipeline[2][32]_carry_eqn = C1L773;
C1_pipeline[2][32]_lut_out = C1_differentiator[2][32] $ C1_pipeline[1][32] $ C1_pipeline[2][32]_carry_eqn;
C1_pipeline[2][32] = DFFEAS(C1_pipeline[2][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L775 is cic_decim:cic_decim_i|pipeline[2][32]~2298
--operation mode is arithmetic

C1L775 = CARRY(C1_differentiator[2][32] & C1_pipeline[1][32] & !C1L773 # !C1_differentiator[2][32] & (C1_pipeline[1][32] # !C1L773));


--LB23L34 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~285
--operation mode is arithmetic

LB23L34_carry_eqn = LB23L31;
LB23L34 = LB20L34 $ LB17L26 $ !LB23L34_carry_eqn;

--LB23L35 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~287
--operation mode is arithmetic

LB23L35 = CARRY(LB20L34 & (LB17L26 # !LB23L31) # !LB20L34 & LB17L26 & !LB23L31);


--C2_differentiator[3][32] is cic_decim:cic_decim_q|differentiator[3][32]
--operation mode is normal

C2_differentiator[3][32]_lut_out = C2_pipeline[2][32] & clk_enable;
C2_differentiator[3][32] = DFFEAS(C2_differentiator[3][32]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][32] is cic_decim:cic_decim_q|pipeline[2][32]
--operation mode is arithmetic

C2_pipeline[2][32]_carry_eqn = C2L775;
C2_pipeline[2][32]_lut_out = C2_differentiator[2][32] $ C2_pipeline[1][32] $ C2_pipeline[2][32]_carry_eqn;
C2_pipeline[2][32] = DFFEAS(C2_pipeline[2][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L777 is cic_decim:cic_decim_q|pipeline[2][32]~2313
--operation mode is arithmetic

C2L777 = CARRY(C2_differentiator[2][32] & C2_pipeline[1][32] & !C2L775 # !C2_differentiator[2][32] & (C2_pipeline[1][32] # !C2L775));


--LB47L34 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~285
--operation mode is arithmetic

LB47L34_carry_eqn = LB47L31;
LB47L34 = LB44L34 $ LB41L26 $ !LB47L34_carry_eqn;

--LB47L35 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~287
--operation mode is arithmetic

LB47L35 = CARRY(LB44L34 & (LB41L26 # !LB47L31) # !LB44L34 & LB41L26 & !LB47L31);


--C1_differentiator[3][41] is cic_decim:cic_decim_i|differentiator[3][41]
--operation mode is normal

C1_differentiator[3][41]_lut_out = C1_pipeline[2][41] & clk_enable;
C1_differentiator[3][41] = DFFEAS(C1_differentiator[3][41]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][41] is cic_decim:cic_decim_i|pipeline[2][41]
--operation mode is arithmetic

C1_pipeline[2][41]_carry_eqn = C1L791;
C1_pipeline[2][41]_lut_out = C1_differentiator[2][41] $ C1_pipeline[1][41] $ !C1_pipeline[2][41]_carry_eqn;
C1_pipeline[2][41] = DFFEAS(C1_pipeline[2][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L793 is cic_decim:cic_decim_i|pipeline[2][41]~2302
--operation mode is arithmetic

C1L793 = CARRY(C1_differentiator[2][41] & (!C1L791 # !C1_pipeline[1][41]) # !C1_differentiator[2][41] & !C1_pipeline[1][41] & !C1L791);


--LB23L36 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~290
--operation mode is arithmetic

LB23L36_carry_eqn = LB23L33;
LB23L36 = LB20L25 $ LB17L28 $ LB23L36_carry_eqn;

--LB23L37 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~292
--operation mode is arithmetic

LB23L37 = CARRY(LB20L25 & !LB17L28 & !LB23L33 # !LB20L25 & (!LB23L33 # !LB17L28));


--C2_differentiator[3][41] is cic_decim:cic_decim_q|differentiator[3][41]
--operation mode is normal

C2_differentiator[3][41]_lut_out = C2_pipeline[2][41] & clk_enable;
C2_differentiator[3][41] = DFFEAS(C2_differentiator[3][41]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][41] is cic_decim:cic_decim_q|pipeline[2][41]
--operation mode is arithmetic

C2_pipeline[2][41]_carry_eqn = C2L793;
C2_pipeline[2][41]_lut_out = C2_differentiator[2][41] $ C2_pipeline[1][41] $ !C2_pipeline[2][41]_carry_eqn;
C2_pipeline[2][41] = DFFEAS(C2_pipeline[2][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L795 is cic_decim:cic_decim_q|pipeline[2][41]~2317
--operation mode is arithmetic

C2L795 = CARRY(C2_differentiator[2][41] & (!C2L793 # !C2_pipeline[1][41]) # !C2_differentiator[2][41] & !C2_pipeline[1][41] & !C2L793);


--LB47L36 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~290
--operation mode is arithmetic

LB47L36_carry_eqn = LB47L33;
LB47L36 = LB44L25 $ LB41L28 $ LB47L36_carry_eqn;

--LB47L37 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~292
--operation mode is arithmetic

LB47L37 = CARRY(LB44L25 & !LB41L28 & !LB47L33 # !LB44L25 & (!LB47L33 # !LB41L28));


--C1_differentiator[3][33] is cic_decim:cic_decim_i|differentiator[3][33]
--operation mode is normal

C1_differentiator[3][33]_lut_out = C1_pipeline[2][33] & clk_enable;
C1_differentiator[3][33] = DFFEAS(C1_differentiator[3][33]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][33] is cic_decim:cic_decim_i|pipeline[2][33]
--operation mode is arithmetic

C1_pipeline[2][33]_carry_eqn = C1L775;
C1_pipeline[2][33]_lut_out = C1_differentiator[2][33] $ C1_pipeline[1][33] $ !C1_pipeline[2][33]_carry_eqn;
C1_pipeline[2][33] = DFFEAS(C1_pipeline[2][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L777 is cic_decim:cic_decim_i|pipeline[2][33]~2306
--operation mode is arithmetic

C1L777 = CARRY(C1_differentiator[2][33] & (!C1L775 # !C1_pipeline[1][33]) # !C1_differentiator[2][33] & !C1_pipeline[1][33] & !C1L775);


--LB23L38 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~295
--operation mode is arithmetic

LB23L38_carry_eqn = LB23L35;
LB23L38 = LB20L36 $ LB17L30 $ LB23L38_carry_eqn;

--LB23L39 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~297
--operation mode is arithmetic

LB23L39 = CARRY(LB20L36 & !LB17L30 & !LB23L35 # !LB20L36 & (!LB23L35 # !LB17L30));


--C2_differentiator[3][33] is cic_decim:cic_decim_q|differentiator[3][33]
--operation mode is normal

C2_differentiator[3][33]_lut_out = C2_pipeline[2][33] & clk_enable;
C2_differentiator[3][33] = DFFEAS(C2_differentiator[3][33]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][33] is cic_decim:cic_decim_q|pipeline[2][33]
--operation mode is arithmetic

C2_pipeline[2][33]_carry_eqn = C2L777;
C2_pipeline[2][33]_lut_out = C2_differentiator[2][33] $ C2_pipeline[1][33] $ !C2_pipeline[2][33]_carry_eqn;
C2_pipeline[2][33] = DFFEAS(C2_pipeline[2][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L779 is cic_decim:cic_decim_q|pipeline[2][33]~2321
--operation mode is arithmetic

C2L779 = CARRY(C2_differentiator[2][33] & (!C2L777 # !C2_pipeline[1][33]) # !C2_differentiator[2][33] & !C2_pipeline[1][33] & !C2L777);


--LB47L38 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~295
--operation mode is arithmetic

LB47L38_carry_eqn = LB47L35;
LB47L38 = LB44L36 $ LB41L30 $ LB47L38_carry_eqn;

--LB47L39 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~297
--operation mode is arithmetic

LB47L39 = CARRY(LB44L36 & !LB41L30 & !LB47L35 # !LB44L36 & (!LB47L35 # !LB41L30));


--C1_differentiator[3][42] is cic_decim:cic_decim_i|differentiator[3][42]
--operation mode is normal

C1_differentiator[3][42]_lut_out = C1_pipeline[2][42] & clk_enable;
C1_differentiator[3][42] = DFFEAS(C1_differentiator[3][42]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][42] is cic_decim:cic_decim_i|pipeline[2][42]
--operation mode is arithmetic

C1_pipeline[2][42]_carry_eqn = C1L793;
C1_pipeline[2][42]_lut_out = C1_differentiator[2][42] $ C1_pipeline[1][42] $ C1_pipeline[2][42]_carry_eqn;
C1_pipeline[2][42] = DFFEAS(C1_pipeline[2][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L795 is cic_decim:cic_decim_i|pipeline[2][42]~2310
--operation mode is arithmetic

C1L795 = CARRY(C1_differentiator[2][42] & C1_pipeline[1][42] & !C1L793 # !C1_differentiator[2][42] & (C1_pipeline[1][42] # !C1L793));


--LB23L40 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~300
--operation mode is arithmetic

LB23L40_carry_eqn = LB23L37;
LB23L40 = LB20L25 $ LB17L32 $ !LB23L40_carry_eqn;

--LB23L41 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~302
--operation mode is arithmetic

LB23L41 = CARRY(LB20L25 & (LB17L32 # !LB23L37) # !LB20L25 & LB17L32 & !LB23L37);


--C2_differentiator[3][42] is cic_decim:cic_decim_q|differentiator[3][42]
--operation mode is normal

C2_differentiator[3][42]_lut_out = C2_pipeline[2][42] & clk_enable;
C2_differentiator[3][42] = DFFEAS(C2_differentiator[3][42]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][42] is cic_decim:cic_decim_q|pipeline[2][42]
--operation mode is arithmetic

C2_pipeline[2][42]_carry_eqn = C2L795;
C2_pipeline[2][42]_lut_out = C2_differentiator[2][42] $ C2_pipeline[1][42] $ C2_pipeline[2][42]_carry_eqn;
C2_pipeline[2][42] = DFFEAS(C2_pipeline[2][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L797 is cic_decim:cic_decim_q|pipeline[2][42]~2325
--operation mode is arithmetic

C2L797 = CARRY(C2_differentiator[2][42] & C2_pipeline[1][42] & !C2L795 # !C2_differentiator[2][42] & (C2_pipeline[1][42] # !C2L795));


--LB47L40 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~300
--operation mode is arithmetic

LB47L40_carry_eqn = LB47L37;
LB47L40 = LB44L25 $ LB41L32 $ !LB47L40_carry_eqn;

--LB47L41 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~302
--operation mode is arithmetic

LB47L41 = CARRY(LB44L25 & (LB41L32 # !LB47L37) # !LB44L25 & LB41L32 & !LB47L37);


--C1_differentiator[3][34] is cic_decim:cic_decim_i|differentiator[3][34]
--operation mode is normal

C1_differentiator[3][34]_lut_out = C1_pipeline[2][34] & clk_enable;
C1_differentiator[3][34] = DFFEAS(C1_differentiator[3][34]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][34] is cic_decim:cic_decim_i|pipeline[2][34]
--operation mode is arithmetic

C1_pipeline[2][34]_carry_eqn = C1L777;
C1_pipeline[2][34]_lut_out = C1_differentiator[2][34] $ C1_pipeline[1][34] $ C1_pipeline[2][34]_carry_eqn;
C1_pipeline[2][34] = DFFEAS(C1_pipeline[2][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L779 is cic_decim:cic_decim_i|pipeline[2][34]~2314
--operation mode is arithmetic

C1L779 = CARRY(C1_differentiator[2][34] & C1_pipeline[1][34] & !C1L777 # !C1_differentiator[2][34] & (C1_pipeline[1][34] # !C1L777));


--LB23L42 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~305
--operation mode is arithmetic

LB23L42_carry_eqn = LB23L39;
LB23L42 = LB20L38 $ LB17L34 $ !LB23L42_carry_eqn;

--LB23L43 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~307
--operation mode is arithmetic

LB23L43 = CARRY(LB20L38 & (LB17L34 # !LB23L39) # !LB20L38 & LB17L34 & !LB23L39);


--C2_differentiator[3][34] is cic_decim:cic_decim_q|differentiator[3][34]
--operation mode is normal

C2_differentiator[3][34]_lut_out = C2_pipeline[2][34] & clk_enable;
C2_differentiator[3][34] = DFFEAS(C2_differentiator[3][34]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][34] is cic_decim:cic_decim_q|pipeline[2][34]
--operation mode is arithmetic

C2_pipeline[2][34]_carry_eqn = C2L779;
C2_pipeline[2][34]_lut_out = C2_differentiator[2][34] $ C2_pipeline[1][34] $ C2_pipeline[2][34]_carry_eqn;
C2_pipeline[2][34] = DFFEAS(C2_pipeline[2][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L781 is cic_decim:cic_decim_q|pipeline[2][34]~2329
--operation mode is arithmetic

C2L781 = CARRY(C2_differentiator[2][34] & C2_pipeline[1][34] & !C2L779 # !C2_differentiator[2][34] & (C2_pipeline[1][34] # !C2L779));


--LB47L42 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~305
--operation mode is arithmetic

LB47L42_carry_eqn = LB47L39;
LB47L42 = LB44L38 $ LB41L34 $ !LB47L42_carry_eqn;

--LB47L43 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~307
--operation mode is arithmetic

LB47L43 = CARRY(LB44L38 & (LB41L34 # !LB47L39) # !LB44L38 & LB41L34 & !LB47L39);


--LB23L44 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~310
--operation mode is arithmetic

LB23L44_carry_eqn = LB23L41;
LB23L44 = LB20L25 $ LB17L36 $ LB23L44_carry_eqn;

--LB23L45 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~312
--operation mode is arithmetic

LB23L45 = CARRY(LB20L25 & !LB17L36 & !LB23L41 # !LB20L25 & (!LB23L41 # !LB17L36));


--LB47L44 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~310
--operation mode is arithmetic

LB47L44_carry_eqn = LB47L41;
LB47L44 = LB44L25 $ LB41L36 $ LB47L44_carry_eqn;

--LB47L45 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~312
--operation mode is arithmetic

LB47L45 = CARRY(LB44L25 & !LB41L36 & !LB47L41 # !LB44L25 & (!LB47L41 # !LB41L36));


--C1_differentiator[3][35] is cic_decim:cic_decim_i|differentiator[3][35]
--operation mode is normal

C1_differentiator[3][35]_lut_out = C1_pipeline[2][35] & clk_enable;
C1_differentiator[3][35] = DFFEAS(C1_differentiator[3][35]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][35] is cic_decim:cic_decim_i|pipeline[2][35]
--operation mode is arithmetic

C1_pipeline[2][35]_carry_eqn = C1L779;
C1_pipeline[2][35]_lut_out = C1_differentiator[2][35] $ C1_pipeline[1][35] $ !C1_pipeline[2][35]_carry_eqn;
C1_pipeline[2][35] = DFFEAS(C1_pipeline[2][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L781 is cic_decim:cic_decim_i|pipeline[2][35]~2318
--operation mode is arithmetic

C1L781 = CARRY(C1_differentiator[2][35] & (!C1L779 # !C1_pipeline[1][35]) # !C1_differentiator[2][35] & !C1_pipeline[1][35] & !C1L779);


--LB23L46 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~315
--operation mode is arithmetic

LB23L46_carry_eqn = LB23L43;
LB23L46 = LB20L40 $ LB17L38 $ LB23L46_carry_eqn;

--LB23L47 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~317
--operation mode is arithmetic

LB23L47 = CARRY(LB20L40 & !LB17L38 & !LB23L43 # !LB20L40 & (!LB23L43 # !LB17L38));


--C2_differentiator[3][35] is cic_decim:cic_decim_q|differentiator[3][35]
--operation mode is normal

C2_differentiator[3][35]_lut_out = C2_pipeline[2][35] & clk_enable;
C2_differentiator[3][35] = DFFEAS(C2_differentiator[3][35]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][35] is cic_decim:cic_decim_q|pipeline[2][35]
--operation mode is arithmetic

C2_pipeline[2][35]_carry_eqn = C2L781;
C2_pipeline[2][35]_lut_out = C2_differentiator[2][35] $ C2_pipeline[1][35] $ !C2_pipeline[2][35]_carry_eqn;
C2_pipeline[2][35] = DFFEAS(C2_pipeline[2][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L783 is cic_decim:cic_decim_q|pipeline[2][35]~2333
--operation mode is arithmetic

C2L783 = CARRY(C2_differentiator[2][35] & (!C2L781 # !C2_pipeline[1][35]) # !C2_differentiator[2][35] & !C2_pipeline[1][35] & !C2L781);


--LB47L46 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~315
--operation mode is arithmetic

LB47L46_carry_eqn = LB47L43;
LB47L46 = LB44L40 $ LB41L38 $ LB47L46_carry_eqn;

--LB47L47 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~317
--operation mode is arithmetic

LB47L47 = CARRY(LB44L40 & !LB41L38 & !LB47L43 # !LB44L40 & (!LB47L43 # !LB41L38));


--C2_differentiator[3][36] is cic_decim:cic_decim_q|differentiator[3][36]
--operation mode is normal

C2_differentiator[3][36]_lut_out = C2_pipeline[2][36] & clk_enable;
C2_differentiator[3][36] = DFFEAS(C2_differentiator[3][36]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][36] is cic_decim:cic_decim_q|pipeline[2][36]
--operation mode is arithmetic

C2_pipeline[2][36]_carry_eqn = C2L783;
C2_pipeline[2][36]_lut_out = C2_differentiator[2][36] $ C2_pipeline[1][36] $ C2_pipeline[2][36]_carry_eqn;
C2_pipeline[2][36] = DFFEAS(C2_pipeline[2][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L785 is cic_decim:cic_decim_q|pipeline[2][36]~2337
--operation mode is arithmetic

C2L785 = CARRY(C2_differentiator[2][36] & C2_pipeline[1][36] & !C2L783 # !C2_differentiator[2][36] & (C2_pipeline[1][36] # !C2L783));


--LB47L48 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~320
--operation mode is arithmetic

LB47L48_carry_eqn = LB47L47;
LB47L48 = LB44L42 $ LB41L40 $ !LB47L48_carry_eqn;

--LB47L49 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~322
--operation mode is arithmetic

LB47L49 = CARRY(LB44L42 & (LB41L40 # !LB47L47) # !LB44L42 & LB41L40 & !LB47L47);


--C1_differentiator[3][36] is cic_decim:cic_decim_i|differentiator[3][36]
--operation mode is normal

C1_differentiator[3][36]_lut_out = C1_pipeline[2][36] & clk_enable;
C1_differentiator[3][36] = DFFEAS(C1_differentiator[3][36]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][36] is cic_decim:cic_decim_i|pipeline[2][36]
--operation mode is arithmetic

C1_pipeline[2][36]_carry_eqn = C1L781;
C1_pipeline[2][36]_lut_out = C1_differentiator[2][36] $ C1_pipeline[1][36] $ C1_pipeline[2][36]_carry_eqn;
C1_pipeline[2][36] = DFFEAS(C1_pipeline[2][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L783 is cic_decim:cic_decim_i|pipeline[2][36]~2322
--operation mode is arithmetic

C1L783 = CARRY(C1_differentiator[2][36] & C1_pipeline[1][36] & !C1L781 # !C1_differentiator[2][36] & (C1_pipeline[1][36] # !C1L781));


--LB23L48 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~320
--operation mode is arithmetic

LB23L48_carry_eqn = LB23L47;
LB23L48 = LB20L42 $ LB17L40 $ !LB23L48_carry_eqn;

--LB23L49 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~322
--operation mode is arithmetic

LB23L49 = CARRY(LB20L42 & (LB17L40 # !LB23L47) # !LB20L42 & LB17L40 & !LB23L47);


--reset_count[7] is reset_count[7]
--operation mode is arithmetic

reset_count[7]_carry_eqn = A1L184;
reset_count[7]_lut_out = reset_count[7] $ (reset_count[7]_carry_eqn);
reset_count[7] = DFFEAS(reset_count[7]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L186 is reset_count[7]~103
--operation mode is arithmetic

A1L186 = CARRY(!A1L184 # !reset_count[7]);


--H1_write_delay_cycle[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[0]
--operation mode is normal

H1_write_delay_cycle[0]_lut_out = R2_power_modified_counter_values[0];
H1_write_delay_cycle[0] = DFFEAS(H1_write_delay_cycle[0]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[2]
--operation mode is normal

H1_write_delay_cycle[2]_lut_out = R2_power_modified_counter_values[2];
H1_write_delay_cycle[2] = DFFEAS(H1_write_delay_cycle[2]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[3]
--operation mode is normal

H1_write_delay_cycle[3]_lut_out = R2_power_modified_counter_values[3];
H1_write_delay_cycle[3] = DFFEAS(H1_write_delay_cycle[3]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[4]
--operation mode is normal

H1_write_delay_cycle[4]_lut_out = R2_power_modified_counter_values[4];
H1_write_delay_cycle[4] = DFFEAS(H1_write_delay_cycle[4]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[5]
--operation mode is normal

H1_write_delay_cycle[5]_lut_out = R2_power_modified_counter_values[5];
H1_write_delay_cycle[5] = DFFEAS(H1_write_delay_cycle[5]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[6]
--operation mode is normal

H1_write_delay_cycle[6]_lut_out = R2_power_modified_counter_values[6];
H1_write_delay_cycle[6] = DFFEAS(H1_write_delay_cycle[6]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[7]
--operation mode is normal

H1_write_delay_cycle[7]_lut_out = R2_power_modified_counter_values[7];
H1_write_delay_cycle[7] = DFFEAS(H1_write_delay_cycle[7]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[8]
--operation mode is normal

H1_write_delay_cycle[8]_lut_out = R2_power_modified_counter_values[8];
H1_write_delay_cycle[8] = DFFEAS(H1_write_delay_cycle[8]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[10]
--operation mode is normal

H1_write_delay_cycle[10]_lut_out = R2_power_modified_counter_values[10];
H1_write_delay_cycle[10] = DFFEAS(H1_write_delay_cycle[10]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[9]
--operation mode is normal

H1_write_delay_cycle[9]_lut_out = R2_power_modified_counter_values[9];
H1_write_delay_cycle[9] = DFFEAS(H1_write_delay_cycle[9]_lut_out, data_flag, VCC, , , , , , );


--H1_write_delay_cycle[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ld61:auto_generated|write_delay_cycle[1]
--operation mode is normal

H1_write_delay_cycle[1]_lut_out = R2_power_modified_counter_values[1];
H1_write_delay_cycle[1] = DFFEAS(H1_write_delay_cycle[1]_lut_out, data_flag, VCC, , , , , , );


--C1_differentiator[2][43] is cic_decim:cic_decim_i|differentiator[2][43]
--operation mode is normal

C1_differentiator[2][43]_lut_out = C1_pipeline[1][43] & clk_enable;
C1_differentiator[2][43] = DFFEAS(C1_differentiator[2][43]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][43] is cic_decim:cic_decim_i|pipeline[1][43]
--operation mode is normal

C1_pipeline[1][43]_carry_eqn = C1L707;
C1_pipeline[1][43]_lut_out = C1_differentiator[1][43] $ C1_pipeline[0][43] $ !C1_pipeline[1][43]_carry_eqn;
C1_pipeline[1][43] = DFFEAS(C1_pipeline[1][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--LB20L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236
--operation mode is normal

LB20L25_carry_eqn = LB20L43;
LB20L25 = LB14L29 $ LB11L21 $ LB20L25_carry_eqn;


--LB17L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
--operation mode is normal

LB17L9_carry_eqn = LB17L37;
LB17L9 = LB8L13 $ LB5L5 $ !LB17L9_carry_eqn;


--C1_differentiator[2][37] is cic_decim:cic_decim_i|differentiator[2][37]
--operation mode is normal

C1_differentiator[2][37]_lut_out = C1_pipeline[1][37] & clk_enable;
C1_differentiator[2][37] = DFFEAS(C1_differentiator[2][37]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][37] is cic_decim:cic_decim_i|pipeline[1][37]
--operation mode is arithmetic

C1_pipeline[1][37]_carry_eqn = C1L695;
C1_pipeline[1][37]_lut_out = C1_differentiator[1][37] $ C1_pipeline[0][37] $ !C1_pipeline[1][37]_carry_eqn;
C1_pipeline[1][37] = DFFEAS(C1_pipeline[1][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L697 is cic_decim:cic_decim_i|pipeline[1][37]~2330
--operation mode is arithmetic

C1L697 = CARRY(C1_differentiator[1][37] & (!C1L695 # !C1_pipeline[0][37]) # !C1_differentiator[1][37] & !C1_pipeline[0][37] & !C1L695);


--LB17L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
--operation mode is arithmetic

LB17L10_carry_eqn = LB17L41;
LB17L10 = LB8L14 $ LB5L6 $ LB17L10_carry_eqn;

--LB17L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

LB17L11 = CARRY(LB8L14 & !LB5L6 & !LB17L41 # !LB8L14 & (!LB17L41 # !LB5L6));


--C2_differentiator[2][37] is cic_decim:cic_decim_q|differentiator[2][37]
--operation mode is normal

C2_differentiator[2][37]_lut_out = C2_pipeline[1][37] & clk_enable;
C2_differentiator[2][37] = DFFEAS(C2_differentiator[2][37]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][37] is cic_decim:cic_decim_q|pipeline[1][37]
--operation mode is arithmetic

C2_pipeline[1][37]_carry_eqn = C2L696;
C2_pipeline[1][37]_lut_out = C2_differentiator[1][37] $ C2_pipeline[0][37] $ !C2_pipeline[1][37]_carry_eqn;
C2_pipeline[1][37] = DFFEAS(C2_pipeline[1][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L698 is cic_decim:cic_decim_q|pipeline[1][37]~2341
--operation mode is arithmetic

C2L698 = CARRY(C2_differentiator[1][37] & (!C2L696 # !C2_pipeline[0][37]) # !C2_differentiator[1][37] & !C2_pipeline[0][37] & !C2L696);


--LB44L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236
--operation mode is normal

LB44L25_carry_eqn = LB44L43;
LB44L25 = LB38L29 $ LB35L21 $ LB44L25_carry_eqn;


--LB41L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
--operation mode is arithmetic

LB41L9_carry_eqn = LB41L41;
LB41L9 = LB32L13 $ LB29L5 $ LB41L9_carry_eqn;

--LB41L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

LB41L10 = CARRY(LB32L13 & !LB29L5 & !LB41L41 # !LB32L13 & (!LB41L41 # !LB29L5));


--C2_differentiator[2][43] is cic_decim:cic_decim_q|differentiator[2][43]
--operation mode is normal

C2_differentiator[2][43]_lut_out = C2_pipeline[1][43] & clk_enable;
C2_differentiator[2][43] = DFFEAS(C2_differentiator[2][43]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][43] is cic_decim:cic_decim_q|pipeline[1][43]
--operation mode is normal

C2_pipeline[1][43]_carry_eqn = C2L708;
C2_pipeline[1][43]_lut_out = C2_differentiator[1][43] $ C2_pipeline[0][43] $ !C2_pipeline[1][43]_carry_eqn;
C2_pipeline[1][43] = DFFEAS(C2_pipeline[1][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--LB41L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
--operation mode is normal

LB41L11_carry_eqn = LB41L37;
LB41L11 = LB32L15 $ LB29L7 $ !LB41L11_carry_eqn;


--C1_differentiator[2][28] is cic_decim:cic_decim_i|differentiator[2][28]
--operation mode is normal

C1_differentiator[2][28]_lut_out = C1_pipeline[1][28] & clk_enable;
C1_differentiator[2][28] = DFFEAS(C1_differentiator[2][28]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][28] is cic_decim:cic_decim_i|pipeline[1][28]
--operation mode is arithmetic

C1_pipeline[1][28]_carry_eqn = C1L677;
C1_pipeline[1][28]_lut_out = C1_differentiator[1][28] $ C1_pipeline[0][28] $ C1_pipeline[1][28]_carry_eqn;
C1_pipeline[1][28] = DFFEAS(C1_pipeline[1][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L679 is cic_decim:cic_decim_i|pipeline[1][28]~2334
--operation mode is arithmetic

C1L679 = CARRY(C1_differentiator[1][28] & C1_pipeline[0][28] & !C1L677 # !C1_differentiator[1][28] & (C1_pipeline[0][28] # !C1L677));


--C1_pipeline[2][27] is cic_decim:cic_decim_i|pipeline[2][27]
--operation mode is arithmetic

C1_pipeline[2][27]_carry_eqn = C1L763;
C1_pipeline[2][27]_lut_out = C1_differentiator[2][27] $ C1_pipeline[1][27] $ !C1_pipeline[2][27]_carry_eqn;
C1_pipeline[2][27] = DFFEAS(C1_pipeline[2][27]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L765 is cic_decim:cic_decim_i|pipeline[2][27]~2338
--operation mode is arithmetic

C1L765 = CARRY(C1_differentiator[2][27] & (!C1L763 # !C1_pipeline[1][27]) # !C1_differentiator[2][27] & !C1_pipeline[1][27] & !C1L763);


--C1_differentiator[3][27] is cic_decim:cic_decim_i|differentiator[3][27]
--operation mode is normal

C1_differentiator[3][27]_lut_out = C1_pipeline[2][27] & clk_enable;
C1_differentiator[3][27] = DFFEAS(C1_differentiator[3][27]_lut_out, clock, VCC, , C2L760, , , , );


--C1L801 is cic_decim:cic_decim_i|pipeline[3][28]~2343
--operation mode is arithmetic

C1L801 = CARRY(C1_differentiator[3][26] & C1_pipeline[2][26] & !C1L802 # !C1_differentiator[3][26] & (C1_pipeline[2][26] # !C1L802));


--LB20L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241
--operation mode is arithmetic

LB20L26_carry_eqn = LB20L16;
LB20L26 = LB14L30 $ LB11L22 $ !LB20L26_carry_eqn;

--LB20L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
--operation mode is arithmetic

LB20L27 = CARRY(LB14L30 & (LB11L22 # !LB20L16) # !LB14L30 & LB11L22 & !LB20L16);


--LB17L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
--operation mode is arithmetic

LB17L12_carry_eqn = LB17L6;
LB17L12 = LB8L16 $ LB5L8 $ !LB17L12_carry_eqn;

--LB17L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB17L13 = CARRY(LB8L16 & (LB5L8 # !LB17L6) # !LB8L16 & LB5L8 & !LB17L6);


--BB1L1 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~417
--operation mode is arithmetic

BB1L1_carry_eqn = BB1L7;
BB1L1 = NB4_q_b[2] $ NB3_q_b[2] $ !BB1L1_carry_eqn;

--BB1L2 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~419
--operation mode is arithmetic

BB1L2 = CARRY(NB4_q_b[2] & (NB3_q_b[2] # !BB1L7) # !NB4_q_b[2] & NB3_q_b[2] & !BB1L7);


--BB1L3 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~422
--operation mode is normal

BB1L3_carry_eqn = BB1L19;
BB1L3 = NB4_q_b[15] $ NB3_q_b[15] $ !BB1L3_carry_eqn;


--BB1L4 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~427
--operation mode is arithmetic

BB1L4 = NB4_q_b[0] $ NB3_q_b[0];

--BB1L5 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~429
--operation mode is arithmetic

BB1L5 = CARRY(NB4_q_b[0] & NB3_q_b[0]);


--BB1L66 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum~0
--operation mode is normal

BB1L66 = BB1L3 & BB1L4;


--BB1L6 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~432
--operation mode is arithmetic

BB1L6_carry_eqn = BB1L5;
BB1L6 = NB4_q_b[1] $ NB3_q_b[1] $ BB1L6_carry_eqn;

--BB1L7 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~434
--operation mode is arithmetic

BB1L7 = CARRY(NB4_q_b[1] & !NB3_q_b[1] & !BB1L5 # !NB4_q_b[1] & (!BB1L5 # !NB3_q_b[1]));


--D2_phase[0] is halfband_decim:hbd_q|phase[0]
--operation mode is normal

D2_phase[0]_lut_out = D1L42 & clk_enable & (!decimator_strobe # !D2_store_odd);
D2_phase[0] = DFFEAS(D2_phase[0]_lut_out, clock, VCC, , , , , , );


--D2_phase[1] is halfband_decim:hbd_q|phase[1]
--operation mode is normal

D2_phase[1]_lut_out = D1L44 & clk_enable & (!decimator_strobe # !D2_store_odd);
D2_phase[1] = DFFEAS(D2_phase[1]_lut_out, clock, VCC, , , , , , );


--D1_phase[3] is halfband_decim:hbd_i|phase[3]
--operation mode is normal

D1_phase[3]_lut_out = D1L46 & (!decimator_strobe # !D2_store_odd);
D1_phase[3] = DFFEAS(D1_phase[3]_lut_out, clock, VCC, , , VCC, , , !clk_enable);


--D2_phase[2] is halfband_decim:hbd_q|phase[2]
--operation mode is normal

D2_phase[2]_lut_out = D1L47 & clk_enable & (!decimator_strobe # !D2_store_odd);
D2_phase[2] = DFFEAS(D2_phase[2]_lut_out, clock, VCC, , , , , , );


--A1L195 is rtl~112
--operation mode is normal

A1L195 = D1_phase[3] & !D2_phase[0] & !D2_phase[1] & !D2_phase[2];


--GB12L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00035|out_bit[0]~0
--operation mode is normal

GB12L2 = BB1_sum[1] & !BB1_sum[2] & (BB1_sum[3] $ Z2_data[0]) # !BB1_sum[1] & (BB1_sum[3] $ (Z2_data[0] & BB1_sum[2]));


--Z2_data[2] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[2]
--operation mode is normal

Z2_data[2]_lut_out = D2_phase[2] & (!D2_phase[1] # !D2_phase[0]);
Z2_data[2] = DFFEAS(Z2_data[2]_lut_out, clock, VCC, , , , , , );


--GB1L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~13
--operation mode is normal

GB1L2 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[2]) # !BB1_sum[0] & !Z2_data[1] & BB1_sum[1];


--BB1L8 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~437
--operation mode is arithmetic

BB1L8_carry_eqn = BB1L11;
BB1L8 = NB4_q_b[4] $ NB3_q_b[4] $ !BB1L8_carry_eqn;

--BB1L9 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~439
--operation mode is arithmetic

BB1L9 = CARRY(NB4_q_b[4] & (NB3_q_b[4] # !BB1L11) # !NB4_q_b[4] & NB3_q_b[4] & !BB1L11);


--BB1L10 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~442
--operation mode is arithmetic

BB1L10_carry_eqn = BB1L2;
BB1L10 = NB4_q_b[3] $ NB3_q_b[3] $ BB1L10_carry_eqn;

--BB1L11 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~444
--operation mode is arithmetic

BB1L11 = CARRY(NB4_q_b[3] & !NB3_q_b[3] & !BB1L2 # !NB4_q_b[3] & (!BB1L2 # !NB3_q_b[3]));


--GB9L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~1911
--operation mode is normal

GB9L2 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[1]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[1] # !BB1_sum[2]);


--GB12L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00035|_~146
--operation mode is normal

GB12L1 = BB1_sum[3] & (!BB1_sum[1] & !BB1_sum[2]);


--GB9L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|_~5
--operation mode is normal

GB9L1 = BB1_sum[1] & BB1_sum[2] & (!BB1_sum[3]);


--GB9L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~1912
--operation mode is normal

GB9L3 = GB9L2 & (Z2_data[0] & (!GB9L1) # !Z2_data[0] & !GB12L1);


--Z2_data[3] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[3]
--operation mode is normal

Z2_data[3]_lut_out = !D2_phase[0] & (!D2_phase[2] # !D2_phase[1]);
Z2_data[3] = DFFEAS(Z2_data[3]_lut_out, clock, VCC, , , , , , );


--GB1L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[2]~12
--operation mode is normal

GB1L3 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[3]) # !BB1_sum[0] & !Z2_data[2] & BB1_sum[1];


--GB9L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~1913
--operation mode is normal

GB9L4 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[2]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[2] # !BB1_sum[2]);


--GB9L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~1914
--operation mode is normal

GB9L5 = GB9L4 & (Z2_data[1] & (!GB9L1) # !Z2_data[1] & !GB12L1);


--Z2_data[4] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[4]
--operation mode is normal

Z2_data[4]_lut_out = D2_phase[0] & (D2_phase[2] $ !D2_phase[1]) # !D2_phase[0] & D2_phase[2] & !D2_phase[1];
Z2_data[4] = DFFEAS(Z2_data[4]_lut_out, clock, VCC, , , , , , );


--GB1L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[3]~11
--operation mode is normal

GB1L4 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[4]) # !BB1_sum[0] & !Z2_data[3] & BB1_sum[1];


--BB1_sum[4] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[4]
--operation mode is arithmetic

BB1_sum[4]_carry_eqn = BB1L42;
BB1_sum[4]_lut_out = BB1L20 $ (!BB1_sum[4]_carry_eqn);
BB1_sum[4] = DFFEAS(BB1_sum[4]_lut_out, clock, VCC, , , , , , );

--BB1L44 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[4]~205
--operation mode is arithmetic

BB1L44 = CARRY(BB1L20 & (!BB1L42));


--GB14L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00039|out_bit[0]~0
--operation mode is normal

GB14L2 = BB1_sum[3] & !BB1_sum[4] & (BB1_sum[5] $ Z2_data[0]) # !BB1_sum[3] & (BB1_sum[5] $ (Z2_data[0] & BB1_sum[4]));


--FB1L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|pp_carry_node[2]~109
--operation mode is normal

FB1L2 = BB1_sum[5] & (!BB1_sum[4] # !BB1_sum[3]);


--GB9L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~1915
--operation mode is normal

GB9L6 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[3]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[3] # !BB1_sum[2]);


--GB9L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~1916
--operation mode is normal

GB9L7 = GB9L6 & (Z2_data[2] & (!GB9L1) # !Z2_data[2] & !GB12L1);


--Z2_data[5] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[5]
--operation mode is normal

Z2_data[5]_lut_out = D2_phase[1] & D2_phase[0] & D2_phase[2] # !D2_phase[1] & (!D2_phase[2]);
Z2_data[5] = DFFEAS(Z2_data[5]_lut_out, clock, VCC, , , , , , );


--GB1L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[4]~10
--operation mode is normal

GB1L5 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[5]) # !BB1_sum[0] & !Z2_data[4] & BB1_sum[1];


--GB8L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[0]~297
--operation mode is normal

GB8L29 = BB1_sum[3] & BB1_sum[4] & Z2_data[0] & !BB1_sum[5] # !BB1_sum[3] & !BB1_sum[4] & !Z2_data[0] & BB1_sum[5];


--GB8L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|left_bit[0]~624
--operation mode is normal

GB8L2 = BB1_sum[3] & !BB1_sum[4] & (BB1_sum[5] $ Z2_data[1]) # !BB1_sum[3] & BB1_sum[4] & (BB1_sum[5] $ Z2_data[1]);


--LB14L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

LB14L13_carry_eqn = LB14L12;
LB14L13 = GB9L9 $ GB1L6 $ LB14L13_carry_eqn;

--LB14L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

LB14L14 = CARRY(GB9L9 & GB1L6 & !LB14L12 # !GB9L9 & (GB1L6 # !LB14L12));


--LB11L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB11L5_carry_eqn = LB11L4;
LB11L5 = GB16L2 $ GB8L4 $ LB11L5_carry_eqn;

--LB11L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB11L6 = CARRY(GB16L2 & (!LB11L4 # !GB8L4) # !GB16L2 & !GB8L4 & !LB11L4);


--BB1L12 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~447
--operation mode is arithmetic

BB1L12_carry_eqn = BB1L15;
BB1L12 = NB4_q_b[8] $ NB3_q_b[8] $ !BB1L12_carry_eqn;

--BB1L13 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~449
--operation mode is arithmetic

BB1L13 = CARRY(NB4_q_b[8] & (NB3_q_b[8] # !BB1L15) # !NB4_q_b[8] & NB3_q_b[8] & !BB1L15);


--BB1L14 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~452
--operation mode is arithmetic

BB1L14_carry_eqn = BB1L17;
BB1L14 = NB4_q_b[7] $ NB3_q_b[7] $ BB1L14_carry_eqn;

--BB1L15 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~454
--operation mode is arithmetic

BB1L15 = CARRY(NB4_q_b[7] & !NB3_q_b[7] & !BB1L17 # !NB4_q_b[7] & (!BB1L17 # !NB3_q_b[7]));


--BB1L16 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~457
--operation mode is arithmetic

BB1L16_carry_eqn = BB1L21;
BB1L16 = NB4_q_b[6] $ NB3_q_b[6] $ !BB1L16_carry_eqn;

--BB1L17 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~459
--operation mode is arithmetic

BB1L17 = CARRY(NB4_q_b[6] & (NB3_q_b[6] # !BB1L21) # !NB4_q_b[6] & NB3_q_b[6] & !BB1L21);


--LB14L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

LB14L15_carry_eqn = LB14L28;
LB14L15 = GB9L19 $ GB1L11 $ !LB14L15_carry_eqn;

--LB14L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

LB14L16 = CARRY(GB9L19 & (!LB14L28 # !GB1L11) # !GB9L19 & !GB1L11 & !LB14L28);


--LB11L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB11L7_carry_eqn = LB11L20;
LB11L7 = GB8L14 $ GB7L10 $ LB11L7_carry_eqn;

--LB11L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB11L8 = CARRY(GB8L14 & (GB7L10 # !LB11L20) # !GB8L14 & GB7L10 & !LB11L20);


--LB8L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB8L5_carry_eqn = LB8L12;
LB8L5 = GB6L6 $ GB5L2 $ LB8L5_carry_eqn;

--LB8L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB8L6 = CARRY(GB6L6 & (GB5L2 # !LB8L12) # !GB6L6 & GB5L2 & !LB8L12);


--LB14L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB14L17_carry_eqn = LB14L16;
LB14L17 = GB9L21 $ GB1L12 $ LB14L17_carry_eqn;

--LB14L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB14L18 = CARRY(GB9L21 & GB1L12 & !LB14L16 # !GB9L21 & (GB1L12 # !LB14L16));


--LB11L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB11L9_carry_eqn = LB11L8;
LB11L9 = GB8L16 $ GB7L12 $ !LB11L9_carry_eqn;

--LB11L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB11L10 = CARRY(GB8L16 & !GB7L12 & !LB11L8 # !GB8L16 & (!LB11L8 # !GB7L12));


--LB8L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB8L7_carry_eqn = LB8L6;
LB8L7 = GB6L8 $ GB5L4 $ !LB8L7_carry_eqn;

--LB8L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB8L8 = CARRY(GB6L8 & !GB5L4 & !LB8L6 # !GB6L8 & (!LB8L6 # !GB5L4));


--LB5L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~152
--operation mode is arithmetic

LB5L1 = GB22L2 $ FB1L6;

--LB5L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~154
--operation mode is arithmetic

LB5L2 = CARRY(GB22L2 & FB1L6);


--LB14L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB14L19_carry_eqn = LB14L18;
LB14L19 = GB9L23 $ GB1L13 $ !LB14L19_carry_eqn;

--LB14L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB14L20 = CARRY(GB9L23 & (!LB14L18 # !GB1L13) # !GB9L23 & !GB1L13 & !LB14L18);


--LB11L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB11L11_carry_eqn = LB11L10;
LB11L11 = GB8L18 $ GB7L14 $ LB11L11_carry_eqn;

--LB11L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB11L12 = CARRY(GB8L18 & (GB7L14 # !LB11L10) # !GB8L18 & GB7L14 & !LB11L10);


--LB8L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB8L9_carry_eqn = LB8L8;
LB8L9 = GB6L10 $ GB5L6 $ LB8L9_carry_eqn;

--LB8L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB8L10 = CARRY(GB6L10 & (GB5L6 # !LB8L8) # !GB6L10 & GB5L6 & !LB8L8);


--LB5L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~157
--operation mode is arithmetic

LB5L3_carry_eqn = LB5L2;
LB5L3 = LB5L3_carry_eqn $ (GB4L28 # GB4L1);

--LB5L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~159
--operation mode is arithmetic

LB5L4 = CARRY(!GB4L28 & !GB4L1 # !LB5L2);


--LB14L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB14L21_carry_eqn = LB14L14;
LB14L21 = GB9L11 $ GB1L7 $ !LB14L21_carry_eqn;

--LB14L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB14L22 = CARRY(GB9L11 & (!LB14L14 # !GB1L7) # !GB9L11 & !GB1L7 & !LB14L14);


--LB11L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

LB11L13_carry_eqn = LB11L6;
LB11L13 = GB8L6 $ GB7L2 $ LB11L13_carry_eqn;

--LB11L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

LB11L14 = CARRY(GB8L6 & (GB7L2 # !LB11L6) # !GB8L6 & GB7L2 & !LB11L6);


--LB14L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB14L23_carry_eqn = LB14L22;
LB14L23 = GB9L13 $ GB1L8 $ LB14L23_carry_eqn;

--LB14L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB14L24 = CARRY(GB9L13 & GB1L8 & !LB14L22 # !GB9L13 & (GB1L8 # !LB14L22));


--LB11L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

LB11L15_carry_eqn = LB11L14;
LB11L15 = GB8L8 $ GB7L4 $ !LB11L15_carry_eqn;

--LB11L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

LB11L16 = CARRY(GB8L8 & !GB7L4 & !LB11L14 # !GB8L8 & (!LB11L14 # !GB7L4));


--BB1_sum[9] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[9]
--operation mode is arithmetic

BB1_sum[9]_carry_eqn = BB1L52;
BB1_sum[9]_lut_out = BB1L22 $ (BB1_sum[9]_carry_eqn);
BB1_sum[9] = DFFEAS(BB1_sum[9]_lut_out, clock, VCC, , , , , , );

--BB1L54 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[9]~209
--operation mode is arithmetic

BB1L54 = CARRY(!BB1L52 # !BB1L22);


--BB1_sum[8] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[8]
--operation mode is arithmetic

BB1_sum[8]_carry_eqn = BB1L50;
BB1_sum[8]_lut_out = BB1L24 $ (!BB1_sum[8]_carry_eqn);
BB1_sum[8] = DFFEAS(BB1_sum[8]_lut_out, clock, VCC, , , , , , );

--BB1L52 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[8]~213
--operation mode is arithmetic

BB1L52 = CARRY(BB1L24 & (!BB1L50));


--GB18L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00047|out_bit[0]~0
--operation mode is normal

GB18L2 = BB1_sum[7] & !BB1_sum[8] & (BB1_sum[9] $ Z2_data[0]) # !BB1_sum[7] & (BB1_sum[9] $ (Z2_data[0] & BB1_sum[8]));


--FB1L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|pp_carry_node[4]~110
--operation mode is normal

FB1L4 = BB1_sum[9] & (!BB1_sum[8] # !BB1_sum[7]);


--LB14L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB14L25_carry_eqn = LB14L24;
LB14L25 = GB9L15 $ GB1L9 $ !LB14L25_carry_eqn;

--LB14L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB14L26 = CARRY(GB9L15 & (!LB14L24 # !GB1L9) # !GB9L15 & !GB1L9 & !LB14L24);


--LB11L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB11L17_carry_eqn = LB11L16;
LB11L17 = GB8L10 $ GB7L6 $ LB11L17_carry_eqn;

--LB11L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB11L18 = CARRY(GB8L10 & (GB7L6 # !LB11L16) # !GB8L10 & GB7L6 & !LB11L16);


--GB6L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|right_bit[0]~297
--operation mode is normal

GB6L29 = BB1_sum[7] & BB1_sum[8] & Z2_data[0] & !BB1_sum[9] # !BB1_sum[7] & !BB1_sum[8] & !Z2_data[0] & BB1_sum[9];


--GB6L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|left_bit[0]~624
--operation mode is normal

GB6L2 = BB1_sum[7] & !BB1_sum[8] & (BB1_sum[9] $ Z2_data[1]) # !BB1_sum[7] & BB1_sum[8] & (BB1_sum[9] $ Z2_data[1]);


--LB14L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB14L27_carry_eqn = LB14L26;
LB14L27 = GB9L17 $ GB1L10 $ LB14L27_carry_eqn;

--LB14L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB14L28 = CARRY(GB9L17 & GB1L10 & !LB14L26 # !GB9L17 & (GB1L10 # !LB14L26));


--LB11L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB11L19_carry_eqn = LB11L18;
LB11L19 = GB8L12 $ GB7L8 $ !LB11L19_carry_eqn;

--LB11L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB11L20 = CARRY(GB8L12 & !GB7L8 & !LB11L18 # !GB8L12 & (!LB11L18 # !GB7L8));


--LB8L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB8L11_carry_eqn = LB8L4;
LB8L11 = GB20L2 $ GB6L4 $ LB8L11_carry_eqn;

--LB8L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB8L12 = CARRY(GB20L2 & (!LB8L4 # !GB6L4) # !GB20L2 & !GB6L4 & !LB8L4);


--BB1_sum[11] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[11]
--operation mode is arithmetic

BB1_sum[11]_carry_eqn = BB1L56;
BB1_sum[11]_lut_out = BB1L26 $ (BB1_sum[11]_carry_eqn);
BB1_sum[11] = DFFEAS(BB1_sum[11]_lut_out, clock, VCC, , , , , , );

--BB1L58 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[11]~217
--operation mode is arithmetic

BB1L58 = CARRY(!BB1L56 # !BB1L26);


--BB1_sum[10] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[10]
--operation mode is arithmetic

BB1_sum[10]_carry_eqn = BB1L54;
BB1_sum[10]_lut_out = BB1L28 $ (!BB1_sum[10]_carry_eqn);
BB1_sum[10] = DFFEAS(BB1_sum[10]_lut_out, clock, VCC, , , , , , );

--BB1L56 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[10]~221
--operation mode is arithmetic

BB1L56 = CARRY(BB1L28 & (!BB1L54));


--FB1L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|pp_carry_node[5]~111
--operation mode is normal

FB1L5 = BB1_sum[11] & (!BB1_sum[10] # !BB1_sum[9]);


--C1_differentiator[2][29] is cic_decim:cic_decim_i|differentiator[2][29]
--operation mode is normal

C1_differentiator[2][29]_lut_out = C1_pipeline[1][29] & clk_enable;
C1_differentiator[2][29] = DFFEAS(C1_differentiator[2][29]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][29] is cic_decim:cic_decim_i|pipeline[1][29]
--operation mode is arithmetic

C1_pipeline[1][29]_carry_eqn = C1L679;
C1_pipeline[1][29]_lut_out = C1_differentiator[1][29] $ C1_pipeline[0][29] $ !C1_pipeline[1][29]_carry_eqn;
C1_pipeline[1][29] = DFFEAS(C1_pipeline[1][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L681 is cic_decim:cic_decim_i|pipeline[1][29]~2347
--operation mode is arithmetic

C1L681 = CARRY(C1_differentiator[1][29] & (!C1L679 # !C1_pipeline[0][29]) # !C1_differentiator[1][29] & !C1_pipeline[0][29] & !C1L679);


--LB20L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246
--operation mode is arithmetic

LB20L28_carry_eqn = LB20L27;
LB20L28 = LB14L32 $ LB11L24 $ LB20L28_carry_eqn;

--LB20L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
--operation mode is arithmetic

LB20L29 = CARRY(LB14L32 & !LB11L24 & !LB20L27 # !LB14L32 & (!LB20L27 # !LB11L24));


--LB17L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
--operation mode is arithmetic

LB17L14_carry_eqn = LB17L13;
LB17L14 = LB8L18 $ LB5L10 $ LB17L14_carry_eqn;

--LB17L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB17L15 = CARRY(LB8L18 & !LB5L10 & !LB17L13 # !LB8L18 & (!LB17L13 # !LB5L10));


--C2_differentiator[2][28] is cic_decim:cic_decim_q|differentiator[2][28]
--operation mode is normal

C2_differentiator[2][28]_lut_out = C2_pipeline[1][28] & clk_enable;
C2_differentiator[2][28] = DFFEAS(C2_differentiator[2][28]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][28] is cic_decim:cic_decim_q|pipeline[1][28]
--operation mode is arithmetic

C2_pipeline[1][28]_carry_eqn = C2L678;
C2_pipeline[1][28]_lut_out = C2_differentiator[1][28] $ C2_pipeline[0][28] $ C2_pipeline[1][28]_carry_eqn;
C2_pipeline[1][28] = DFFEAS(C2_pipeline[1][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L680 is cic_decim:cic_decim_q|pipeline[1][28]~2349
--operation mode is arithmetic

C2L680 = CARRY(C2_differentiator[1][28] & C2_pipeline[0][28] & !C2L678 # !C2_differentiator[1][28] & (C2_pipeline[0][28] # !C2L678));


--C2_pipeline[2][27] is cic_decim:cic_decim_q|pipeline[2][27]
--operation mode is arithmetic

C2_pipeline[2][27]_carry_eqn = C2L765;
C2_pipeline[2][27]_lut_out = C2_differentiator[2][27] $ C2_pipeline[1][27] $ !C2_pipeline[2][27]_carry_eqn;
C2_pipeline[2][27] = DFFEAS(C2_pipeline[2][27]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L767 is cic_decim:cic_decim_q|pipeline[2][27]~2353
--operation mode is arithmetic

C2L767 = CARRY(C2_differentiator[2][27] & (!C2L765 # !C2_pipeline[1][27]) # !C2_differentiator[2][27] & !C2_pipeline[1][27] & !C2L765);


--C2_differentiator[3][27] is cic_decim:cic_decim_q|differentiator[3][27]
--operation mode is normal

C2_differentiator[3][27]_lut_out = C2_pipeline[2][27] & clk_enable;
C2_differentiator[3][27] = DFFEAS(C2_differentiator[3][27]_lut_out, clock, VCC, , C2L760, , , , );


--C2L803 is cic_decim:cic_decim_q|pipeline[3][28]~2358
--operation mode is arithmetic

C2L803 = CARRY(C2_differentiator[3][26] & C2_pipeline[2][26] & !C2L804 # !C2_differentiator[3][26] & (C2_pipeline[2][26] # !C2L804));


--LB44L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241
--operation mode is arithmetic

LB44L26_carry_eqn = LB44L16;
LB44L26 = LB38L30 $ LB35L22 $ !LB44L26_carry_eqn;

--LB44L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
--operation mode is arithmetic

LB44L27 = CARRY(LB38L30 & (LB35L22 # !LB44L16) # !LB38L30 & LB35L22 & !LB44L16);


--LB41L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
--operation mode is arithmetic

LB41L12_carry_eqn = LB41L6;
LB41L12 = LB32L16 $ LB29L8 $ !LB41L12_carry_eqn;

--LB41L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB41L13 = CARRY(LB32L16 & (LB29L8 # !LB41L6) # !LB32L16 & LB29L8 & !LB41L6);


--BB2L1 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~417
--operation mode is arithmetic

BB2L1_carry_eqn = BB2L7;
BB2L1 = NB6_q_b[2] $ NB5_q_b[2] $ !BB2L1_carry_eqn;

--BB2L2 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~419
--operation mode is arithmetic

BB2L2 = CARRY(NB6_q_b[2] & (NB5_q_b[2] # !BB2L7) # !NB6_q_b[2] & NB5_q_b[2] & !BB2L7);


--BB2L3 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~422
--operation mode is normal

BB2L3_carry_eqn = BB2L19;
BB2L3 = NB6_q_b[15] $ NB5_q_b[15] $ !BB2L3_carry_eqn;


--BB2L4 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~427
--operation mode is arithmetic

BB2L4 = NB6_q_b[0] $ NB5_q_b[0];

--BB2L5 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~429
--operation mode is arithmetic

BB2L5 = CARRY(NB6_q_b[0] & NB5_q_b[0]);


--BB2L66 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum~0
--operation mode is normal

BB2L66 = BB2L3 & BB2L4;


--BB2L6 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~432
--operation mode is arithmetic

BB2L6_carry_eqn = BB2L5;
BB2L6 = NB6_q_b[1] $ NB5_q_b[1] $ BB2L6_carry_eqn;

--BB2L7 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~434
--operation mode is arithmetic

BB2L7 = CARRY(NB6_q_b[1] & !NB5_q_b[1] & !BB2L5 # !NB6_q_b[1] & (!BB2L5 # !NB5_q_b[1]));


--GB37L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00035|out_bit[0]~0
--operation mode is normal

GB37L2 = BB2_sum[1] & !BB2_sum[2] & (BB2_sum[3] $ Z2_data[0]) # !BB2_sum[1] & (BB2_sum[3] $ (Z2_data[0] & BB2_sum[2]));


--GB26L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~13
--operation mode is normal

GB26L2 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[2]) # !BB2_sum[0] & !Z2_data[1] & BB2_sum[1];


--BB2L8 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~437
--operation mode is arithmetic

BB2L8_carry_eqn = BB2L11;
BB2L8 = NB6_q_b[4] $ NB5_q_b[4] $ !BB2L8_carry_eqn;

--BB2L9 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~439
--operation mode is arithmetic

BB2L9 = CARRY(NB6_q_b[4] & (NB5_q_b[4] # !BB2L11) # !NB6_q_b[4] & NB5_q_b[4] & !BB2L11);


--BB2L10 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~442
--operation mode is arithmetic

BB2L10_carry_eqn = BB2L2;
BB2L10 = NB6_q_b[3] $ NB5_q_b[3] $ BB2L10_carry_eqn;

--BB2L11 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~444
--operation mode is arithmetic

BB2L11 = CARRY(NB6_q_b[3] & !NB5_q_b[3] & !BB2L2 # !NB6_q_b[3] & (!BB2L2 # !NB5_q_b[3]));


--GB34L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~1911
--operation mode is normal

GB34L2 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[1]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[1] # !BB2_sum[2]);


--GB37L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00035|_~146
--operation mode is normal

GB37L1 = BB2_sum[3] & (!BB2_sum[1] & !BB2_sum[2]);


--GB34L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|_~5
--operation mode is normal

GB34L1 = BB2_sum[1] & BB2_sum[2] & (!BB2_sum[3]);


--GB34L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~1912
--operation mode is normal

GB34L3 = GB34L2 & (Z2_data[0] & (!GB34L1) # !Z2_data[0] & !GB37L1);


--GB26L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[2]~12
--operation mode is normal

GB26L3 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[3]) # !BB2_sum[0] & !Z2_data[2] & BB2_sum[1];


--GB34L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~1913
--operation mode is normal

GB34L4 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[2]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[2] # !BB2_sum[2]);


--GB34L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~1914
--operation mode is normal

GB34L5 = GB34L4 & (Z2_data[1] & (!GB34L1) # !Z2_data[1] & !GB37L1);


--GB26L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[3]~11
--operation mode is normal

GB26L4 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[4]) # !BB2_sum[0] & !Z2_data[3] & BB2_sum[1];


--BB2_sum[4] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[4]
--operation mode is arithmetic

BB2_sum[4]_carry_eqn = BB2L42;
BB2_sum[4]_lut_out = BB2L20 $ (!BB2_sum[4]_carry_eqn);
BB2_sum[4] = DFFEAS(BB2_sum[4]_lut_out, clock, VCC, , , , , , );

--BB2L44 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[4]~205
--operation mode is arithmetic

BB2L44 = CARRY(BB2L20 & (!BB2L42));


--GB39L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00039|out_bit[0]~0
--operation mode is normal

GB39L2 = BB2_sum[3] & !BB2_sum[4] & (BB2_sum[5] $ Z2_data[0]) # !BB2_sum[3] & (BB2_sum[5] $ (Z2_data[0] & BB2_sum[4]));


--FB2L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|pp_carry_node[2]~109
--operation mode is normal

FB2L2 = BB2_sum[5] & (!BB2_sum[4] # !BB2_sum[3]);


--GB34L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~1915
--operation mode is normal

GB34L6 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[3]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[3] # !BB2_sum[2]);


--GB34L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~1916
--operation mode is normal

GB34L7 = GB34L6 & (Z2_data[2] & (!GB34L1) # !Z2_data[2] & !GB37L1);


--GB26L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[4]~10
--operation mode is normal

GB26L5 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[5]) # !BB2_sum[0] & !Z2_data[4] & BB2_sum[1];


--GB33L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[0]~297
--operation mode is normal

GB33L29 = BB2_sum[3] & BB2_sum[4] & Z2_data[0] & !BB2_sum[5] # !BB2_sum[3] & !BB2_sum[4] & !Z2_data[0] & BB2_sum[5];


--GB33L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|left_bit[0]~624
--operation mode is normal

GB33L2 = BB2_sum[3] & !BB2_sum[4] & (BB2_sum[5] $ Z2_data[1]) # !BB2_sum[3] & BB2_sum[4] & (BB2_sum[5] $ Z2_data[1]);


--LB38L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

LB38L13_carry_eqn = LB38L12;
LB38L13 = GB34L9 $ GB26L6 $ LB38L13_carry_eqn;

--LB38L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

LB38L14 = CARRY(GB34L9 & GB26L6 & !LB38L12 # !GB34L9 & (GB26L6 # !LB38L12));


--LB35L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB35L5_carry_eqn = LB35L4;
LB35L5 = GB41L2 $ GB33L4 $ LB35L5_carry_eqn;

--LB35L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB35L6 = CARRY(GB41L2 & (!LB35L4 # !GB33L4) # !GB41L2 & !GB33L4 & !LB35L4);


--BB2L12 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~447
--operation mode is arithmetic

BB2L12_carry_eqn = BB2L15;
BB2L12 = NB6_q_b[8] $ NB5_q_b[8] $ !BB2L12_carry_eqn;

--BB2L13 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~449
--operation mode is arithmetic

BB2L13 = CARRY(NB6_q_b[8] & (NB5_q_b[8] # !BB2L15) # !NB6_q_b[8] & NB5_q_b[8] & !BB2L15);


--BB2L14 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~452
--operation mode is arithmetic

BB2L14_carry_eqn = BB2L17;
BB2L14 = NB6_q_b[7] $ NB5_q_b[7] $ BB2L14_carry_eqn;

--BB2L15 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~454
--operation mode is arithmetic

BB2L15 = CARRY(NB6_q_b[7] & !NB5_q_b[7] & !BB2L17 # !NB6_q_b[7] & (!BB2L17 # !NB5_q_b[7]));


--BB2L16 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~457
--operation mode is arithmetic

BB2L16_carry_eqn = BB2L21;
BB2L16 = NB6_q_b[6] $ NB5_q_b[6] $ !BB2L16_carry_eqn;

--BB2L17 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~459
--operation mode is arithmetic

BB2L17 = CARRY(NB6_q_b[6] & (NB5_q_b[6] # !BB2L21) # !NB6_q_b[6] & NB5_q_b[6] & !BB2L21);


--LB38L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

LB38L15_carry_eqn = LB38L28;
LB38L15 = GB34L19 $ GB26L11 $ !LB38L15_carry_eqn;

--LB38L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

LB38L16 = CARRY(GB34L19 & (!LB38L28 # !GB26L11) # !GB34L19 & !GB26L11 & !LB38L28);


--LB35L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB35L7_carry_eqn = LB35L20;
LB35L7 = GB33L14 $ GB32L10 $ LB35L7_carry_eqn;

--LB35L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB35L8 = CARRY(GB33L14 & (GB32L10 # !LB35L20) # !GB33L14 & GB32L10 & !LB35L20);


--LB32L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB32L5_carry_eqn = LB32L12;
LB32L5 = GB31L7 $ GB30L3 $ LB32L5_carry_eqn;

--LB32L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB32L6 = CARRY(GB31L7 & (GB30L3 # !LB32L12) # !GB31L7 & GB30L3 & !LB32L12);


--LB38L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB38L17_carry_eqn = LB38L16;
LB38L17 = GB34L21 $ GB26L12 $ LB38L17_carry_eqn;

--LB38L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB38L18 = CARRY(GB34L21 & GB26L12 & !LB38L16 # !GB34L21 & (GB26L12 # !LB38L16));


--LB35L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB35L9_carry_eqn = LB35L8;
LB35L9 = GB33L16 $ GB32L12 $ !LB35L9_carry_eqn;

--LB35L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB35L10 = CARRY(GB33L16 & !GB32L12 & !LB35L8 # !GB33L16 & (!LB35L8 # !GB32L12));


--LB32L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB32L7_carry_eqn = LB32L6;
LB32L7 = GB31L9 $ GB30L5 $ !LB32L7_carry_eqn;

--LB32L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB32L8 = CARRY(GB31L9 & !GB30L5 & !LB32L6 # !GB31L9 & (!LB32L6 # !GB30L5));


--LB29L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~152
--operation mode is arithmetic

LB29L1 = GB47L2 $ FB2L6;

--LB29L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~154
--operation mode is arithmetic

LB29L2 = CARRY(GB47L2 & FB2L6);


--LB38L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB38L19_carry_eqn = LB38L18;
LB38L19 = GB34L23 $ GB26L13 $ !LB38L19_carry_eqn;

--LB38L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB38L20 = CARRY(GB34L23 & (!LB38L18 # !GB26L13) # !GB34L23 & !GB26L13 & !LB38L18);


--LB35L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB35L11_carry_eqn = LB35L10;
LB35L11 = GB33L18 $ GB32L14 $ LB35L11_carry_eqn;

--LB35L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB35L12 = CARRY(GB33L18 & (GB32L14 # !LB35L10) # !GB33L18 & GB32L14 & !LB35L10);


--LB32L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB32L9_carry_eqn = LB32L8;
LB32L9 = GB31L11 $ GB30L7 $ LB32L9_carry_eqn;

--LB32L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB32L10 = CARRY(GB31L11 & (GB30L7 # !LB32L8) # !GB31L11 & GB30L7 & !LB32L8);


--LB29L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~157
--operation mode is arithmetic

LB29L3_carry_eqn = LB29L2;
LB29L3 = LB29L3_carry_eqn $ (GB29L28 # GB29L1);

--LB29L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~159
--operation mode is arithmetic

LB29L4 = CARRY(!GB29L28 & !GB29L1 # !LB29L2);


--LB38L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB38L21_carry_eqn = LB38L14;
LB38L21 = GB34L11 $ GB26L7 $ !LB38L21_carry_eqn;

--LB38L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB38L22 = CARRY(GB34L11 & (!LB38L14 # !GB26L7) # !GB34L11 & !GB26L7 & !LB38L14);


--LB35L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

LB35L13_carry_eqn = LB35L6;
LB35L13 = GB33L6 $ GB32L2 $ LB35L13_carry_eqn;

--LB35L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

LB35L14 = CARRY(GB33L6 & (GB32L2 # !LB35L6) # !GB33L6 & GB32L2 & !LB35L6);


--LB38L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB38L23_carry_eqn = LB38L22;
LB38L23 = GB34L13 $ GB26L8 $ LB38L23_carry_eqn;

--LB38L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB38L24 = CARRY(GB34L13 & GB26L8 & !LB38L22 # !GB34L13 & (GB26L8 # !LB38L22));


--LB35L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

LB35L15_carry_eqn = LB35L14;
LB35L15 = GB33L8 $ GB32L4 $ !LB35L15_carry_eqn;

--LB35L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

LB35L16 = CARRY(GB33L8 & !GB32L4 & !LB35L14 # !GB33L8 & (!LB35L14 # !GB32L4));


--BB2_sum[9] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[9]
--operation mode is arithmetic

BB2_sum[9]_carry_eqn = BB2L52;
BB2_sum[9]_lut_out = BB2L22 $ (BB2_sum[9]_carry_eqn);
BB2_sum[9] = DFFEAS(BB2_sum[9]_lut_out, clock, VCC, , , , , , );

--BB2L54 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[9]~209
--operation mode is arithmetic

BB2L54 = CARRY(!BB2L52 # !BB2L22);


--BB2_sum[8] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[8]
--operation mode is arithmetic

BB2_sum[8]_carry_eqn = BB2L50;
BB2_sum[8]_lut_out = BB2L24 $ (!BB2_sum[8]_carry_eqn);
BB2_sum[8] = DFFEAS(BB2_sum[8]_lut_out, clock, VCC, , , , , , );

--BB2L52 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[8]~213
--operation mode is arithmetic

BB2L52 = CARRY(BB2L24 & (!BB2L50));


--GB43L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00047|out_bit[0]~0
--operation mode is normal

GB43L2 = BB2_sum[7] & !BB2_sum[8] & (BB2_sum[9] $ Z2_data[0]) # !BB2_sum[7] & (BB2_sum[9] $ (Z2_data[0] & BB2_sum[8]));


--FB2L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|pp_carry_node[4]~110
--operation mode is normal

FB2L4 = BB2_sum[9] & (!BB2_sum[8] # !BB2_sum[7]);


--LB38L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB38L25_carry_eqn = LB38L24;
LB38L25 = GB34L15 $ GB26L9 $ !LB38L25_carry_eqn;

--LB38L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB38L26 = CARRY(GB34L15 & (!LB38L24 # !GB26L9) # !GB34L15 & !GB26L9 & !LB38L24);


--LB35L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB35L17_carry_eqn = LB35L16;
LB35L17 = GB33L10 $ GB32L6 $ LB35L17_carry_eqn;

--LB35L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB35L18 = CARRY(GB33L10 & (GB32L6 # !LB35L16) # !GB33L10 & GB32L6 & !LB35L16);


--GB31L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|right_bit[0]~297
--operation mode is normal

GB31L30 = BB2_sum[7] & BB2_sum[8] & Z2_data[0] & !BB2_sum[9] # !BB2_sum[7] & !BB2_sum[8] & !Z2_data[0] & BB2_sum[9];


--GB31L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|left_bit[0]~680
--operation mode is normal

GB31L2 = BB2_sum[7] & !BB2_sum[8] & (BB2_sum[9] $ Z2_data[1]) # !BB2_sum[7] & BB2_sum[8] & (BB2_sum[9] $ Z2_data[1]);


--LB38L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB38L27_carry_eqn = LB38L26;
LB38L27 = GB34L17 $ GB26L10 $ LB38L27_carry_eqn;

--LB38L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB38L28 = CARRY(GB34L17 & GB26L10 & !LB38L26 # !GB34L17 & (GB26L10 # !LB38L26));


--LB35L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB35L19_carry_eqn = LB35L18;
LB35L19 = GB33L12 $ GB32L8 $ !LB35L19_carry_eqn;

--LB35L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB35L20 = CARRY(GB33L12 & !GB32L8 & !LB35L18 # !GB33L12 & (!LB35L18 # !GB32L8));


--LB32L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB32L11_carry_eqn = LB32L4;
LB32L11 = GB45L2 $ GB31L5 $ LB32L11_carry_eqn;

--LB32L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB32L12 = CARRY(GB45L2 & (!LB32L4 # !GB31L5) # !GB45L2 & !GB31L5 & !LB32L4);


--BB2_sum[11] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[11]
--operation mode is arithmetic

BB2_sum[11]_carry_eqn = BB2L56;
BB2_sum[11]_lut_out = BB2L26 $ (BB2_sum[11]_carry_eqn);
BB2_sum[11] = DFFEAS(BB2_sum[11]_lut_out, clock, VCC, , , , , , );

--BB2L58 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[11]~217
--operation mode is arithmetic

BB2L58 = CARRY(!BB2L56 # !BB2L26);


--BB2_sum[10] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[10]
--operation mode is arithmetic

BB2_sum[10]_carry_eqn = BB2L54;
BB2_sum[10]_lut_out = BB2L28 $ (!BB2_sum[10]_carry_eqn);
BB2_sum[10] = DFFEAS(BB2_sum[10]_lut_out, clock, VCC, , , , , , );

--BB2L56 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[10]~221
--operation mode is arithmetic

BB2L56 = CARRY(BB2L28 & (!BB2L54));


--FB2L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|pp_carry_node[5]~111
--operation mode is normal

FB2L5 = BB2_sum[11] & (!BB2_sum[10] # !BB2_sum[9]);


--C2_differentiator[2][29] is cic_decim:cic_decim_q|differentiator[2][29]
--operation mode is normal

C2_differentiator[2][29]_lut_out = C2_pipeline[1][29] & clk_enable;
C2_differentiator[2][29] = DFFEAS(C2_differentiator[2][29]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][29] is cic_decim:cic_decim_q|pipeline[1][29]
--operation mode is arithmetic

C2_pipeline[1][29]_carry_eqn = C2L680;
C2_pipeline[1][29]_lut_out = C2_differentiator[1][29] $ C2_pipeline[0][29] $ !C2_pipeline[1][29]_carry_eqn;
C2_pipeline[1][29] = DFFEAS(C2_pipeline[1][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L682 is cic_decim:cic_decim_q|pipeline[1][29]~2362
--operation mode is arithmetic

C2L682 = CARRY(C2_differentiator[1][29] & (!C2L680 # !C2_pipeline[0][29]) # !C2_differentiator[1][29] & !C2_pipeline[0][29] & !C2L680);


--LB44L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246
--operation mode is arithmetic

LB44L28_carry_eqn = LB44L27;
LB44L28 = LB38L32 $ LB35L24 $ LB44L28_carry_eqn;

--LB44L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
--operation mode is arithmetic

LB44L29 = CARRY(LB38L32 & !LB35L24 & !LB44L27 # !LB38L32 & (!LB44L27 # !LB35L24));


--LB41L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
--operation mode is arithmetic

LB41L14_carry_eqn = LB41L13;
LB41L14 = LB32L18 $ LB29L10 $ LB41L14_carry_eqn;

--LB41L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB41L15 = CARRY(LB32L18 & !LB29L10 & !LB41L13 # !LB32L18 & (!LB41L13 # !LB29L10));


--C1_differentiator[2][38] is cic_decim:cic_decim_i|differentiator[2][38]
--operation mode is normal

C1_differentiator[2][38]_lut_out = C1_pipeline[1][38] & clk_enable;
C1_differentiator[2][38] = DFFEAS(C1_differentiator[2][38]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][38] is cic_decim:cic_decim_i|pipeline[1][38]
--operation mode is arithmetic

C1_pipeline[1][38]_carry_eqn = C1L697;
C1_pipeline[1][38]_lut_out = C1_differentiator[1][38] $ C1_pipeline[0][38] $ C1_pipeline[1][38]_carry_eqn;
C1_pipeline[1][38] = DFFEAS(C1_pipeline[1][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L699 is cic_decim:cic_decim_i|pipeline[1][38]~2351
--operation mode is arithmetic

C1L699 = CARRY(C1_differentiator[1][38] & C1_pipeline[0][38] & !C1L697 # !C1_differentiator[1][38] & (C1_pipeline[0][38] # !C1L697));


--LB17L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is arithmetic

LB17L16_carry_eqn = LB17L11;
LB17L16 = LB8L20 $ LB5L12 $ !LB17L16_carry_eqn;

--LB17L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB17L17 = CARRY(LB8L20 & (LB5L12 # !LB17L11) # !LB8L20 & LB5L12 & !LB17L11);


--C2_differentiator[2][38] is cic_decim:cic_decim_q|differentiator[2][38]
--operation mode is normal

C2_differentiator[2][38]_lut_out = C2_pipeline[1][38] & clk_enable;
C2_differentiator[2][38] = DFFEAS(C2_differentiator[2][38]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][38] is cic_decim:cic_decim_q|pipeline[1][38]
--operation mode is arithmetic

C2_pipeline[1][38]_carry_eqn = C2L698;
C2_pipeline[1][38]_lut_out = C2_differentiator[1][38] $ C2_pipeline[0][38] $ C2_pipeline[1][38]_carry_eqn;
C2_pipeline[1][38] = DFFEAS(C2_pipeline[1][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L700 is cic_decim:cic_decim_q|pipeline[1][38]~2366
--operation mode is arithmetic

C2L700 = CARRY(C2_differentiator[1][38] & C2_pipeline[0][38] & !C2L698 # !C2_differentiator[1][38] & (C2_pipeline[0][38] # !C2L698));


--LB41L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is arithmetic

LB41L16_carry_eqn = LB41L10;
LB41L16 = LB32L20 $ LB29L12 $ !LB41L16_carry_eqn;

--LB41L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB41L17 = CARRY(LB32L20 & (LB29L12 # !LB41L10) # !LB32L20 & LB29L12 & !LB41L10);


--C1_differentiator[2][30] is cic_decim:cic_decim_i|differentiator[2][30]
--operation mode is normal

C1_differentiator[2][30]_lut_out = C1_pipeline[1][30] & clk_enable;
C1_differentiator[2][30] = DFFEAS(C1_differentiator[2][30]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][30] is cic_decim:cic_decim_i|pipeline[1][30]
--operation mode is arithmetic

C1_pipeline[1][30]_carry_eqn = C1L681;
C1_pipeline[1][30]_lut_out = C1_differentiator[1][30] $ C1_pipeline[0][30] $ C1_pipeline[1][30]_carry_eqn;
C1_pipeline[1][30] = DFFEAS(C1_pipeline[1][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L683 is cic_decim:cic_decim_i|pipeline[1][30]~2355
--operation mode is arithmetic

C1L683 = CARRY(C1_differentiator[1][30] & C1_pipeline[0][30] & !C1L681 # !C1_differentiator[1][30] & (C1_pipeline[0][30] # !C1L681));


--LB20L30 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251
--operation mode is arithmetic

LB20L30_carry_eqn = LB20L29;
LB20L30 = LB14L34 $ LB11L26 $ !LB20L30_carry_eqn;

--LB20L31 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
--operation mode is arithmetic

LB20L31 = CARRY(LB14L34 & (LB11L26 # !LB20L29) # !LB14L34 & LB11L26 & !LB20L29);


--LB17L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

LB17L18_carry_eqn = LB17L15;
LB17L18 = LB8L22 $ LB5L14 $ !LB17L18_carry_eqn;

--LB17L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB17L19 = CARRY(LB8L22 & (LB5L14 # !LB17L15) # !LB8L22 & LB5L14 & !LB17L15);


--C2_differentiator[2][30] is cic_decim:cic_decim_q|differentiator[2][30]
--operation mode is normal

C2_differentiator[2][30]_lut_out = C2_pipeline[1][30] & clk_enable;
C2_differentiator[2][30] = DFFEAS(C2_differentiator[2][30]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][30] is cic_decim:cic_decim_q|pipeline[1][30]
--operation mode is arithmetic

C2_pipeline[1][30]_carry_eqn = C2L682;
C2_pipeline[1][30]_lut_out = C2_differentiator[1][30] $ C2_pipeline[0][30] $ C2_pipeline[1][30]_carry_eqn;
C2_pipeline[1][30] = DFFEAS(C2_pipeline[1][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L684 is cic_decim:cic_decim_q|pipeline[1][30]~2370
--operation mode is arithmetic

C2L684 = CARRY(C2_differentiator[1][30] & C2_pipeline[0][30] & !C2L682 # !C2_differentiator[1][30] & (C2_pipeline[0][30] # !C2L682));


--LB44L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251
--operation mode is arithmetic

LB44L30_carry_eqn = LB44L29;
LB44L30 = LB38L34 $ LB35L26 $ !LB44L30_carry_eqn;

--LB44L31 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
--operation mode is arithmetic

LB44L31 = CARRY(LB38L34 & (LB35L26 # !LB44L29) # !LB38L34 & LB35L26 & !LB44L29);


--LB41L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

LB41L18_carry_eqn = LB41L15;
LB41L18 = LB32L22 $ LB29L14 $ !LB41L18_carry_eqn;

--LB41L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB41L19 = CARRY(LB32L22 & (LB29L14 # !LB41L15) # !LB32L22 & LB29L14 & !LB41L15);


--C1_differentiator[2][39] is cic_decim:cic_decim_i|differentiator[2][39]
--operation mode is normal

C1_differentiator[2][39]_lut_out = C1_pipeline[1][39] & clk_enable;
C1_differentiator[2][39] = DFFEAS(C1_differentiator[2][39]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][39] is cic_decim:cic_decim_i|pipeline[1][39]
--operation mode is arithmetic

C1_pipeline[1][39]_carry_eqn = C1L699;
C1_pipeline[1][39]_lut_out = C1_differentiator[1][39] $ C1_pipeline[0][39] $ !C1_pipeline[1][39]_carry_eqn;
C1_pipeline[1][39] = DFFEAS(C1_pipeline[1][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L701 is cic_decim:cic_decim_i|pipeline[1][39]~2359
--operation mode is arithmetic

C1L701 = CARRY(C1_differentiator[1][39] & (!C1L699 # !C1_pipeline[0][39]) # !C1_differentiator[1][39] & !C1_pipeline[0][39] & !C1L699);


--LB17L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

LB17L20_carry_eqn = LB17L17;
LB17L20 = LB8L24 $ LB5L16 $ LB17L20_carry_eqn;

--LB17L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB17L21 = CARRY(LB8L24 & !LB5L16 & !LB17L17 # !LB8L24 & (!LB17L17 # !LB5L16));


--C2_differentiator[2][39] is cic_decim:cic_decim_q|differentiator[2][39]
--operation mode is normal

C2_differentiator[2][39]_lut_out = C2_pipeline[1][39] & clk_enable;
C2_differentiator[2][39] = DFFEAS(C2_differentiator[2][39]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][39] is cic_decim:cic_decim_q|pipeline[1][39]
--operation mode is arithmetic

C2_pipeline[1][39]_carry_eqn = C2L700;
C2_pipeline[1][39]_lut_out = C2_differentiator[1][39] $ C2_pipeline[0][39] $ !C2_pipeline[1][39]_carry_eqn;
C2_pipeline[1][39] = DFFEAS(C2_pipeline[1][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L702 is cic_decim:cic_decim_q|pipeline[1][39]~2374
--operation mode is arithmetic

C2L702 = CARRY(C2_differentiator[1][39] & (!C2L700 # !C2_pipeline[0][39]) # !C2_differentiator[1][39] & !C2_pipeline[0][39] & !C2L700);


--LB41L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

LB41L20_carry_eqn = LB41L17;
LB41L20 = LB32L24 $ LB29L16 $ LB41L20_carry_eqn;

--LB41L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB41L21 = CARRY(LB32L24 & !LB29L16 & !LB41L17 # !LB32L24 & (!LB41L17 # !LB29L16));


--C1_differentiator[2][31] is cic_decim:cic_decim_i|differentiator[2][31]
--operation mode is normal

C1_differentiator[2][31]_lut_out = C1_pipeline[1][31] & clk_enable;
C1_differentiator[2][31] = DFFEAS(C1_differentiator[2][31]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][31] is cic_decim:cic_decim_i|pipeline[1][31]
--operation mode is arithmetic

C1_pipeline[1][31]_carry_eqn = C1L683;
C1_pipeline[1][31]_lut_out = C1_differentiator[1][31] $ C1_pipeline[0][31] $ !C1_pipeline[1][31]_carry_eqn;
C1_pipeline[1][31] = DFFEAS(C1_pipeline[1][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L685 is cic_decim:cic_decim_i|pipeline[1][31]~2363
--operation mode is arithmetic

C1L685 = CARRY(C1_differentiator[1][31] & (!C1L683 # !C1_pipeline[0][31]) # !C1_differentiator[1][31] & !C1_pipeline[0][31] & !C1L683);


--LB20L32 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256
--operation mode is arithmetic

LB20L32_carry_eqn = LB20L31;
LB20L32 = LB14L36 $ LB11L28 $ LB20L32_carry_eqn;

--LB20L33 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
--operation mode is arithmetic

LB20L33 = CARRY(LB14L36 & !LB11L28 & !LB20L31 # !LB14L36 & (!LB20L31 # !LB11L28));


--LB17L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

LB17L22_carry_eqn = LB17L19;
LB17L22 = LB8L26 $ LB5L18 $ LB17L22_carry_eqn;

--LB17L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB17L23 = CARRY(LB8L26 & !LB5L18 & !LB17L19 # !LB8L26 & (!LB17L19 # !LB5L18));


--C2_differentiator[2][31] is cic_decim:cic_decim_q|differentiator[2][31]
--operation mode is normal

C2_differentiator[2][31]_lut_out = C2_pipeline[1][31] & clk_enable;
C2_differentiator[2][31] = DFFEAS(C2_differentiator[2][31]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][31] is cic_decim:cic_decim_q|pipeline[1][31]
--operation mode is arithmetic

C2_pipeline[1][31]_carry_eqn = C2L684;
C2_pipeline[1][31]_lut_out = C2_differentiator[1][31] $ C2_pipeline[0][31] $ !C2_pipeline[1][31]_carry_eqn;
C2_pipeline[1][31] = DFFEAS(C2_pipeline[1][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L686 is cic_decim:cic_decim_q|pipeline[1][31]~2378
--operation mode is arithmetic

C2L686 = CARRY(C2_differentiator[1][31] & (!C2L684 # !C2_pipeline[0][31]) # !C2_differentiator[1][31] & !C2_pipeline[0][31] & !C2L684);


--LB44L32 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256
--operation mode is arithmetic

LB44L32_carry_eqn = LB44L31;
LB44L32 = LB38L36 $ LB35L28 $ LB44L32_carry_eqn;

--LB44L33 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
--operation mode is arithmetic

LB44L33 = CARRY(LB38L36 & !LB35L28 & !LB44L31 # !LB38L36 & (!LB44L31 # !LB35L28));


--LB41L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

LB41L22_carry_eqn = LB41L19;
LB41L22 = LB32L26 $ LB29L18 $ LB41L22_carry_eqn;

--LB41L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB41L23 = CARRY(LB32L26 & !LB29L18 & !LB41L19 # !LB32L26 & (!LB41L19 # !LB29L18));


--C1_differentiator[2][40] is cic_decim:cic_decim_i|differentiator[2][40]
--operation mode is normal

C1_differentiator[2][40]_lut_out = C1_pipeline[1][40] & clk_enable;
C1_differentiator[2][40] = DFFEAS(C1_differentiator[2][40]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][40] is cic_decim:cic_decim_i|pipeline[1][40]
--operation mode is arithmetic

C1_pipeline[1][40]_carry_eqn = C1L701;
C1_pipeline[1][40]_lut_out = C1_differentiator[1][40] $ C1_pipeline[0][40] $ C1_pipeline[1][40]_carry_eqn;
C1_pipeline[1][40] = DFFEAS(C1_pipeline[1][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L703 is cic_decim:cic_decim_i|pipeline[1][40]~2367
--operation mode is arithmetic

C1L703 = CARRY(C1_differentiator[1][40] & C1_pipeline[0][40] & !C1L701 # !C1_differentiator[1][40] & (C1_pipeline[0][40] # !C1L701));


--LB17L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
--operation mode is arithmetic

LB17L24_carry_eqn = LB17L21;
LB17L24 = LB8L28 $ LB5L20 $ !LB17L24_carry_eqn;

--LB17L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB17L25 = CARRY(LB8L28 & (LB5L20 # !LB17L21) # !LB8L28 & LB5L20 & !LB17L21);


--C2_differentiator[2][40] is cic_decim:cic_decim_q|differentiator[2][40]
--operation mode is normal

C2_differentiator[2][40]_lut_out = C2_pipeline[1][40] & clk_enable;
C2_differentiator[2][40] = DFFEAS(C2_differentiator[2][40]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][40] is cic_decim:cic_decim_q|pipeline[1][40]
--operation mode is arithmetic

C2_pipeline[1][40]_carry_eqn = C2L702;
C2_pipeline[1][40]_lut_out = C2_differentiator[1][40] $ C2_pipeline[0][40] $ C2_pipeline[1][40]_carry_eqn;
C2_pipeline[1][40] = DFFEAS(C2_pipeline[1][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L704 is cic_decim:cic_decim_q|pipeline[1][40]~2382
--operation mode is arithmetic

C2L704 = CARRY(C2_differentiator[1][40] & C2_pipeline[0][40] & !C2L702 # !C2_differentiator[1][40] & (C2_pipeline[0][40] # !C2L702));


--LB41L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
--operation mode is arithmetic

LB41L24_carry_eqn = LB41L21;
LB41L24 = LB32L28 $ LB29L20 $ !LB41L24_carry_eqn;

--LB41L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB41L25 = CARRY(LB32L28 & (LB29L20 # !LB41L21) # !LB32L28 & LB29L20 & !LB41L21);


--C1_differentiator[2][32] is cic_decim:cic_decim_i|differentiator[2][32]
--operation mode is normal

C1_differentiator[2][32]_lut_out = C1_pipeline[1][32] & clk_enable;
C1_differentiator[2][32] = DFFEAS(C1_differentiator[2][32]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][32] is cic_decim:cic_decim_i|pipeline[1][32]
--operation mode is arithmetic

C1_pipeline[1][32]_carry_eqn = C1L685;
C1_pipeline[1][32]_lut_out = C1_differentiator[1][32] $ C1_pipeline[0][32] $ C1_pipeline[1][32]_carry_eqn;
C1_pipeline[1][32] = DFFEAS(C1_pipeline[1][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L687 is cic_decim:cic_decim_i|pipeline[1][32]~2371
--operation mode is arithmetic

C1L687 = CARRY(C1_differentiator[1][32] & C1_pipeline[0][32] & !C1L685 # !C1_differentiator[1][32] & (C1_pipeline[0][32] # !C1L685));


--LB20L34 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261
--operation mode is arithmetic

LB20L34_carry_eqn = LB20L33;
LB20L34 = LB14L38 $ LB11L30 $ !LB20L34_carry_eqn;

--LB20L35 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
--operation mode is arithmetic

LB20L35 = CARRY(LB14L38 & (LB11L30 # !LB20L33) # !LB14L38 & LB11L30 & !LB20L33);


--LB17L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
--operation mode is arithmetic

LB17L26_carry_eqn = LB17L23;
LB17L26 = LB8L30 $ LB5L22 $ !LB17L26_carry_eqn;

--LB17L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB17L27 = CARRY(LB8L30 & (LB5L22 # !LB17L23) # !LB8L30 & LB5L22 & !LB17L23);


--C2_differentiator[2][32] is cic_decim:cic_decim_q|differentiator[2][32]
--operation mode is normal

C2_differentiator[2][32]_lut_out = C2_pipeline[1][32] & clk_enable;
C2_differentiator[2][32] = DFFEAS(C2_differentiator[2][32]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][32] is cic_decim:cic_decim_q|pipeline[1][32]
--operation mode is arithmetic

C2_pipeline[1][32]_carry_eqn = C2L686;
C2_pipeline[1][32]_lut_out = C2_differentiator[1][32] $ C2_pipeline[0][32] $ C2_pipeline[1][32]_carry_eqn;
C2_pipeline[1][32] = DFFEAS(C2_pipeline[1][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L688 is cic_decim:cic_decim_q|pipeline[1][32]~2386
--operation mode is arithmetic

C2L688 = CARRY(C2_differentiator[1][32] & C2_pipeline[0][32] & !C2L686 # !C2_differentiator[1][32] & (C2_pipeline[0][32] # !C2L686));


--LB44L34 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261
--operation mode is arithmetic

LB44L34_carry_eqn = LB44L33;
LB44L34 = LB38L38 $ LB35L30 $ !LB44L34_carry_eqn;

--LB44L35 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
--operation mode is arithmetic

LB44L35 = CARRY(LB38L38 & (LB35L30 # !LB44L33) # !LB38L38 & LB35L30 & !LB44L33);


--LB41L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
--operation mode is arithmetic

LB41L26_carry_eqn = LB41L23;
LB41L26 = LB32L30 $ LB29L22 $ !LB41L26_carry_eqn;

--LB41L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB41L27 = CARRY(LB32L30 & (LB29L22 # !LB41L23) # !LB32L30 & LB29L22 & !LB41L23);


--C1_differentiator[2][41] is cic_decim:cic_decim_i|differentiator[2][41]
--operation mode is normal

C1_differentiator[2][41]_lut_out = C1_pipeline[1][41] & clk_enable;
C1_differentiator[2][41] = DFFEAS(C1_differentiator[2][41]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][41] is cic_decim:cic_decim_i|pipeline[1][41]
--operation mode is arithmetic

C1_pipeline[1][41]_carry_eqn = C1L703;
C1_pipeline[1][41]_lut_out = C1_differentiator[1][41] $ C1_pipeline[0][41] $ !C1_pipeline[1][41]_carry_eqn;
C1_pipeline[1][41] = DFFEAS(C1_pipeline[1][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L705 is cic_decim:cic_decim_i|pipeline[1][41]~2375
--operation mode is arithmetic

C1L705 = CARRY(C1_differentiator[1][41] & (!C1L703 # !C1_pipeline[0][41]) # !C1_differentiator[1][41] & !C1_pipeline[0][41] & !C1L703);


--LB17L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
--operation mode is arithmetic

LB17L28_carry_eqn = LB17L25;
LB17L28 = LB8L13 $ LB5L24 $ LB17L28_carry_eqn;

--LB17L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB17L29 = CARRY(LB8L13 & !LB5L24 & !LB17L25 # !LB8L13 & (!LB17L25 # !LB5L24));


--C2_differentiator[2][41] is cic_decim:cic_decim_q|differentiator[2][41]
--operation mode is normal

C2_differentiator[2][41]_lut_out = C2_pipeline[1][41] & clk_enable;
C2_differentiator[2][41] = DFFEAS(C2_differentiator[2][41]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][41] is cic_decim:cic_decim_q|pipeline[1][41]
--operation mode is arithmetic

C2_pipeline[1][41]_carry_eqn = C2L704;
C2_pipeline[1][41]_lut_out = C2_differentiator[1][41] $ C2_pipeline[0][41] $ !C2_pipeline[1][41]_carry_eqn;
C2_pipeline[1][41] = DFFEAS(C2_pipeline[1][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L706 is cic_decim:cic_decim_q|pipeline[1][41]~2390
--operation mode is arithmetic

C2L706 = CARRY(C2_differentiator[1][41] & (!C2L704 # !C2_pipeline[0][41]) # !C2_differentiator[1][41] & !C2_pipeline[0][41] & !C2L704);


--LB41L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
--operation mode is arithmetic

LB41L28_carry_eqn = LB41L25;
LB41L28 = LB32L15 $ LB29L24 $ LB41L28_carry_eqn;

--LB41L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB41L29 = CARRY(LB32L15 & !LB29L24 & !LB41L25 # !LB32L15 & (!LB41L25 # !LB29L24));


--C1_differentiator[2][33] is cic_decim:cic_decim_i|differentiator[2][33]
--operation mode is normal

C1_differentiator[2][33]_lut_out = C1_pipeline[1][33] & clk_enable;
C1_differentiator[2][33] = DFFEAS(C1_differentiator[2][33]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][33] is cic_decim:cic_decim_i|pipeline[1][33]
--operation mode is arithmetic

C1_pipeline[1][33]_carry_eqn = C1L687;
C1_pipeline[1][33]_lut_out = C1_differentiator[1][33] $ C1_pipeline[0][33] $ !C1_pipeline[1][33]_carry_eqn;
C1_pipeline[1][33] = DFFEAS(C1_pipeline[1][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L689 is cic_decim:cic_decim_i|pipeline[1][33]~2379
--operation mode is arithmetic

C1L689 = CARRY(C1_differentiator[1][33] & (!C1L687 # !C1_pipeline[0][33]) # !C1_differentiator[1][33] & !C1_pipeline[0][33] & !C1L687);


--LB20L36 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266
--operation mode is arithmetic

LB20L36_carry_eqn = LB20L35;
LB20L36 = LB14L29 $ LB11L32 $ LB20L36_carry_eqn;

--LB20L37 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
--operation mode is arithmetic

LB20L37 = CARRY(LB14L29 & !LB11L32 & !LB20L35 # !LB14L29 & (!LB20L35 # !LB11L32));


--LB17L30 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
--operation mode is arithmetic

LB17L30_carry_eqn = LB17L27;
LB17L30 = LB8L32 $ LB5L26 $ LB17L30_carry_eqn;

--LB17L31 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB17L31 = CARRY(LB8L32 & !LB5L26 & !LB17L27 # !LB8L32 & (!LB17L27 # !LB5L26));


--C2_differentiator[2][33] is cic_decim:cic_decim_q|differentiator[2][33]
--operation mode is normal

C2_differentiator[2][33]_lut_out = C2_pipeline[1][33] & clk_enable;
C2_differentiator[2][33] = DFFEAS(C2_differentiator[2][33]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][33] is cic_decim:cic_decim_q|pipeline[1][33]
--operation mode is arithmetic

C2_pipeline[1][33]_carry_eqn = C2L688;
C2_pipeline[1][33]_lut_out = C2_differentiator[1][33] $ C2_pipeline[0][33] $ !C2_pipeline[1][33]_carry_eqn;
C2_pipeline[1][33] = DFFEAS(C2_pipeline[1][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L690 is cic_decim:cic_decim_q|pipeline[1][33]~2394
--operation mode is arithmetic

C2L690 = CARRY(C2_differentiator[1][33] & (!C2L688 # !C2_pipeline[0][33]) # !C2_differentiator[1][33] & !C2_pipeline[0][33] & !C2L688);


--LB44L36 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266
--operation mode is arithmetic

LB44L36_carry_eqn = LB44L35;
LB44L36 = LB38L29 $ LB35L32 $ LB44L36_carry_eqn;

--LB44L37 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
--operation mode is arithmetic

LB44L37 = CARRY(LB38L29 & !LB35L32 & !LB44L35 # !LB38L29 & (!LB44L35 # !LB35L32));


--LB41L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
--operation mode is arithmetic

LB41L30_carry_eqn = LB41L27;
LB41L30 = LB32L32 $ LB29L26 $ LB41L30_carry_eqn;

--LB41L31 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB41L31 = CARRY(LB32L32 & !LB29L26 & !LB41L27 # !LB32L32 & (!LB41L27 # !LB29L26));


--C1_differentiator[2][42] is cic_decim:cic_decim_i|differentiator[2][42]
--operation mode is normal

C1_differentiator[2][42]_lut_out = C1_pipeline[1][42] & clk_enable;
C1_differentiator[2][42] = DFFEAS(C1_differentiator[2][42]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][42] is cic_decim:cic_decim_i|pipeline[1][42]
--operation mode is arithmetic

C1_pipeline[1][42]_carry_eqn = C1L705;
C1_pipeline[1][42]_lut_out = C1_differentiator[1][42] $ C1_pipeline[0][42] $ C1_pipeline[1][42]_carry_eqn;
C1_pipeline[1][42] = DFFEAS(C1_pipeline[1][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L707 is cic_decim:cic_decim_i|pipeline[1][42]~2383
--operation mode is arithmetic

C1L707 = CARRY(C1_differentiator[1][42] & C1_pipeline[0][42] & !C1L705 # !C1_differentiator[1][42] & (C1_pipeline[0][42] # !C1L705));


--LB17L32 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
--operation mode is arithmetic

LB17L32_carry_eqn = LB17L29;
LB17L32 = LB8L13 $ LB5L28 $ !LB17L32_carry_eqn;

--LB17L33 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB17L33 = CARRY(LB8L13 & (LB5L28 # !LB17L29) # !LB8L13 & LB5L28 & !LB17L29);


--C2_differentiator[2][42] is cic_decim:cic_decim_q|differentiator[2][42]
--operation mode is normal

C2_differentiator[2][42]_lut_out = C2_pipeline[1][42] & clk_enable;
C2_differentiator[2][42] = DFFEAS(C2_differentiator[2][42]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][42] is cic_decim:cic_decim_q|pipeline[1][42]
--operation mode is arithmetic

C2_pipeline[1][42]_carry_eqn = C2L706;
C2_pipeline[1][42]_lut_out = C2_differentiator[1][42] $ C2_pipeline[0][42] $ C2_pipeline[1][42]_carry_eqn;
C2_pipeline[1][42] = DFFEAS(C2_pipeline[1][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L708 is cic_decim:cic_decim_q|pipeline[1][42]~2398
--operation mode is arithmetic

C2L708 = CARRY(C2_differentiator[1][42] & C2_pipeline[0][42] & !C2L706 # !C2_differentiator[1][42] & (C2_pipeline[0][42] # !C2L706));


--LB41L32 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
--operation mode is arithmetic

LB41L32_carry_eqn = LB41L29;
LB41L32 = LB32L15 $ LB29L28 $ !LB41L32_carry_eqn;

--LB41L33 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB41L33 = CARRY(LB32L15 & (LB29L28 # !LB41L29) # !LB32L15 & LB29L28 & !LB41L29);


--C1_differentiator[2][34] is cic_decim:cic_decim_i|differentiator[2][34]
--operation mode is normal

C1_differentiator[2][34]_lut_out = C1_pipeline[1][34] & clk_enable;
C1_differentiator[2][34] = DFFEAS(C1_differentiator[2][34]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][34] is cic_decim:cic_decim_i|pipeline[1][34]
--operation mode is arithmetic

C1_pipeline[1][34]_carry_eqn = C1L689;
C1_pipeline[1][34]_lut_out = C1_differentiator[1][34] $ C1_pipeline[0][34] $ C1_pipeline[1][34]_carry_eqn;
C1_pipeline[1][34] = DFFEAS(C1_pipeline[1][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L691 is cic_decim:cic_decim_i|pipeline[1][34]~2387
--operation mode is arithmetic

C1L691 = CARRY(C1_differentiator[1][34] & C1_pipeline[0][34] & !C1L689 # !C1_differentiator[1][34] & (C1_pipeline[0][34] # !C1L689));


--LB20L38 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271
--operation mode is arithmetic

LB20L38_carry_eqn = LB20L37;
LB20L38 = LB14L29 $ LB11L34 $ !LB20L38_carry_eqn;

--LB20L39 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
--operation mode is arithmetic

LB20L39 = CARRY(LB14L29 & (LB11L34 # !LB20L37) # !LB14L29 & LB11L34 & !LB20L37);


--LB17L34 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
--operation mode is arithmetic

LB17L34_carry_eqn = LB17L31;
LB17L34 = LB8L34 $ LB5L30 $ !LB17L34_carry_eqn;

--LB17L35 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB17L35 = CARRY(LB8L34 & (LB5L30 # !LB17L31) # !LB8L34 & LB5L30 & !LB17L31);


--C2_differentiator[2][34] is cic_decim:cic_decim_q|differentiator[2][34]
--operation mode is normal

C2_differentiator[2][34]_lut_out = C2_pipeline[1][34] & clk_enable;
C2_differentiator[2][34] = DFFEAS(C2_differentiator[2][34]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][34] is cic_decim:cic_decim_q|pipeline[1][34]
--operation mode is arithmetic

C2_pipeline[1][34]_carry_eqn = C2L690;
C2_pipeline[1][34]_lut_out = C2_differentiator[1][34] $ C2_pipeline[0][34] $ C2_pipeline[1][34]_carry_eqn;
C2_pipeline[1][34] = DFFEAS(C2_pipeline[1][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L692 is cic_decim:cic_decim_q|pipeline[1][34]~2402
--operation mode is arithmetic

C2L692 = CARRY(C2_differentiator[1][34] & C2_pipeline[0][34] & !C2L690 # !C2_differentiator[1][34] & (C2_pipeline[0][34] # !C2L690));


--LB44L38 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271
--operation mode is arithmetic

LB44L38_carry_eqn = LB44L37;
LB44L38 = LB38L29 $ LB35L34 $ !LB44L38_carry_eqn;

--LB44L39 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
--operation mode is arithmetic

LB44L39 = CARRY(LB38L29 & (LB35L34 # !LB44L37) # !LB38L29 & LB35L34 & !LB44L37);


--LB41L34 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
--operation mode is arithmetic

LB41L34_carry_eqn = LB41L31;
LB41L34 = LB32L34 $ LB29L30 $ !LB41L34_carry_eqn;

--LB41L35 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB41L35 = CARRY(LB32L34 & (LB29L30 # !LB41L31) # !LB32L34 & LB29L30 & !LB41L31);


--LB17L36 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
--operation mode is arithmetic

LB17L36_carry_eqn = LB17L33;
LB17L36 = LB8L13 $ LB5L32 $ LB17L36_carry_eqn;

--LB17L37 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260
--operation mode is arithmetic

LB17L37 = CARRY(LB8L13 & !LB5L32 & !LB17L33 # !LB8L13 & (!LB17L33 # !LB5L32));


--LB41L36 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
--operation mode is arithmetic

LB41L36_carry_eqn = LB41L33;
LB41L36 = LB32L15 $ LB29L32 $ LB41L36_carry_eqn;

--LB41L37 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260
--operation mode is arithmetic

LB41L37 = CARRY(LB32L15 & !LB29L32 & !LB41L33 # !LB32L15 & (!LB41L33 # !LB29L32));


--C1_differentiator[2][35] is cic_decim:cic_decim_i|differentiator[2][35]
--operation mode is normal

C1_differentiator[2][35]_lut_out = C1_pipeline[1][35] & clk_enable;
C1_differentiator[2][35] = DFFEAS(C1_differentiator[2][35]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][35] is cic_decim:cic_decim_i|pipeline[1][35]
--operation mode is arithmetic

C1_pipeline[1][35]_carry_eqn = C1L691;
C1_pipeline[1][35]_lut_out = C1_differentiator[1][35] $ C1_pipeline[0][35] $ !C1_pipeline[1][35]_carry_eqn;
C1_pipeline[1][35] = DFFEAS(C1_pipeline[1][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L693 is cic_decim:cic_decim_i|pipeline[1][35]~2391
--operation mode is arithmetic

C1L693 = CARRY(C1_differentiator[1][35] & (!C1L691 # !C1_pipeline[0][35]) # !C1_differentiator[1][35] & !C1_pipeline[0][35] & !C1L691);


--LB20L40 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276
--operation mode is arithmetic

LB20L40_carry_eqn = LB20L39;
LB20L40 = LB14L29 $ LB11L36 $ LB20L40_carry_eqn;

--LB20L41 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
--operation mode is arithmetic

LB20L41 = CARRY(LB14L29 & !LB11L36 & !LB20L39 # !LB14L29 & (!LB20L39 # !LB11L36));


--LB17L38 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
--operation mode is arithmetic

LB17L38_carry_eqn = LB17L35;
LB17L38 = LB8L36 $ LB5L34 $ LB17L38_carry_eqn;

--LB17L39 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265
--operation mode is arithmetic

LB17L39 = CARRY(LB8L36 & !LB5L34 & !LB17L35 # !LB8L36 & (!LB17L35 # !LB5L34));


--C2_differentiator[2][35] is cic_decim:cic_decim_q|differentiator[2][35]
--operation mode is normal

C2_differentiator[2][35]_lut_out = C2_pipeline[1][35] & clk_enable;
C2_differentiator[2][35] = DFFEAS(C2_differentiator[2][35]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][35] is cic_decim:cic_decim_q|pipeline[1][35]
--operation mode is arithmetic

C2_pipeline[1][35]_carry_eqn = C2L692;
C2_pipeline[1][35]_lut_out = C2_differentiator[1][35] $ C2_pipeline[0][35] $ !C2_pipeline[1][35]_carry_eqn;
C2_pipeline[1][35] = DFFEAS(C2_pipeline[1][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L694 is cic_decim:cic_decim_q|pipeline[1][35]~2406
--operation mode is arithmetic

C2L694 = CARRY(C2_differentiator[1][35] & (!C2L692 # !C2_pipeline[0][35]) # !C2_differentiator[1][35] & !C2_pipeline[0][35] & !C2L692);


--LB44L40 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276
--operation mode is arithmetic

LB44L40_carry_eqn = LB44L39;
LB44L40 = LB38L29 $ LB35L36 $ LB44L40_carry_eqn;

--LB44L41 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
--operation mode is arithmetic

LB44L41 = CARRY(LB38L29 & !LB35L36 & !LB44L39 # !LB38L29 & (!LB44L39 # !LB35L36));


--LB41L38 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
--operation mode is arithmetic

LB41L38_carry_eqn = LB41L35;
LB41L38 = LB32L36 $ LB29L34 $ LB41L38_carry_eqn;

--LB41L39 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265
--operation mode is arithmetic

LB41L39 = CARRY(LB32L36 & !LB29L34 & !LB41L35 # !LB32L36 & (!LB41L35 # !LB29L34));


--C2_differentiator[2][36] is cic_decim:cic_decim_q|differentiator[2][36]
--operation mode is normal

C2_differentiator[2][36]_lut_out = C2_pipeline[1][36] & clk_enable;
C2_differentiator[2][36] = DFFEAS(C2_differentiator[2][36]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][36] is cic_decim:cic_decim_q|pipeline[1][36]
--operation mode is arithmetic

C2_pipeline[1][36]_carry_eqn = C2L694;
C2_pipeline[1][36]_lut_out = C2_differentiator[1][36] $ C2_pipeline[0][36] $ C2_pipeline[1][36]_carry_eqn;
C2_pipeline[1][36] = DFFEAS(C2_pipeline[1][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L696 is cic_decim:cic_decim_q|pipeline[1][36]~2410
--operation mode is arithmetic

C2L696 = CARRY(C2_differentiator[1][36] & C2_pipeline[0][36] & !C2L694 # !C2_differentiator[1][36] & (C2_pipeline[0][36] # !C2L694));


--LB44L42 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281
--operation mode is arithmetic

LB44L42_carry_eqn = LB44L41;
LB44L42 = LB38L29 $ LB35L38 $ !LB44L42_carry_eqn;

--LB44L43 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
--operation mode is arithmetic

LB44L43 = CARRY(LB38L29 & (LB35L38 # !LB44L41) # !LB38L29 & LB35L38 & !LB44L41);


--LB41L40 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
--operation mode is arithmetic

LB41L40_carry_eqn = LB41L39;
LB41L40 = LB32L38 $ LB29L36 $ !LB41L40_carry_eqn;

--LB41L41 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270
--operation mode is arithmetic

LB41L41 = CARRY(LB32L38 & (LB29L36 # !LB41L39) # !LB32L38 & LB29L36 & !LB41L39);


--C1_differentiator[2][36] is cic_decim:cic_decim_i|differentiator[2][36]
--operation mode is normal

C1_differentiator[2][36]_lut_out = C1_pipeline[1][36] & clk_enable;
C1_differentiator[2][36] = DFFEAS(C1_differentiator[2][36]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][36] is cic_decim:cic_decim_i|pipeline[1][36]
--operation mode is arithmetic

C1_pipeline[1][36]_carry_eqn = C1L693;
C1_pipeline[1][36]_lut_out = C1_differentiator[1][36] $ C1_pipeline[0][36] $ C1_pipeline[1][36]_carry_eqn;
C1_pipeline[1][36] = DFFEAS(C1_pipeline[1][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L695 is cic_decim:cic_decim_i|pipeline[1][36]~2395
--operation mode is arithmetic

C1L695 = CARRY(C1_differentiator[1][36] & C1_pipeline[0][36] & !C1L693 # !C1_differentiator[1][36] & (C1_pipeline[0][36] # !C1L693));


--LB20L42 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281
--operation mode is arithmetic

LB20L42_carry_eqn = LB20L41;
LB20L42 = LB14L29 $ LB11L38 $ !LB20L42_carry_eqn;

--LB20L43 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
--operation mode is arithmetic

LB20L43 = CARRY(LB14L29 & (LB11L38 # !LB20L41) # !LB14L29 & LB11L38 & !LB20L41);


--LB17L40 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
--operation mode is arithmetic

LB17L40_carry_eqn = LB17L39;
LB17L40 = LB8L38 $ LB5L36 $ !LB17L40_carry_eqn;

--LB17L41 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270
--operation mode is arithmetic

LB17L41 = CARRY(LB8L38 & (LB5L36 # !LB17L39) # !LB8L38 & LB5L36 & !LB17L39);


--reset_count[6] is reset_count[6]
--operation mode is arithmetic

reset_count[6]_carry_eqn = A1L182;
reset_count[6]_lut_out = reset_count[6] $ (!reset_count[6]_carry_eqn);
reset_count[6] = DFFEAS(reset_count[6]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L184 is reset_count[6]~107
--operation mode is arithmetic

A1L184 = CARRY(reset_count[6] & (!A1L182));


--C1_differentiator[1][43] is cic_decim:cic_decim_i|differentiator[1][43]
--operation mode is normal

C1_differentiator[1][43]_lut_out = C1_pipeline[0][43] & clk_enable;
C1_differentiator[1][43] = DFFEAS(C1_differentiator[1][43]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][43] is cic_decim:cic_decim_i|pipeline[0][43]
--operation mode is normal

C1_pipeline[0][43]_carry_eqn = C1L619;
C1_pipeline[0][43]_lut_out = C1_differentiator[0][43] $ C1_sampler[43] $ !C1_pipeline[0][43]_carry_eqn;
C1_pipeline[0][43] = DFFEAS(C1_pipeline[0][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--LB14L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is normal

LB14L29_carry_eqn = LB14L39;
LB14L29 = KB1L1 $ GB13L2 $ LB14L29_carry_eqn;


--LB11L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is normal

LB11L21_carry_eqn = LB11L39;
LB11L21 = GB15L2 $ GB17L3 $ LB11L21_carry_eqn;


--LB8L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is normal

LB8L13_carry_eqn = LB8L29;
LB8L13 = GB19L2 $ GB21L3 $ LB8L13_carry_eqn;


--LB5L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is normal

LB5L5_carry_eqn = LB5L33;
LB5L5 = GB23L3 $ GB25L5 $ !LB5L5_carry_eqn;


--C1_differentiator[1][37] is cic_decim:cic_decim_i|differentiator[1][37]
--operation mode is normal

C1_differentiator[1][37]_lut_out = C1_pipeline[0][37] & clk_enable;
C1_differentiator[1][37] = DFFEAS(C1_differentiator[1][37]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][37] is cic_decim:cic_decim_i|pipeline[0][37]
--operation mode is arithmetic

C1_pipeline[0][37]_carry_eqn = C1L607;
C1_pipeline[0][37]_lut_out = C1_differentiator[0][37] $ C1_sampler[37] $ !C1_pipeline[0][37]_carry_eqn;
C1_pipeline[0][37] = DFFEAS(C1_pipeline[0][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L609 is cic_decim:cic_decim_i|pipeline[0][37]~2403
--operation mode is arithmetic

C1L609 = CARRY(C1_differentiator[0][37] & (!C1L607 # !C1_sampler[37]) # !C1_differentiator[0][37] & !C1_sampler[37] & !C1L607);


--LB8L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

LB8L14_carry_eqn = LB8L39;
LB8L14 = GB6L28 $ GB5L25 $ LB8L14_carry_eqn;

--LB8L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

LB8L15 = CARRY(GB6L28 & (GB5L25 # !LB8L39) # !GB6L28 & GB5L25 & !LB8L39);


--LB5L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

LB5L6_carry_eqn = LB5L37;
LB5L6 = GB4L21 $ GB3L18 $ LB5L6_carry_eqn;

--LB5L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~169
--operation mode is arithmetic

LB5L7 = CARRY(GB4L21 & (GB3L18 # !LB5L37) # !GB4L21 & GB3L18 & !LB5L37);


--C2_differentiator[1][37] is cic_decim:cic_decim_q|differentiator[1][37]
--operation mode is normal

C2_differentiator[1][37]_lut_out = C2_pipeline[0][37] & clk_enable;
C2_differentiator[1][37] = DFFEAS(C2_differentiator[1][37]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][37] is cic_decim:cic_decim_q|pipeline[0][37]
--operation mode is arithmetic

C2_pipeline[0][37]_carry_eqn = C2L608;
C2_pipeline[0][37]_lut_out = C2_differentiator[0][37] $ C2_sampler[37] $ !C2_pipeline[0][37]_carry_eqn;
C2_pipeline[0][37] = DFFEAS(C2_pipeline[0][37]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L610 is cic_decim:cic_decim_q|pipeline[0][37]~2414
--operation mode is arithmetic

C2L610 = CARRY(C2_differentiator[0][37] & (!C2L608 # !C2_sampler[37]) # !C2_differentiator[0][37] & !C2_sampler[37] & !C2L608);


--LB38L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is normal

LB38L29_carry_eqn = LB38L39;
LB38L29 = KB9L1 $ GB38L2 $ LB38L29_carry_eqn;


--LB35L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is normal

LB35L21_carry_eqn = LB35L39;
LB35L21 = GB40L2 $ GB42L3 $ LB35L21_carry_eqn;


--LB32L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

LB32L13_carry_eqn = LB32L39;
LB32L13 = GB31L29 $ GB30L26 $ LB32L13_carry_eqn;

--LB32L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

LB32L14 = CARRY(GB31L29 & (GB30L26 # !LB32L39) # !GB31L29 & GB30L26 & !LB32L39);


--LB29L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~162
--operation mode is arithmetic

LB29L5_carry_eqn = LB29L37;
LB29L5 = GB29L21 $ GB28L18 $ LB29L5_carry_eqn;

--LB29L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~164
--operation mode is arithmetic

LB29L6 = CARRY(GB29L21 & (GB28L18 # !LB29L37) # !GB29L21 & GB28L18 & !LB29L37);


--C2_differentiator[1][43] is cic_decim:cic_decim_q|differentiator[1][43]
--operation mode is normal

C2_differentiator[1][43]_lut_out = C2_pipeline[0][43] & clk_enable;
C2_differentiator[1][43] = DFFEAS(C2_differentiator[1][43]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][43] is cic_decim:cic_decim_q|pipeline[0][43]
--operation mode is normal

C2_pipeline[0][43]_carry_eqn = C2L620;
C2_pipeline[0][43]_lut_out = C2_differentiator[0][43] $ C2_sampler[43] $ !C2_pipeline[0][43]_carry_eqn;
C2_pipeline[0][43] = DFFEAS(C2_pipeline[0][43]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );


--LB32L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is normal

LB32L15_carry_eqn = LB32L29;
LB32L15 = GB44L1 $ GB46L2 $ LB32L15_carry_eqn;


--LB29L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is normal

LB29L7_carry_eqn = LB29L33;
LB29L7 = GB48L3 $ GB50L5 $ !LB29L7_carry_eqn;


--C1_differentiator[1][28] is cic_decim:cic_decim_i|differentiator[1][28]
--operation mode is normal

C1_differentiator[1][28]_lut_out = C1_pipeline[0][28] & clk_enable;
C1_differentiator[1][28] = DFFEAS(C1_differentiator[1][28]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][28] is cic_decim:cic_decim_i|pipeline[0][28]
--operation mode is arithmetic

C1_pipeline[0][28]_carry_eqn = C1L589;
C1_pipeline[0][28]_lut_out = C1_differentiator[0][28] $ C1_sampler[28] $ C1_pipeline[0][28]_carry_eqn;
C1_pipeline[0][28] = DFFEAS(C1_pipeline[0][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L591 is cic_decim:cic_decim_i|pipeline[0][28]~2407
--operation mode is arithmetic

C1L591 = CARRY(C1_differentiator[0][28] & C1_sampler[28] & !C1L589 # !C1_differentiator[0][28] & (C1_sampler[28] # !C1L589));


--C1_pipeline[1][27] is cic_decim:cic_decim_i|pipeline[1][27]
--operation mode is arithmetic

C1_pipeline[1][27]_carry_eqn = C1L675;
C1_pipeline[1][27]_lut_out = C1_differentiator[1][27] $ C1_pipeline[0][27] $ !C1_pipeline[1][27]_carry_eqn;
C1_pipeline[1][27] = DFFEAS(C1_pipeline[1][27]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L677 is cic_decim:cic_decim_i|pipeline[1][27]~2411
--operation mode is arithmetic

C1L677 = CARRY(C1_differentiator[1][27] & (!C1L675 # !C1_pipeline[0][27]) # !C1_differentiator[1][27] & !C1_pipeline[0][27] & !C1L675);


--C1_differentiator[2][27] is cic_decim:cic_decim_i|differentiator[2][27]
--operation mode is normal

C1_differentiator[2][27]_lut_out = C1_pipeline[1][27] & clk_enable;
C1_differentiator[2][27] = DFFEAS(C1_differentiator[2][27]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][26] is cic_decim:cic_decim_i|pipeline[2][26]
--operation mode is arithmetic

C1_pipeline[2][26]_carry_eqn = C1L761;
C1_pipeline[2][26]_lut_out = C1_differentiator[2][26] $ C1_pipeline[1][26] $ C1_pipeline[2][26]_carry_eqn;
C1_pipeline[2][26] = DFFEAS(C1_pipeline[2][26]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L763 is cic_decim:cic_decim_i|pipeline[2][26]~2415
--operation mode is arithmetic

C1L763 = CARRY(C1_differentiator[2][26] & C1_pipeline[1][26] & !C1L761 # !C1_differentiator[2][26] & (C1_pipeline[1][26] # !C1L761));


--C1_differentiator[3][26] is cic_decim:cic_decim_i|differentiator[3][26]
--operation mode is normal

C1_differentiator[3][26]_lut_out = C1_pipeline[2][26] & clk_enable;
C1_differentiator[3][26] = DFFEAS(C1_differentiator[3][26]_lut_out, clock, VCC, , C2L760, , , , );


--C1L802 is cic_decim:cic_decim_i|pipeline[3][28]~2420
--operation mode is arithmetic

C1L802 = CARRY(C1_differentiator[3][25] & (!C1L803 # !C1_pipeline[2][25]) # !C1_differentiator[3][25] & !C1_pipeline[2][25] & !C1L803);


--LB14L30 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB14L30_carry_eqn = LB14L20;
LB14L30 = HB1L1 $ GB9L25 $ LB14L30_carry_eqn;

--LB14L31 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB14L31 = CARRY(HB1L1 & (!LB14L20 # !GB9L25) # !HB1L1 & !GB9L25 & !LB14L20);


--LB11L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB11L22_carry_eqn = LB11L12;
LB11L22 = GB8L20 $ GB7L16 $ !LB11L22_carry_eqn;

--LB11L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB11L23 = CARRY(GB8L20 & !GB7L16 & !LB11L12 # !GB8L20 & (!LB11L12 # !GB7L16));


--LB8L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB8L16_carry_eqn = LB8L10;
LB8L16 = GB6L12 $ GB5L8 $ !LB8L16_carry_eqn;

--LB8L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB8L17 = CARRY(GB6L12 & !GB5L8 & !LB8L10 # !GB6L12 & (!LB8L10 # !GB5L8));


--LB5L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB5L8_carry_eqn = LB5L4;
LB5L8 = GB24L1 $ GB4L3 $ LB5L8_carry_eqn;

--LB5L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~174
--operation mode is arithmetic

LB5L9 = CARRY(GB24L1 & (!LB5L4 # !GB4L3) # !GB24L1 & !GB4L3 & !LB5L4);


--NB4_q_b[2] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[2]_PORT_A_data_in = C1_pipeline[3][30];
NB4_q_b[2]_PORT_A_data_in_reg = DFFE(NB4_q_b[2]_PORT_A_data_in, NB4_q_b[2]_clock_0, , , NB4_q_b[2]_clock_enable_0);
NB4_q_b[2]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[2]_PORT_A_address_reg = DFFE(NB4_q_b[2]_PORT_A_address, NB4_q_b[2]_clock_0, , , NB4_q_b[2]_clock_enable_0);
NB4_q_b[2]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[2]_PORT_B_address_reg = DFFE(NB4_q_b[2]_PORT_B_address, NB4_q_b[2]_clock_1, , , );
NB4_q_b[2]_PORT_A_write_enable = VCC;
NB4_q_b[2]_PORT_A_write_enable_reg = DFFE(NB4_q_b[2]_PORT_A_write_enable, NB4_q_b[2]_clock_0, , , NB4_q_b[2]_clock_enable_0);
NB4_q_b[2]_PORT_B_read_enable = VCC;
NB4_q_b[2]_PORT_B_read_enable_reg = DFFE(NB4_q_b[2]_PORT_B_read_enable, NB4_q_b[2]_clock_1, , , );
NB4_q_b[2]_clock_0 = clock;
NB4_q_b[2]_clock_1 = clock;
NB4_q_b[2]_clock_enable_0 = D1L56;
NB4_q_b[2]_PORT_B_data_out = MEMORY(NB4_q_b[2]_PORT_A_data_in_reg, , NB4_q_b[2]_PORT_A_address_reg, NB4_q_b[2]_PORT_B_address_reg, NB4_q_b[2]_PORT_A_write_enable_reg, NB4_q_b[2]_PORT_B_read_enable_reg, , , NB4_q_b[2]_clock_0, NB4_q_b[2]_clock_1, NB4_q_b[2]_clock_enable_0, , , );
NB4_q_b[2] = NB4_q_b[2]_PORT_B_data_out[0];


--NB3_q_b[2] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[2]_PORT_A_data_in = C1_pipeline[3][30];
NB3_q_b[2]_PORT_A_data_in_reg = DFFE(NB3_q_b[2]_PORT_A_data_in, NB3_q_b[2]_clock_0, , , NB3_q_b[2]_clock_enable_0);
NB3_q_b[2]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[2]_PORT_A_address_reg = DFFE(NB3_q_b[2]_PORT_A_address, NB3_q_b[2]_clock_0, , , NB3_q_b[2]_clock_enable_0);
NB3_q_b[2]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[2]_PORT_B_address_reg = DFFE(NB3_q_b[2]_PORT_B_address, NB3_q_b[2]_clock_1, , , );
NB3_q_b[2]_PORT_A_write_enable = VCC;
NB3_q_b[2]_PORT_A_write_enable_reg = DFFE(NB3_q_b[2]_PORT_A_write_enable, NB3_q_b[2]_clock_0, , , NB3_q_b[2]_clock_enable_0);
NB3_q_b[2]_PORT_B_read_enable = VCC;
NB3_q_b[2]_PORT_B_read_enable_reg = DFFE(NB3_q_b[2]_PORT_B_read_enable, NB3_q_b[2]_clock_1, , , );
NB3_q_b[2]_clock_0 = clock;
NB3_q_b[2]_clock_1 = clock;
NB3_q_b[2]_clock_enable_0 = D1L56;
NB3_q_b[2]_PORT_B_data_out = MEMORY(NB3_q_b[2]_PORT_A_data_in_reg, , NB3_q_b[2]_PORT_A_address_reg, NB3_q_b[2]_PORT_B_address_reg, NB3_q_b[2]_PORT_A_write_enable_reg, NB3_q_b[2]_PORT_B_read_enable_reg, , , NB3_q_b[2]_clock_0, NB3_q_b[2]_clock_1, NB3_q_b[2]_clock_enable_0, , , );
NB3_q_b[2] = NB3_q_b[2]_PORT_B_data_out[0];


--NB4_q_b[15] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[15]_PORT_A_data_in = C1_pipeline[3][43];
NB4_q_b[15]_PORT_A_data_in_reg = DFFE(NB4_q_b[15]_PORT_A_data_in, NB4_q_b[15]_clock_0, , , NB4_q_b[15]_clock_enable_0);
NB4_q_b[15]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[15]_PORT_A_address_reg = DFFE(NB4_q_b[15]_PORT_A_address, NB4_q_b[15]_clock_0, , , NB4_q_b[15]_clock_enable_0);
NB4_q_b[15]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[15]_PORT_B_address_reg = DFFE(NB4_q_b[15]_PORT_B_address, NB4_q_b[15]_clock_1, , , );
NB4_q_b[15]_PORT_A_write_enable = VCC;
NB4_q_b[15]_PORT_A_write_enable_reg = DFFE(NB4_q_b[15]_PORT_A_write_enable, NB4_q_b[15]_clock_0, , , NB4_q_b[15]_clock_enable_0);
NB4_q_b[15]_PORT_B_read_enable = VCC;
NB4_q_b[15]_PORT_B_read_enable_reg = DFFE(NB4_q_b[15]_PORT_B_read_enable, NB4_q_b[15]_clock_1, , , );
NB4_q_b[15]_clock_0 = clock;
NB4_q_b[15]_clock_1 = clock;
NB4_q_b[15]_clock_enable_0 = D1L56;
NB4_q_b[15]_PORT_B_data_out = MEMORY(NB4_q_b[15]_PORT_A_data_in_reg, , NB4_q_b[15]_PORT_A_address_reg, NB4_q_b[15]_PORT_B_address_reg, NB4_q_b[15]_PORT_A_write_enable_reg, NB4_q_b[15]_PORT_B_read_enable_reg, , , NB4_q_b[15]_clock_0, NB4_q_b[15]_clock_1, NB4_q_b[15]_clock_enable_0, , , );
NB4_q_b[15] = NB4_q_b[15]_PORT_B_data_out[0];


--NB3_q_b[15] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[15]_PORT_A_data_in = C1_pipeline[3][43];
NB3_q_b[15]_PORT_A_data_in_reg = DFFE(NB3_q_b[15]_PORT_A_data_in, NB3_q_b[15]_clock_0, , , NB3_q_b[15]_clock_enable_0);
NB3_q_b[15]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[15]_PORT_A_address_reg = DFFE(NB3_q_b[15]_PORT_A_address, NB3_q_b[15]_clock_0, , , NB3_q_b[15]_clock_enable_0);
NB3_q_b[15]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[15]_PORT_B_address_reg = DFFE(NB3_q_b[15]_PORT_B_address, NB3_q_b[15]_clock_1, , , );
NB3_q_b[15]_PORT_A_write_enable = VCC;
NB3_q_b[15]_PORT_A_write_enable_reg = DFFE(NB3_q_b[15]_PORT_A_write_enable, NB3_q_b[15]_clock_0, , , NB3_q_b[15]_clock_enable_0);
NB3_q_b[15]_PORT_B_read_enable = VCC;
NB3_q_b[15]_PORT_B_read_enable_reg = DFFE(NB3_q_b[15]_PORT_B_read_enable, NB3_q_b[15]_clock_1, , , );
NB3_q_b[15]_clock_0 = clock;
NB3_q_b[15]_clock_1 = clock;
NB3_q_b[15]_clock_enable_0 = D1L56;
NB3_q_b[15]_PORT_B_data_out = MEMORY(NB3_q_b[15]_PORT_A_data_in_reg, , NB3_q_b[15]_PORT_A_address_reg, NB3_q_b[15]_PORT_B_address_reg, NB3_q_b[15]_PORT_A_write_enable_reg, NB3_q_b[15]_PORT_B_read_enable_reg, , , NB3_q_b[15]_clock_0, NB3_q_b[15]_clock_1, NB3_q_b[15]_clock_enable_0, , , );
NB3_q_b[15] = NB3_q_b[15]_PORT_B_data_out[0];


--BB1L18 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~462
--operation mode is arithmetic

BB1L18_carry_eqn = BB1L31;
BB1L18 = NB4_q_b[15] $ NB3_q_b[15] $ BB1L18_carry_eqn;

--BB1L19 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~464
--operation mode is arithmetic

BB1L19 = CARRY(NB4_q_b[15] & !NB3_q_b[15] & !BB1L31 # !NB4_q_b[15] & (!BB1L31 # !NB3_q_b[15]));


--NB4_q_b[0] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[0]_PORT_A_data_in = C1_pipeline[3][28];
NB4_q_b[0]_PORT_A_data_in_reg = DFFE(NB4_q_b[0]_PORT_A_data_in, NB4_q_b[0]_clock_0, , , NB4_q_b[0]_clock_enable_0);
NB4_q_b[0]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[0]_PORT_A_address_reg = DFFE(NB4_q_b[0]_PORT_A_address, NB4_q_b[0]_clock_0, , , NB4_q_b[0]_clock_enable_0);
NB4_q_b[0]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[0]_PORT_B_address_reg = DFFE(NB4_q_b[0]_PORT_B_address, NB4_q_b[0]_clock_1, , , );
NB4_q_b[0]_PORT_A_write_enable = VCC;
NB4_q_b[0]_PORT_A_write_enable_reg = DFFE(NB4_q_b[0]_PORT_A_write_enable, NB4_q_b[0]_clock_0, , , NB4_q_b[0]_clock_enable_0);
NB4_q_b[0]_PORT_B_read_enable = VCC;
NB4_q_b[0]_PORT_B_read_enable_reg = DFFE(NB4_q_b[0]_PORT_B_read_enable, NB4_q_b[0]_clock_1, , , );
NB4_q_b[0]_clock_0 = clock;
NB4_q_b[0]_clock_1 = clock;
NB4_q_b[0]_clock_enable_0 = D1L56;
NB4_q_b[0]_PORT_B_data_out = MEMORY(NB4_q_b[0]_PORT_A_data_in_reg, , NB4_q_b[0]_PORT_A_address_reg, NB4_q_b[0]_PORT_B_address_reg, NB4_q_b[0]_PORT_A_write_enable_reg, NB4_q_b[0]_PORT_B_read_enable_reg, , , NB4_q_b[0]_clock_0, NB4_q_b[0]_clock_1, NB4_q_b[0]_clock_enable_0, , , );
NB4_q_b[0] = NB4_q_b[0]_PORT_B_data_out[0];


--NB3_q_b[0] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[0]_PORT_A_data_in = C1_pipeline[3][28];
NB3_q_b[0]_PORT_A_data_in_reg = DFFE(NB3_q_b[0]_PORT_A_data_in, NB3_q_b[0]_clock_0, , , NB3_q_b[0]_clock_enable_0);
NB3_q_b[0]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[0]_PORT_A_address_reg = DFFE(NB3_q_b[0]_PORT_A_address, NB3_q_b[0]_clock_0, , , NB3_q_b[0]_clock_enable_0);
NB3_q_b[0]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[0]_PORT_B_address_reg = DFFE(NB3_q_b[0]_PORT_B_address, NB3_q_b[0]_clock_1, , , );
NB3_q_b[0]_PORT_A_write_enable = VCC;
NB3_q_b[0]_PORT_A_write_enable_reg = DFFE(NB3_q_b[0]_PORT_A_write_enable, NB3_q_b[0]_clock_0, , , NB3_q_b[0]_clock_enable_0);
NB3_q_b[0]_PORT_B_read_enable = VCC;
NB3_q_b[0]_PORT_B_read_enable_reg = DFFE(NB3_q_b[0]_PORT_B_read_enable, NB3_q_b[0]_clock_1, , , );
NB3_q_b[0]_clock_0 = clock;
NB3_q_b[0]_clock_1 = clock;
NB3_q_b[0]_clock_enable_0 = D1L56;
NB3_q_b[0]_PORT_B_data_out = MEMORY(NB3_q_b[0]_PORT_A_data_in_reg, , NB3_q_b[0]_PORT_A_address_reg, NB3_q_b[0]_PORT_B_address_reg, NB3_q_b[0]_PORT_A_write_enable_reg, NB3_q_b[0]_PORT_B_read_enable_reg, , , NB3_q_b[0]_clock_0, NB3_q_b[0]_clock_1, NB3_q_b[0]_clock_enable_0, , , );
NB3_q_b[0] = NB3_q_b[0]_PORT_B_data_out[0];


--NB4_q_b[1] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[1]_PORT_A_data_in = C1_pipeline[3][29];
NB4_q_b[1]_PORT_A_data_in_reg = DFFE(NB4_q_b[1]_PORT_A_data_in, NB4_q_b[1]_clock_0, , , NB4_q_b[1]_clock_enable_0);
NB4_q_b[1]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[1]_PORT_A_address_reg = DFFE(NB4_q_b[1]_PORT_A_address, NB4_q_b[1]_clock_0, , , NB4_q_b[1]_clock_enable_0);
NB4_q_b[1]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[1]_PORT_B_address_reg = DFFE(NB4_q_b[1]_PORT_B_address, NB4_q_b[1]_clock_1, , , );
NB4_q_b[1]_PORT_A_write_enable = VCC;
NB4_q_b[1]_PORT_A_write_enable_reg = DFFE(NB4_q_b[1]_PORT_A_write_enable, NB4_q_b[1]_clock_0, , , NB4_q_b[1]_clock_enable_0);
NB4_q_b[1]_PORT_B_read_enable = VCC;
NB4_q_b[1]_PORT_B_read_enable_reg = DFFE(NB4_q_b[1]_PORT_B_read_enable, NB4_q_b[1]_clock_1, , , );
NB4_q_b[1]_clock_0 = clock;
NB4_q_b[1]_clock_1 = clock;
NB4_q_b[1]_clock_enable_0 = D1L56;
NB4_q_b[1]_PORT_B_data_out = MEMORY(NB4_q_b[1]_PORT_A_data_in_reg, , NB4_q_b[1]_PORT_A_address_reg, NB4_q_b[1]_PORT_B_address_reg, NB4_q_b[1]_PORT_A_write_enable_reg, NB4_q_b[1]_PORT_B_read_enable_reg, , , NB4_q_b[1]_clock_0, NB4_q_b[1]_clock_1, NB4_q_b[1]_clock_enable_0, , , );
NB4_q_b[1] = NB4_q_b[1]_PORT_B_data_out[0];


--NB3_q_b[1] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[1]_PORT_A_data_in = C1_pipeline[3][29];
NB3_q_b[1]_PORT_A_data_in_reg = DFFE(NB3_q_b[1]_PORT_A_data_in, NB3_q_b[1]_clock_0, , , NB3_q_b[1]_clock_enable_0);
NB3_q_b[1]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[1]_PORT_A_address_reg = DFFE(NB3_q_b[1]_PORT_A_address, NB3_q_b[1]_clock_0, , , NB3_q_b[1]_clock_enable_0);
NB3_q_b[1]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[1]_PORT_B_address_reg = DFFE(NB3_q_b[1]_PORT_B_address, NB3_q_b[1]_clock_1, , , );
NB3_q_b[1]_PORT_A_write_enable = VCC;
NB3_q_b[1]_PORT_A_write_enable_reg = DFFE(NB3_q_b[1]_PORT_A_write_enable, NB3_q_b[1]_clock_0, , , NB3_q_b[1]_clock_enable_0);
NB3_q_b[1]_PORT_B_read_enable = VCC;
NB3_q_b[1]_PORT_B_read_enable_reg = DFFE(NB3_q_b[1]_PORT_B_read_enable, NB3_q_b[1]_clock_1, , , );
NB3_q_b[1]_clock_0 = clock;
NB3_q_b[1]_clock_1 = clock;
NB3_q_b[1]_clock_enable_0 = D1L56;
NB3_q_b[1]_PORT_B_data_out = MEMORY(NB3_q_b[1]_PORT_A_data_in_reg, , NB3_q_b[1]_PORT_A_address_reg, NB3_q_b[1]_PORT_B_address_reg, NB3_q_b[1]_PORT_A_write_enable_reg, NB3_q_b[1]_PORT_B_read_enable_reg, , , NB3_q_b[1]_clock_0, NB3_q_b[1]_clock_1, NB3_q_b[1]_clock_enable_0, , , );
NB3_q_b[1] = NB3_q_b[1]_PORT_B_data_out[0];


--D1L42 is halfband_decim:hbd_i|add~1550
--operation mode is arithmetic

D1L42 = A1L195 $ !D2_phase[0];

--D1L43 is halfband_decim:hbd_i|add~1552
--operation mode is arithmetic

D1L43 = CARRY(!A1L195 & D2_phase[0]);


--D1L44 is halfband_decim:hbd_i|add~1555
--operation mode is arithmetic

D1L44_carry_eqn = D1L43;
D1L44 = D2_phase[1] $ (D1L44_carry_eqn);

--D1L45 is halfband_decim:hbd_i|add~1557
--operation mode is arithmetic

D1L45 = CARRY(!D1L43 # !D2_phase[1]);


--D1L46 is halfband_decim:hbd_i|add~1560
--operation mode is normal

D1L46_carry_eqn = D1L48;
D1L46 = D1_phase[3] $ (D1L46_carry_eqn);


--D1L47 is halfband_decim:hbd_i|add~1565
--operation mode is arithmetic

D1L47_carry_eqn = D1L45;
D1L47 = D2_phase[2] $ (!D1L47_carry_eqn);

--D1L48 is halfband_decim:hbd_i|add~1567
--operation mode is arithmetic

D1L48 = CARRY(D2_phase[2] & (!D1L45));


--NB4_q_b[4] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[4]_PORT_A_data_in = C1_pipeline[3][32];
NB4_q_b[4]_PORT_A_data_in_reg = DFFE(NB4_q_b[4]_PORT_A_data_in, NB4_q_b[4]_clock_0, , , NB4_q_b[4]_clock_enable_0);
NB4_q_b[4]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[4]_PORT_A_address_reg = DFFE(NB4_q_b[4]_PORT_A_address, NB4_q_b[4]_clock_0, , , NB4_q_b[4]_clock_enable_0);
NB4_q_b[4]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[4]_PORT_B_address_reg = DFFE(NB4_q_b[4]_PORT_B_address, NB4_q_b[4]_clock_1, , , );
NB4_q_b[4]_PORT_A_write_enable = VCC;
NB4_q_b[4]_PORT_A_write_enable_reg = DFFE(NB4_q_b[4]_PORT_A_write_enable, NB4_q_b[4]_clock_0, , , NB4_q_b[4]_clock_enable_0);
NB4_q_b[4]_PORT_B_read_enable = VCC;
NB4_q_b[4]_PORT_B_read_enable_reg = DFFE(NB4_q_b[4]_PORT_B_read_enable, NB4_q_b[4]_clock_1, , , );
NB4_q_b[4]_clock_0 = clock;
NB4_q_b[4]_clock_1 = clock;
NB4_q_b[4]_clock_enable_0 = D1L56;
NB4_q_b[4]_PORT_B_data_out = MEMORY(NB4_q_b[4]_PORT_A_data_in_reg, , NB4_q_b[4]_PORT_A_address_reg, NB4_q_b[4]_PORT_B_address_reg, NB4_q_b[4]_PORT_A_write_enable_reg, NB4_q_b[4]_PORT_B_read_enable_reg, , , NB4_q_b[4]_clock_0, NB4_q_b[4]_clock_1, NB4_q_b[4]_clock_enable_0, , , );
NB4_q_b[4] = NB4_q_b[4]_PORT_B_data_out[0];


--NB3_q_b[4] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[4]_PORT_A_data_in = C1_pipeline[3][32];
NB3_q_b[4]_PORT_A_data_in_reg = DFFE(NB3_q_b[4]_PORT_A_data_in, NB3_q_b[4]_clock_0, , , NB3_q_b[4]_clock_enable_0);
NB3_q_b[4]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[4]_PORT_A_address_reg = DFFE(NB3_q_b[4]_PORT_A_address, NB3_q_b[4]_clock_0, , , NB3_q_b[4]_clock_enable_0);
NB3_q_b[4]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[4]_PORT_B_address_reg = DFFE(NB3_q_b[4]_PORT_B_address, NB3_q_b[4]_clock_1, , , );
NB3_q_b[4]_PORT_A_write_enable = VCC;
NB3_q_b[4]_PORT_A_write_enable_reg = DFFE(NB3_q_b[4]_PORT_A_write_enable, NB3_q_b[4]_clock_0, , , NB3_q_b[4]_clock_enable_0);
NB3_q_b[4]_PORT_B_read_enable = VCC;
NB3_q_b[4]_PORT_B_read_enable_reg = DFFE(NB3_q_b[4]_PORT_B_read_enable, NB3_q_b[4]_clock_1, , , );
NB3_q_b[4]_clock_0 = clock;
NB3_q_b[4]_clock_1 = clock;
NB3_q_b[4]_clock_enable_0 = D1L56;
NB3_q_b[4]_PORT_B_data_out = MEMORY(NB3_q_b[4]_PORT_A_data_in_reg, , NB3_q_b[4]_PORT_A_address_reg, NB3_q_b[4]_PORT_B_address_reg, NB3_q_b[4]_PORT_A_write_enable_reg, NB3_q_b[4]_PORT_B_read_enable_reg, , , NB3_q_b[4]_clock_0, NB3_q_b[4]_clock_1, NB3_q_b[4]_clock_enable_0, , , );
NB3_q_b[4] = NB3_q_b[4]_PORT_B_data_out[0];


--NB4_q_b[3] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[3]_PORT_A_data_in = C1_pipeline[3][31];
NB4_q_b[3]_PORT_A_data_in_reg = DFFE(NB4_q_b[3]_PORT_A_data_in, NB4_q_b[3]_clock_0, , , NB4_q_b[3]_clock_enable_0);
NB4_q_b[3]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[3]_PORT_A_address_reg = DFFE(NB4_q_b[3]_PORT_A_address, NB4_q_b[3]_clock_0, , , NB4_q_b[3]_clock_enable_0);
NB4_q_b[3]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[3]_PORT_B_address_reg = DFFE(NB4_q_b[3]_PORT_B_address, NB4_q_b[3]_clock_1, , , );
NB4_q_b[3]_PORT_A_write_enable = VCC;
NB4_q_b[3]_PORT_A_write_enable_reg = DFFE(NB4_q_b[3]_PORT_A_write_enable, NB4_q_b[3]_clock_0, , , NB4_q_b[3]_clock_enable_0);
NB4_q_b[3]_PORT_B_read_enable = VCC;
NB4_q_b[3]_PORT_B_read_enable_reg = DFFE(NB4_q_b[3]_PORT_B_read_enable, NB4_q_b[3]_clock_1, , , );
NB4_q_b[3]_clock_0 = clock;
NB4_q_b[3]_clock_1 = clock;
NB4_q_b[3]_clock_enable_0 = D1L56;
NB4_q_b[3]_PORT_B_data_out = MEMORY(NB4_q_b[3]_PORT_A_data_in_reg, , NB4_q_b[3]_PORT_A_address_reg, NB4_q_b[3]_PORT_B_address_reg, NB4_q_b[3]_PORT_A_write_enable_reg, NB4_q_b[3]_PORT_B_read_enable_reg, , , NB4_q_b[3]_clock_0, NB4_q_b[3]_clock_1, NB4_q_b[3]_clock_enable_0, , , );
NB4_q_b[3] = NB4_q_b[3]_PORT_B_data_out[0];


--NB3_q_b[3] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[3]_PORT_A_data_in = C1_pipeline[3][31];
NB3_q_b[3]_PORT_A_data_in_reg = DFFE(NB3_q_b[3]_PORT_A_data_in, NB3_q_b[3]_clock_0, , , NB3_q_b[3]_clock_enable_0);
NB3_q_b[3]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[3]_PORT_A_address_reg = DFFE(NB3_q_b[3]_PORT_A_address, NB3_q_b[3]_clock_0, , , NB3_q_b[3]_clock_enable_0);
NB3_q_b[3]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[3]_PORT_B_address_reg = DFFE(NB3_q_b[3]_PORT_B_address, NB3_q_b[3]_clock_1, , , );
NB3_q_b[3]_PORT_A_write_enable = VCC;
NB3_q_b[3]_PORT_A_write_enable_reg = DFFE(NB3_q_b[3]_PORT_A_write_enable, NB3_q_b[3]_clock_0, , , NB3_q_b[3]_clock_enable_0);
NB3_q_b[3]_PORT_B_read_enable = VCC;
NB3_q_b[3]_PORT_B_read_enable_reg = DFFE(NB3_q_b[3]_PORT_B_read_enable, NB3_q_b[3]_clock_1, , , );
NB3_q_b[3]_clock_0 = clock;
NB3_q_b[3]_clock_1 = clock;
NB3_q_b[3]_clock_enable_0 = D1L56;
NB3_q_b[3]_PORT_B_data_out = MEMORY(NB3_q_b[3]_PORT_A_data_in_reg, , NB3_q_b[3]_PORT_A_address_reg, NB3_q_b[3]_PORT_B_address_reg, NB3_q_b[3]_PORT_A_write_enable_reg, NB3_q_b[3]_PORT_B_read_enable_reg, , , NB3_q_b[3]_clock_0, NB3_q_b[3]_clock_1, NB3_q_b[3]_clock_enable_0, , , );
NB3_q_b[3] = NB3_q_b[3]_PORT_B_data_out[0];


--BB1L20 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~467
--operation mode is arithmetic

BB1L20_carry_eqn = BB1L9;
BB1L20 = NB4_q_b[5] $ NB3_q_b[5] $ BB1L20_carry_eqn;

--BB1L21 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~469
--operation mode is arithmetic

BB1L21 = CARRY(NB4_q_b[5] & !NB3_q_b[5] & !BB1L9 # !NB4_q_b[5] & (!BB1L9 # !NB3_q_b[5]));


--GB9L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~1917
--operation mode is normal

GB9L8 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[4]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[4] # !BB1_sum[2]);


--GB9L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~1918
--operation mode is normal

GB9L9 = GB9L8 & (Z2_data[3] & (!GB9L1) # !Z2_data[3] & !GB12L1);


--Z2_data[6] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[6]
--operation mode is normal

Z2_data[6]_lut_out = D2_phase[0] & (D2_phase[2] # !D2_phase[1]) # !D2_phase[0] & !D2_phase[2];
Z2_data[6] = DFFEAS(Z2_data[6]_lut_out, clock, VCC, , , , , , );


--GB1L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[5]~9
--operation mode is normal

GB1L6 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[6]) # !BB1_sum[0] & !Z2_data[5] & BB1_sum[1];


--GB16L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00043|out_bit[0]~0
--operation mode is normal

GB16L2 = BB1_sum[6] & !BB1_sum[5] & (BB1_sum[7] $ Z2_data[0]) # !BB1_sum[6] & (BB1_sum[7] $ (Z2_data[0] & BB1_sum[5]));


--GB8L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1791
--operation mode is normal

GB8L3 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[2]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[2] # !BB1_sum[4]);


--GB14L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00039|_~145
--operation mode is normal

GB14L1 = BB1_sum[5] & (!BB1_sum[3] & !BB1_sum[4]);


--GB8L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|_~5
--operation mode is normal

GB8L1 = BB1_sum[3] & BB1_sum[4] & (!BB1_sum[5]);


--GB8L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1792
--operation mode is normal

GB8L4 = GB8L3 & (Z2_data[1] & (!GB8L1) # !Z2_data[1] & !GB14L1);


--NB4_q_b[8] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[8]_PORT_A_data_in = C1_pipeline[3][36];
NB4_q_b[8]_PORT_A_data_in_reg = DFFE(NB4_q_b[8]_PORT_A_data_in, NB4_q_b[8]_clock_0, , , NB4_q_b[8]_clock_enable_0);
NB4_q_b[8]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[8]_PORT_A_address_reg = DFFE(NB4_q_b[8]_PORT_A_address, NB4_q_b[8]_clock_0, , , NB4_q_b[8]_clock_enable_0);
NB4_q_b[8]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[8]_PORT_B_address_reg = DFFE(NB4_q_b[8]_PORT_B_address, NB4_q_b[8]_clock_1, , , );
NB4_q_b[8]_PORT_A_write_enable = VCC;
NB4_q_b[8]_PORT_A_write_enable_reg = DFFE(NB4_q_b[8]_PORT_A_write_enable, NB4_q_b[8]_clock_0, , , NB4_q_b[8]_clock_enable_0);
NB4_q_b[8]_PORT_B_read_enable = VCC;
NB4_q_b[8]_PORT_B_read_enable_reg = DFFE(NB4_q_b[8]_PORT_B_read_enable, NB4_q_b[8]_clock_1, , , );
NB4_q_b[8]_clock_0 = clock;
NB4_q_b[8]_clock_1 = clock;
NB4_q_b[8]_clock_enable_0 = D1L56;
NB4_q_b[8]_PORT_B_data_out = MEMORY(NB4_q_b[8]_PORT_A_data_in_reg, , NB4_q_b[8]_PORT_A_address_reg, NB4_q_b[8]_PORT_B_address_reg, NB4_q_b[8]_PORT_A_write_enable_reg, NB4_q_b[8]_PORT_B_read_enable_reg, , , NB4_q_b[8]_clock_0, NB4_q_b[8]_clock_1, NB4_q_b[8]_clock_enable_0, , , );
NB4_q_b[8] = NB4_q_b[8]_PORT_B_data_out[0];


--NB3_q_b[8] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[8]_PORT_A_data_in = C1_pipeline[3][36];
NB3_q_b[8]_PORT_A_data_in_reg = DFFE(NB3_q_b[8]_PORT_A_data_in, NB3_q_b[8]_clock_0, , , NB3_q_b[8]_clock_enable_0);
NB3_q_b[8]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[8]_PORT_A_address_reg = DFFE(NB3_q_b[8]_PORT_A_address, NB3_q_b[8]_clock_0, , , NB3_q_b[8]_clock_enable_0);
NB3_q_b[8]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[8]_PORT_B_address_reg = DFFE(NB3_q_b[8]_PORT_B_address, NB3_q_b[8]_clock_1, , , );
NB3_q_b[8]_PORT_A_write_enable = VCC;
NB3_q_b[8]_PORT_A_write_enable_reg = DFFE(NB3_q_b[8]_PORT_A_write_enable, NB3_q_b[8]_clock_0, , , NB3_q_b[8]_clock_enable_0);
NB3_q_b[8]_PORT_B_read_enable = VCC;
NB3_q_b[8]_PORT_B_read_enable_reg = DFFE(NB3_q_b[8]_PORT_B_read_enable, NB3_q_b[8]_clock_1, , , );
NB3_q_b[8]_clock_0 = clock;
NB3_q_b[8]_clock_1 = clock;
NB3_q_b[8]_clock_enable_0 = D1L56;
NB3_q_b[8]_PORT_B_data_out = MEMORY(NB3_q_b[8]_PORT_A_data_in_reg, , NB3_q_b[8]_PORT_A_address_reg, NB3_q_b[8]_PORT_B_address_reg, NB3_q_b[8]_PORT_A_write_enable_reg, NB3_q_b[8]_PORT_B_read_enable_reg, , , NB3_q_b[8]_clock_0, NB3_q_b[8]_clock_1, NB3_q_b[8]_clock_enable_0, , , );
NB3_q_b[8] = NB3_q_b[8]_PORT_B_data_out[0];


--NB4_q_b[7] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[7]_PORT_A_data_in = C1_pipeline[3][35];
NB4_q_b[7]_PORT_A_data_in_reg = DFFE(NB4_q_b[7]_PORT_A_data_in, NB4_q_b[7]_clock_0, , , NB4_q_b[7]_clock_enable_0);
NB4_q_b[7]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[7]_PORT_A_address_reg = DFFE(NB4_q_b[7]_PORT_A_address, NB4_q_b[7]_clock_0, , , NB4_q_b[7]_clock_enable_0);
NB4_q_b[7]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[7]_PORT_B_address_reg = DFFE(NB4_q_b[7]_PORT_B_address, NB4_q_b[7]_clock_1, , , );
NB4_q_b[7]_PORT_A_write_enable = VCC;
NB4_q_b[7]_PORT_A_write_enable_reg = DFFE(NB4_q_b[7]_PORT_A_write_enable, NB4_q_b[7]_clock_0, , , NB4_q_b[7]_clock_enable_0);
NB4_q_b[7]_PORT_B_read_enable = VCC;
NB4_q_b[7]_PORT_B_read_enable_reg = DFFE(NB4_q_b[7]_PORT_B_read_enable, NB4_q_b[7]_clock_1, , , );
NB4_q_b[7]_clock_0 = clock;
NB4_q_b[7]_clock_1 = clock;
NB4_q_b[7]_clock_enable_0 = D1L56;
NB4_q_b[7]_PORT_B_data_out = MEMORY(NB4_q_b[7]_PORT_A_data_in_reg, , NB4_q_b[7]_PORT_A_address_reg, NB4_q_b[7]_PORT_B_address_reg, NB4_q_b[7]_PORT_A_write_enable_reg, NB4_q_b[7]_PORT_B_read_enable_reg, , , NB4_q_b[7]_clock_0, NB4_q_b[7]_clock_1, NB4_q_b[7]_clock_enable_0, , , );
NB4_q_b[7] = NB4_q_b[7]_PORT_B_data_out[0];


--NB3_q_b[7] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[7]_PORT_A_data_in = C1_pipeline[3][35];
NB3_q_b[7]_PORT_A_data_in_reg = DFFE(NB3_q_b[7]_PORT_A_data_in, NB3_q_b[7]_clock_0, , , NB3_q_b[7]_clock_enable_0);
NB3_q_b[7]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[7]_PORT_A_address_reg = DFFE(NB3_q_b[7]_PORT_A_address, NB3_q_b[7]_clock_0, , , NB3_q_b[7]_clock_enable_0);
NB3_q_b[7]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[7]_PORT_B_address_reg = DFFE(NB3_q_b[7]_PORT_B_address, NB3_q_b[7]_clock_1, , , );
NB3_q_b[7]_PORT_A_write_enable = VCC;
NB3_q_b[7]_PORT_A_write_enable_reg = DFFE(NB3_q_b[7]_PORT_A_write_enable, NB3_q_b[7]_clock_0, , , NB3_q_b[7]_clock_enable_0);
NB3_q_b[7]_PORT_B_read_enable = VCC;
NB3_q_b[7]_PORT_B_read_enable_reg = DFFE(NB3_q_b[7]_PORT_B_read_enable, NB3_q_b[7]_clock_1, , , );
NB3_q_b[7]_clock_0 = clock;
NB3_q_b[7]_clock_1 = clock;
NB3_q_b[7]_clock_enable_0 = D1L56;
NB3_q_b[7]_PORT_B_data_out = MEMORY(NB3_q_b[7]_PORT_A_data_in_reg, , NB3_q_b[7]_PORT_A_address_reg, NB3_q_b[7]_PORT_B_address_reg, NB3_q_b[7]_PORT_A_write_enable_reg, NB3_q_b[7]_PORT_B_read_enable_reg, , , NB3_q_b[7]_clock_0, NB3_q_b[7]_clock_1, NB3_q_b[7]_clock_enable_0, , , );
NB3_q_b[7] = NB3_q_b[7]_PORT_B_data_out[0];


--NB4_q_b[6] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[6]_PORT_A_data_in = C1_pipeline[3][34];
NB4_q_b[6]_PORT_A_data_in_reg = DFFE(NB4_q_b[6]_PORT_A_data_in, NB4_q_b[6]_clock_0, , , NB4_q_b[6]_clock_enable_0);
NB4_q_b[6]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[6]_PORT_A_address_reg = DFFE(NB4_q_b[6]_PORT_A_address, NB4_q_b[6]_clock_0, , , NB4_q_b[6]_clock_enable_0);
NB4_q_b[6]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[6]_PORT_B_address_reg = DFFE(NB4_q_b[6]_PORT_B_address, NB4_q_b[6]_clock_1, , , );
NB4_q_b[6]_PORT_A_write_enable = VCC;
NB4_q_b[6]_PORT_A_write_enable_reg = DFFE(NB4_q_b[6]_PORT_A_write_enable, NB4_q_b[6]_clock_0, , , NB4_q_b[6]_clock_enable_0);
NB4_q_b[6]_PORT_B_read_enable = VCC;
NB4_q_b[6]_PORT_B_read_enable_reg = DFFE(NB4_q_b[6]_PORT_B_read_enable, NB4_q_b[6]_clock_1, , , );
NB4_q_b[6]_clock_0 = clock;
NB4_q_b[6]_clock_1 = clock;
NB4_q_b[6]_clock_enable_0 = D1L56;
NB4_q_b[6]_PORT_B_data_out = MEMORY(NB4_q_b[6]_PORT_A_data_in_reg, , NB4_q_b[6]_PORT_A_address_reg, NB4_q_b[6]_PORT_B_address_reg, NB4_q_b[6]_PORT_A_write_enable_reg, NB4_q_b[6]_PORT_B_read_enable_reg, , , NB4_q_b[6]_clock_0, NB4_q_b[6]_clock_1, NB4_q_b[6]_clock_enable_0, , , );
NB4_q_b[6] = NB4_q_b[6]_PORT_B_data_out[0];


--NB3_q_b[6] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[6]_PORT_A_data_in = C1_pipeline[3][34];
NB3_q_b[6]_PORT_A_data_in_reg = DFFE(NB3_q_b[6]_PORT_A_data_in, NB3_q_b[6]_clock_0, , , NB3_q_b[6]_clock_enable_0);
NB3_q_b[6]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[6]_PORT_A_address_reg = DFFE(NB3_q_b[6]_PORT_A_address, NB3_q_b[6]_clock_0, , , NB3_q_b[6]_clock_enable_0);
NB3_q_b[6]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[6]_PORT_B_address_reg = DFFE(NB3_q_b[6]_PORT_B_address, NB3_q_b[6]_clock_1, , , );
NB3_q_b[6]_PORT_A_write_enable = VCC;
NB3_q_b[6]_PORT_A_write_enable_reg = DFFE(NB3_q_b[6]_PORT_A_write_enable, NB3_q_b[6]_clock_0, , , NB3_q_b[6]_clock_enable_0);
NB3_q_b[6]_PORT_B_read_enable = VCC;
NB3_q_b[6]_PORT_B_read_enable_reg = DFFE(NB3_q_b[6]_PORT_B_read_enable, NB3_q_b[6]_clock_1, , , );
NB3_q_b[6]_clock_0 = clock;
NB3_q_b[6]_clock_1 = clock;
NB3_q_b[6]_clock_enable_0 = D1L56;
NB3_q_b[6]_PORT_B_data_out = MEMORY(NB3_q_b[6]_PORT_A_data_in_reg, , NB3_q_b[6]_PORT_A_address_reg, NB3_q_b[6]_PORT_B_address_reg, NB3_q_b[6]_PORT_A_write_enable_reg, NB3_q_b[6]_PORT_B_read_enable_reg, , , NB3_q_b[6]_clock_0, NB3_q_b[6]_clock_1, NB3_q_b[6]_clock_enable_0, , , );
NB3_q_b[6] = NB3_q_b[6]_PORT_B_data_out[0];


--Z2_data[9] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[9]
--operation mode is normal

Z2_data[9]_lut_out = D2_phase[0] # D2_phase[2];
Z2_data[9] = DFFEAS(Z2_data[9]_lut_out, clock, VCC, , , , , , );


--GB9L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~1919
--operation mode is normal

GB9L18 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[9]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[9] # !BB1_sum[2]);


--Z2_data[8] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[8]
--operation mode is normal

Z2_data[8]_lut_out = D2_phase[2] & D2_phase[1] # !D2_phase[2] & (D2_phase[0]);
Z2_data[8] = DFFEAS(Z2_data[8]_lut_out, clock, VCC, , , , , , );


--GB9L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~1920
--operation mode is normal

GB9L19 = GB9L18 & (Z2_data[8] & (!GB9L1) # !Z2_data[8] & !GB12L1);


--Z2_data[10] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[10]
--operation mode is normal

Z2_data[10]_lut_out = D2_phase[0] & (D2_phase[1] # !D2_phase[2]);
Z2_data[10] = DFFEAS(Z2_data[10]_lut_out, clock, VCC, , , , , , );


--Z2_data[11] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[11]
--operation mode is normal

Z2_data[11]_lut_out = D2_phase[0] $ (D2_phase[1] & D2_phase[2]);
Z2_data[11] = DFFEAS(Z2_data[11]_lut_out, clock, VCC, , , , , , );


--GB1L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[10]~4
--operation mode is normal

GB1L11 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[11]) # !BB1_sum[0] & !Z2_data[10] & BB1_sum[1];


--Z2_data[7] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[7]
--operation mode is normal

Z2_data[7]_lut_out = D2_phase[2] $ (!D2_phase[1] & (D2_phase[0]));
Z2_data[7] = DFFEAS(Z2_data[7]_lut_out, clock, VCC, , , , , , );


--GB8L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1793
--operation mode is normal

GB8L13 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[7]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[7] # !BB1_sum[4]);


--GB8L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1794
--operation mode is normal

GB8L14 = GB8L13 & (Z2_data[6] & (!GB8L1) # !Z2_data[6] & !GB14L1);


--GB7L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~1911
--operation mode is normal

GB7L9 = BB1_sum[7] & (Z2_data[5] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[5]);


--GB16L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00043|_~146
--operation mode is normal

GB16L1 = BB1_sum[7] & (!BB1_sum[6] & !BB1_sum[5]);


--GB17L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00045|_~5
--operation mode is normal

GB17L1 = BB1_sum[6] & BB1_sum[5] & (!BB1_sum[7]);


--GB7L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~1912
--operation mode is normal

GB7L10 = GB7L9 & (Z2_data[4] & (!GB17L1) # !Z2_data[4] & !GB16L1);


--GB6L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1791
--operation mode is normal

GB6L5 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[3]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[3] # !BB1_sum[8]);


--GB18L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00047|_~145
--operation mode is normal

GB18L1 = BB1_sum[9] & (!BB1_sum[7] & !BB1_sum[8]);


--GB6L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|_~5
--operation mode is normal

GB6L1 = BB1_sum[7] & BB1_sum[8] & (!BB1_sum[9]);


--GB6L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1792
--operation mode is normal

GB6L6 = GB6L5 & (Z2_data[2] & (!GB6L1) # !Z2_data[2] & !GB18L1);


--GB5L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~1914
--operation mode is normal

GB5L1 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[1]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[1] # !BB1_sum[10]);


--GB20L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00051|_~146
--operation mode is normal

GB20L1 = BB1_sum[11] & (!BB1_sum[9] & !BB1_sum[10]);


--GB21L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00053|_~5
--operation mode is normal

GB21L1 = BB1_sum[9] & BB1_sum[10] & (!BB1_sum[11]);


--GB5L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~1915
--operation mode is normal

GB5L2 = GB5L1 & (Z2_data[0] & (!GB21L1) # !Z2_data[0] & !GB20L1);


--GB9L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~1921
--operation mode is normal

GB9L20 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[10]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[10] # !BB1_sum[2]);


--GB9L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~1922
--operation mode is normal

GB9L21 = GB9L20 & (Z2_data[9] & (!GB9L1) # !Z2_data[9] & !GB12L1);


--Z2_data[12] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[12]
--operation mode is normal

Z2_data[12]_lut_out = D2_phase[1] & !D2_phase[2] & (D2_phase[0]) # !D2_phase[1] & (D2_phase[0] # !D2_phase[2]);
Z2_data[12] = DFFEAS(Z2_data[12]_lut_out, clock, VCC, , , , , , );


--GB1L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[11]~3
--operation mode is normal

GB1L12 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[12]) # !BB1_sum[0] & !Z2_data[11] & BB1_sum[1];


--GB8L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1795
--operation mode is normal

GB8L15 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[8]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[8] # !BB1_sum[4]);


--GB8L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1796
--operation mode is normal

GB8L16 = GB8L15 & (Z2_data[7] & (!GB8L1) # !Z2_data[7] & !GB14L1);


--GB7L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~1913
--operation mode is normal

GB7L11 = BB1_sum[7] & (Z2_data[6] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[6]);


--GB7L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~1914
--operation mode is normal

GB7L12 = GB7L11 & (Z2_data[5] & (!GB17L1) # !Z2_data[5] & !GB16L1);


--GB6L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1793
--operation mode is normal

GB6L7 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[4]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[4] # !BB1_sum[8]);


--GB6L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1794
--operation mode is normal

GB6L8 = GB6L7 & (Z2_data[3] & (!GB6L1) # !Z2_data[3] & !GB18L1);


--GB5L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~1916
--operation mode is normal

GB5L3 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[2]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[2] # !BB1_sum[10]);


--GB5L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~1917
--operation mode is normal

GB5L4 = GB5L3 & (Z2_data[1] & (!GB21L1) # !Z2_data[1] & !GB20L1);


--BB1_sum[13] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[13]
--operation mode is arithmetic

BB1_sum[13]_carry_eqn = BB1L60;
BB1_sum[13]_lut_out = BB1L30 $ (BB1_sum[13]_carry_eqn);
BB1_sum[13] = DFFEAS(BB1_sum[13]_lut_out, clock, VCC, , , , , , );

--BB1L62 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[13]~225
--operation mode is arithmetic

BB1L62 = CARRY(!BB1L60 # !BB1L30);


--BB1_sum[12] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[12]
--operation mode is arithmetic

BB1_sum[12]_carry_eqn = BB1L58;
BB1_sum[12]_lut_out = BB1L32 $ (!BB1_sum[12]_carry_eqn);
BB1_sum[12] = DFFEAS(BB1_sum[12]_lut_out, clock, VCC, , , , , , );

--BB1L60 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[12]~229
--operation mode is arithmetic

BB1L60 = CARRY(BB1L32 & (!BB1L58));


--GB22L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00055|out_bit[0]~0
--operation mode is normal

GB22L2 = BB1_sum[11] & !BB1_sum[12] & (BB1_sum[13] $ Z2_data[0]) # !BB1_sum[11] & (BB1_sum[13] $ (Z2_data[0] & BB1_sum[12]));


--FB1L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|pp_carry_node[6]~112
--operation mode is normal

FB1L6 = BB1_sum[13] & (!BB1_sum[12] # !BB1_sum[11]);


--GB9L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~1923
--operation mode is normal

GB9L22 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[11]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[11] # !BB1_sum[2]);


--GB9L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~1924
--operation mode is normal

GB9L23 = GB9L22 & (Z2_data[10] & (!GB9L1) # !Z2_data[10] & !GB12L1);


--Z2_data[13] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[13]
--operation mode is normal

Z2_data[13]_lut_out = D2_phase[0];
Z2_data[13] = DFFEAS(Z2_data[13]_lut_out, clock, VCC, , , , , , );


--GB1L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[12]~2
--operation mode is normal

GB1L13 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[13]) # !BB1_sum[0] & !Z2_data[12] & BB1_sum[1];


--GB8L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1797
--operation mode is normal

GB8L17 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[9]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[9] # !BB1_sum[4]);


--GB8L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1798
--operation mode is normal

GB8L18 = GB8L17 & (Z2_data[8] & (!GB8L1) # !Z2_data[8] & !GB14L1);


--GB7L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~1915
--operation mode is normal

GB7L13 = BB1_sum[7] & (Z2_data[7] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[7]);


--GB7L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~1916
--operation mode is normal

GB7L14 = GB7L13 & (Z2_data[6] & (!GB17L1) # !Z2_data[6] & !GB16L1);


--GB6L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1795
--operation mode is normal

GB6L9 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[5]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[5] # !BB1_sum[8]);


--GB6L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1796
--operation mode is normal

GB6L10 = GB6L9 & (Z2_data[4] & (!GB6L1) # !Z2_data[4] & !GB18L1);


--GB5L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~1918
--operation mode is normal

GB5L5 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[3]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[3] # !BB1_sum[10]);


--GB5L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~1919
--operation mode is normal

GB5L6 = GB5L5 & (Z2_data[2] & (!GB21L1) # !Z2_data[2] & !GB20L1);


--GB4L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|right_bit[0]~297
--operation mode is normal

GB4L28 = BB1_sum[11] & BB1_sum[12] & Z2_data[0] & !BB1_sum[13] # !BB1_sum[11] & !BB1_sum[12] & !Z2_data[0] & BB1_sum[13];


--GB4L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|left_bit[0]~624
--operation mode is normal

GB4L1 = BB1_sum[11] & !BB1_sum[12] & (BB1_sum[13] $ Z2_data[1]) # !BB1_sum[11] & BB1_sum[12] & (BB1_sum[13] $ Z2_data[1]);


--GB9L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~1925
--operation mode is normal

GB9L10 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[5]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[5] # !BB1_sum[2]);


--GB9L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~1926
--operation mode is normal

GB9L11 = GB9L10 & (Z2_data[4] & (!GB9L1) # !Z2_data[4] & !GB12L1);


--GB1L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[6]~8
--operation mode is normal

GB1L7 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[7]) # !BB1_sum[0] & !Z2_data[6] & BB1_sum[1];


--GB8L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1799
--operation mode is normal

GB8L5 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[3]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[3] # !BB1_sum[4]);


--GB8L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1800
--operation mode is normal

GB8L6 = GB8L5 & (Z2_data[2] & (!GB8L1) # !Z2_data[2] & !GB14L1);


--GB7L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~1917
--operation mode is normal

GB7L1 = BB1_sum[7] & (Z2_data[1] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[1]);


--GB7L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~1918
--operation mode is normal

GB7L2 = GB7L1 & (Z2_data[0] & (!GB17L1) # !Z2_data[0] & !GB16L1);


--GB9L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~1927
--operation mode is normal

GB9L12 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[6]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[6] # !BB1_sum[2]);


--GB9L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~1928
--operation mode is normal

GB9L13 = GB9L12 & (Z2_data[5] & (!GB9L1) # !Z2_data[5] & !GB12L1);


--GB1L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[7]~7
--operation mode is normal

GB1L8 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[8]) # !BB1_sum[0] & !Z2_data[7] & BB1_sum[1];


--GB8L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1801
--operation mode is normal

GB8L7 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[4]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[4] # !BB1_sum[4]);


--GB8L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1802
--operation mode is normal

GB8L8 = GB8L7 & (Z2_data[3] & (!GB8L1) # !Z2_data[3] & !GB14L1);


--GB7L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~1919
--operation mode is normal

GB7L3 = BB1_sum[7] & (Z2_data[2] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[2]);


--GB7L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~1920
--operation mode is normal

GB7L4 = GB7L3 & (Z2_data[1] & (!GB17L1) # !Z2_data[1] & !GB16L1);


--BB1L22 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~472
--operation mode is arithmetic

BB1L22_carry_eqn = BB1L25;
BB1L22 = NB4_q_b[10] $ NB3_q_b[10] $ !BB1L22_carry_eqn;

--BB1L23 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~474
--operation mode is arithmetic

BB1L23 = CARRY(NB4_q_b[10] & (NB3_q_b[10] # !BB1L25) # !NB4_q_b[10] & NB3_q_b[10] & !BB1L25);


--BB1L24 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~477
--operation mode is arithmetic

BB1L24_carry_eqn = BB1L13;
BB1L24 = NB4_q_b[9] $ NB3_q_b[9] $ BB1L24_carry_eqn;

--BB1L25 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~479
--operation mode is arithmetic

BB1L25 = CARRY(NB4_q_b[9] & !NB3_q_b[9] & !BB1L13 # !NB4_q_b[9] & (!BB1L13 # !NB3_q_b[9]));


--GB9L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~1929
--operation mode is normal

GB9L14 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[7]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[7] # !BB1_sum[2]);


--GB9L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~1930
--operation mode is normal

GB9L15 = GB9L14 & (Z2_data[6] & (!GB9L1) # !Z2_data[6] & !GB12L1);


--GB1L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[8]~6
--operation mode is normal

GB1L9 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[9]) # !BB1_sum[0] & !Z2_data[8] & BB1_sum[1];


--GB8L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1803
--operation mode is normal

GB8L9 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[5]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[5] # !BB1_sum[4]);


--GB8L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1804
--operation mode is normal

GB8L10 = GB8L9 & (Z2_data[4] & (!GB8L1) # !Z2_data[4] & !GB14L1);


--GB7L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~1921
--operation mode is normal

GB7L5 = BB1_sum[7] & (Z2_data[3] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[3]);


--GB7L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~1922
--operation mode is normal

GB7L6 = GB7L5 & (Z2_data[2] & (!GB17L1) # !Z2_data[2] & !GB16L1);


--GB9L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~1931
--operation mode is normal

GB9L16 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[8]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[8] # !BB1_sum[2]);


--GB9L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~1932
--operation mode is normal

GB9L17 = GB9L16 & (Z2_data[7] & (!GB9L1) # !Z2_data[7] & !GB12L1);


--GB1L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[9]~5
--operation mode is normal

GB1L10 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[10]) # !BB1_sum[0] & !Z2_data[9] & BB1_sum[1];


--GB8L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1805
--operation mode is normal

GB8L11 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[6]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[6] # !BB1_sum[4]);


--GB8L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1806
--operation mode is normal

GB8L12 = GB8L11 & (Z2_data[5] & (!GB8L1) # !Z2_data[5] & !GB14L1);


--GB7L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~1923
--operation mode is normal

GB7L7 = BB1_sum[7] & (Z2_data[4] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[4]);


--GB7L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~1924
--operation mode is normal

GB7L8 = GB7L7 & (Z2_data[3] & (!GB17L1) # !Z2_data[3] & !GB16L1);


--GB20L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00051|out_bit[0]~0
--operation mode is normal

GB20L2 = BB1_sum[9] & !BB1_sum[10] & (BB1_sum[11] $ Z2_data[0]) # !BB1_sum[9] & (BB1_sum[11] $ (Z2_data[0] & BB1_sum[10]));


--GB6L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1797
--operation mode is normal

GB6L3 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[2]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[2] # !BB1_sum[8]);


--GB6L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1798
--operation mode is normal

GB6L4 = GB6L3 & (Z2_data[1] & (!GB6L1) # !Z2_data[1] & !GB18L1);


--BB1L26 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~482
--operation mode is arithmetic

BB1L26_carry_eqn = BB1L29;
BB1L26 = NB4_q_b[12] $ NB3_q_b[12] $ !BB1L26_carry_eqn;

--BB1L27 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~484
--operation mode is arithmetic

BB1L27 = CARRY(NB4_q_b[12] & (NB3_q_b[12] # !BB1L29) # !NB4_q_b[12] & NB3_q_b[12] & !BB1L29);


--BB1L28 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~487
--operation mode is arithmetic

BB1L28_carry_eqn = BB1L23;
BB1L28 = NB4_q_b[11] $ NB3_q_b[11] $ BB1L28_carry_eqn;

--BB1L29 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~489
--operation mode is arithmetic

BB1L29 = CARRY(NB4_q_b[11] & !NB3_q_b[11] & !BB1L23 # !NB4_q_b[11] & (!BB1L23 # !NB3_q_b[11]));


--C1_differentiator[1][29] is cic_decim:cic_decim_i|differentiator[1][29]
--operation mode is normal

C1_differentiator[1][29]_lut_out = C1_pipeline[0][29] & clk_enable;
C1_differentiator[1][29] = DFFEAS(C1_differentiator[1][29]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][29] is cic_decim:cic_decim_i|pipeline[0][29]
--operation mode is arithmetic

C1_pipeline[0][29]_carry_eqn = C1L591;
C1_pipeline[0][29]_lut_out = C1_differentiator[0][29] $ C1_sampler[29] $ !C1_pipeline[0][29]_carry_eqn;
C1_pipeline[0][29] = DFFEAS(C1_pipeline[0][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L593 is cic_decim:cic_decim_i|pipeline[0][29]~2424
--operation mode is arithmetic

C1L593 = CARRY(C1_differentiator[0][29] & (!C1L591 # !C1_sampler[29]) # !C1_differentiator[0][29] & !C1_sampler[29] & !C1L591);


--LB14L32 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB14L32_carry_eqn = LB14L31;
LB14L32 = HB1L2 $ GB9L26 $ !LB14L32_carry_eqn;

--LB14L33 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB14L33 = CARRY(HB1L2 & GB9L26 & !LB14L31 # !HB1L2 & (GB9L26 # !LB14L31));


--LB11L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB11L24_carry_eqn = LB11L23;
LB11L24 = GB8L22 $ GB7L18 $ LB11L24_carry_eqn;

--LB11L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB11L25 = CARRY(GB8L22 & (GB7L18 # !LB11L23) # !GB8L22 & GB7L18 & !LB11L23);


--LB8L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB8L18_carry_eqn = LB8L17;
LB8L18 = GB6L14 $ GB5L10 $ LB8L18_carry_eqn;

--LB8L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB8L19 = CARRY(GB6L14 & (GB5L10 # !LB8L17) # !GB6L14 & GB5L10 & !LB8L17);


--LB5L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB5L10_carry_eqn = LB5L9;
LB5L10 = GB4L5 $ GB3L2 $ LB5L10_carry_eqn;

--LB5L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~179
--operation mode is arithmetic

LB5L11 = CARRY(GB4L5 & (GB3L2 # !LB5L9) # !GB4L5 & GB3L2 & !LB5L9);


--C2_differentiator[1][28] is cic_decim:cic_decim_q|differentiator[1][28]
--operation mode is normal

C2_differentiator[1][28]_lut_out = C2_pipeline[0][28] & clk_enable;
C2_differentiator[1][28] = DFFEAS(C2_differentiator[1][28]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][28] is cic_decim:cic_decim_q|pipeline[0][28]
--operation mode is arithmetic

C2_pipeline[0][28]_carry_eqn = C2L590;
C2_pipeline[0][28]_lut_out = C2_differentiator[0][28] $ C2_sampler[28] $ C2_pipeline[0][28]_carry_eqn;
C2_pipeline[0][28] = DFFEAS(C2_pipeline[0][28]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L592 is cic_decim:cic_decim_q|pipeline[0][28]~2422
--operation mode is arithmetic

C2L592 = CARRY(C2_differentiator[0][28] & C2_sampler[28] & !C2L590 # !C2_differentiator[0][28] & (C2_sampler[28] # !C2L590));


--C2_pipeline[1][27] is cic_decim:cic_decim_q|pipeline[1][27]
--operation mode is arithmetic

C2_pipeline[1][27]_carry_eqn = C2L676;
C2_pipeline[1][27]_lut_out = C2_differentiator[1][27] $ C2_pipeline[0][27] $ !C2_pipeline[1][27]_carry_eqn;
C2_pipeline[1][27] = DFFEAS(C2_pipeline[1][27]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L678 is cic_decim:cic_decim_q|pipeline[1][27]~2426
--operation mode is arithmetic

C2L678 = CARRY(C2_differentiator[1][27] & (!C2L676 # !C2_pipeline[0][27]) # !C2_differentiator[1][27] & !C2_pipeline[0][27] & !C2L676);


--C2_differentiator[2][27] is cic_decim:cic_decim_q|differentiator[2][27]
--operation mode is normal

C2_differentiator[2][27]_lut_out = C2_pipeline[1][27] & clk_enable;
C2_differentiator[2][27] = DFFEAS(C2_differentiator[2][27]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][26] is cic_decim:cic_decim_q|pipeline[2][26]
--operation mode is arithmetic

C2_pipeline[2][26]_carry_eqn = C2L763;
C2_pipeline[2][26]_lut_out = C2_differentiator[2][26] $ C2_pipeline[1][26] $ C2_pipeline[2][26]_carry_eqn;
C2_pipeline[2][26] = DFFEAS(C2_pipeline[2][26]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L765 is cic_decim:cic_decim_q|pipeline[2][26]~2430
--operation mode is arithmetic

C2L765 = CARRY(C2_differentiator[2][26] & C2_pipeline[1][26] & !C2L763 # !C2_differentiator[2][26] & (C2_pipeline[1][26] # !C2L763));


--C2_differentiator[3][26] is cic_decim:cic_decim_q|differentiator[3][26]
--operation mode is normal

C2_differentiator[3][26]_lut_out = C2_pipeline[2][26] & clk_enable;
C2_differentiator[3][26] = DFFEAS(C2_differentiator[3][26]_lut_out, clock, VCC, , C2L760, , , , );


--C2L804 is cic_decim:cic_decim_q|pipeline[3][28]~2435
--operation mode is arithmetic

C2L804 = CARRY(C2_differentiator[3][25] & (!C2L805 # !C2_pipeline[2][25]) # !C2_differentiator[3][25] & !C2_pipeline[2][25] & !C2L805);


--LB38L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB38L30_carry_eqn = LB38L20;
LB38L30 = HB4L1 $ GB34L25 $ LB38L30_carry_eqn;

--LB38L31 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB38L31 = CARRY(HB4L1 & (!LB38L20 # !GB34L25) # !HB4L1 & !GB34L25 & !LB38L20);


--LB35L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB35L22_carry_eqn = LB35L12;
LB35L22 = GB33L20 $ GB32L16 $ !LB35L22_carry_eqn;

--LB35L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB35L23 = CARRY(GB33L20 & !GB32L16 & !LB35L12 # !GB33L20 & (!LB35L12 # !GB32L16));


--LB32L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB32L16_carry_eqn = LB32L10;
LB32L16 = GB31L13 $ GB30L9 $ !LB32L16_carry_eqn;

--LB32L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB32L17 = CARRY(GB31L13 & !GB30L9 & !LB32L10 # !GB31L13 & (!LB32L10 # !GB30L9));


--LB29L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

LB29L8_carry_eqn = LB29L4;
LB29L8 = GB49L1 $ GB29L3 $ LB29L8_carry_eqn;

--LB29L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~174
--operation mode is arithmetic

LB29L9 = CARRY(GB49L1 & (!LB29L4 # !GB29L3) # !GB49L1 & !GB29L3 & !LB29L4);


--NB6_q_b[2] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[2]_PORT_A_data_in = C2_pipeline[3][30];
NB6_q_b[2]_PORT_A_data_in_reg = DFFE(NB6_q_b[2]_PORT_A_data_in, NB6_q_b[2]_clock_0, , , NB6_q_b[2]_clock_enable_0);
NB6_q_b[2]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[2]_PORT_A_address_reg = DFFE(NB6_q_b[2]_PORT_A_address, NB6_q_b[2]_clock_0, , , NB6_q_b[2]_clock_enable_0);
NB6_q_b[2]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[2]_PORT_B_address_reg = DFFE(NB6_q_b[2]_PORT_B_address, NB6_q_b[2]_clock_1, , , );
NB6_q_b[2]_PORT_A_write_enable = VCC;
NB6_q_b[2]_PORT_A_write_enable_reg = DFFE(NB6_q_b[2]_PORT_A_write_enable, NB6_q_b[2]_clock_0, , , NB6_q_b[2]_clock_enable_0);
NB6_q_b[2]_PORT_B_read_enable = VCC;
NB6_q_b[2]_PORT_B_read_enable_reg = DFFE(NB6_q_b[2]_PORT_B_read_enable, NB6_q_b[2]_clock_1, , , );
NB6_q_b[2]_clock_0 = clock;
NB6_q_b[2]_clock_1 = clock;
NB6_q_b[2]_clock_enable_0 = D1L56;
NB6_q_b[2]_PORT_B_data_out = MEMORY(NB6_q_b[2]_PORT_A_data_in_reg, , NB6_q_b[2]_PORT_A_address_reg, NB6_q_b[2]_PORT_B_address_reg, NB6_q_b[2]_PORT_A_write_enable_reg, NB6_q_b[2]_PORT_B_read_enable_reg, , , NB6_q_b[2]_clock_0, NB6_q_b[2]_clock_1, NB6_q_b[2]_clock_enable_0, , , );
NB6_q_b[2] = NB6_q_b[2]_PORT_B_data_out[0];


--NB5_q_b[2] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[2]_PORT_A_data_in = C2_pipeline[3][30];
NB5_q_b[2]_PORT_A_data_in_reg = DFFE(NB5_q_b[2]_PORT_A_data_in, NB5_q_b[2]_clock_0, , , NB5_q_b[2]_clock_enable_0);
NB5_q_b[2]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[2]_PORT_A_address_reg = DFFE(NB5_q_b[2]_PORT_A_address, NB5_q_b[2]_clock_0, , , NB5_q_b[2]_clock_enable_0);
NB5_q_b[2]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[2]_PORT_B_address_reg = DFFE(NB5_q_b[2]_PORT_B_address, NB5_q_b[2]_clock_1, , , );
NB5_q_b[2]_PORT_A_write_enable = VCC;
NB5_q_b[2]_PORT_A_write_enable_reg = DFFE(NB5_q_b[2]_PORT_A_write_enable, NB5_q_b[2]_clock_0, , , NB5_q_b[2]_clock_enable_0);
NB5_q_b[2]_PORT_B_read_enable = VCC;
NB5_q_b[2]_PORT_B_read_enable_reg = DFFE(NB5_q_b[2]_PORT_B_read_enable, NB5_q_b[2]_clock_1, , , );
NB5_q_b[2]_clock_0 = clock;
NB5_q_b[2]_clock_1 = clock;
NB5_q_b[2]_clock_enable_0 = D1L56;
NB5_q_b[2]_PORT_B_data_out = MEMORY(NB5_q_b[2]_PORT_A_data_in_reg, , NB5_q_b[2]_PORT_A_address_reg, NB5_q_b[2]_PORT_B_address_reg, NB5_q_b[2]_PORT_A_write_enable_reg, NB5_q_b[2]_PORT_B_read_enable_reg, , , NB5_q_b[2]_clock_0, NB5_q_b[2]_clock_1, NB5_q_b[2]_clock_enable_0, , , );
NB5_q_b[2] = NB5_q_b[2]_PORT_B_data_out[0];


--NB6_q_b[15] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[15]_PORT_A_data_in = C2_pipeline[3][43];
NB6_q_b[15]_PORT_A_data_in_reg = DFFE(NB6_q_b[15]_PORT_A_data_in, NB6_q_b[15]_clock_0, , , NB6_q_b[15]_clock_enable_0);
NB6_q_b[15]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[15]_PORT_A_address_reg = DFFE(NB6_q_b[15]_PORT_A_address, NB6_q_b[15]_clock_0, , , NB6_q_b[15]_clock_enable_0);
NB6_q_b[15]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[15]_PORT_B_address_reg = DFFE(NB6_q_b[15]_PORT_B_address, NB6_q_b[15]_clock_1, , , );
NB6_q_b[15]_PORT_A_write_enable = VCC;
NB6_q_b[15]_PORT_A_write_enable_reg = DFFE(NB6_q_b[15]_PORT_A_write_enable, NB6_q_b[15]_clock_0, , , NB6_q_b[15]_clock_enable_0);
NB6_q_b[15]_PORT_B_read_enable = VCC;
NB6_q_b[15]_PORT_B_read_enable_reg = DFFE(NB6_q_b[15]_PORT_B_read_enable, NB6_q_b[15]_clock_1, , , );
NB6_q_b[15]_clock_0 = clock;
NB6_q_b[15]_clock_1 = clock;
NB6_q_b[15]_clock_enable_0 = D1L56;
NB6_q_b[15]_PORT_B_data_out = MEMORY(NB6_q_b[15]_PORT_A_data_in_reg, , NB6_q_b[15]_PORT_A_address_reg, NB6_q_b[15]_PORT_B_address_reg, NB6_q_b[15]_PORT_A_write_enable_reg, NB6_q_b[15]_PORT_B_read_enable_reg, , , NB6_q_b[15]_clock_0, NB6_q_b[15]_clock_1, NB6_q_b[15]_clock_enable_0, , , );
NB6_q_b[15] = NB6_q_b[15]_PORT_B_data_out[0];


--NB5_q_b[15] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[15]_PORT_A_data_in = C2_pipeline[3][43];
NB5_q_b[15]_PORT_A_data_in_reg = DFFE(NB5_q_b[15]_PORT_A_data_in, NB5_q_b[15]_clock_0, , , NB5_q_b[15]_clock_enable_0);
NB5_q_b[15]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[15]_PORT_A_address_reg = DFFE(NB5_q_b[15]_PORT_A_address, NB5_q_b[15]_clock_0, , , NB5_q_b[15]_clock_enable_0);
NB5_q_b[15]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[15]_PORT_B_address_reg = DFFE(NB5_q_b[15]_PORT_B_address, NB5_q_b[15]_clock_1, , , );
NB5_q_b[15]_PORT_A_write_enable = VCC;
NB5_q_b[15]_PORT_A_write_enable_reg = DFFE(NB5_q_b[15]_PORT_A_write_enable, NB5_q_b[15]_clock_0, , , NB5_q_b[15]_clock_enable_0);
NB5_q_b[15]_PORT_B_read_enable = VCC;
NB5_q_b[15]_PORT_B_read_enable_reg = DFFE(NB5_q_b[15]_PORT_B_read_enable, NB5_q_b[15]_clock_1, , , );
NB5_q_b[15]_clock_0 = clock;
NB5_q_b[15]_clock_1 = clock;
NB5_q_b[15]_clock_enable_0 = D1L56;
NB5_q_b[15]_PORT_B_data_out = MEMORY(NB5_q_b[15]_PORT_A_data_in_reg, , NB5_q_b[15]_PORT_A_address_reg, NB5_q_b[15]_PORT_B_address_reg, NB5_q_b[15]_PORT_A_write_enable_reg, NB5_q_b[15]_PORT_B_read_enable_reg, , , NB5_q_b[15]_clock_0, NB5_q_b[15]_clock_1, NB5_q_b[15]_clock_enable_0, , , );
NB5_q_b[15] = NB5_q_b[15]_PORT_B_data_out[0];


--BB2L18 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~462
--operation mode is arithmetic

BB2L18_carry_eqn = BB2L31;
BB2L18 = NB6_q_b[15] $ NB5_q_b[15] $ BB2L18_carry_eqn;

--BB2L19 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~464
--operation mode is arithmetic

BB2L19 = CARRY(NB6_q_b[15] & !NB5_q_b[15] & !BB2L31 # !NB6_q_b[15] & (!BB2L31 # !NB5_q_b[15]));


--NB6_q_b[0] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[0]_PORT_A_data_in = C2_pipeline[3][28];
NB6_q_b[0]_PORT_A_data_in_reg = DFFE(NB6_q_b[0]_PORT_A_data_in, NB6_q_b[0]_clock_0, , , NB6_q_b[0]_clock_enable_0);
NB6_q_b[0]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[0]_PORT_A_address_reg = DFFE(NB6_q_b[0]_PORT_A_address, NB6_q_b[0]_clock_0, , , NB6_q_b[0]_clock_enable_0);
NB6_q_b[0]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[0]_PORT_B_address_reg = DFFE(NB6_q_b[0]_PORT_B_address, NB6_q_b[0]_clock_1, , , );
NB6_q_b[0]_PORT_A_write_enable = VCC;
NB6_q_b[0]_PORT_A_write_enable_reg = DFFE(NB6_q_b[0]_PORT_A_write_enable, NB6_q_b[0]_clock_0, , , NB6_q_b[0]_clock_enable_0);
NB6_q_b[0]_PORT_B_read_enable = VCC;
NB6_q_b[0]_PORT_B_read_enable_reg = DFFE(NB6_q_b[0]_PORT_B_read_enable, NB6_q_b[0]_clock_1, , , );
NB6_q_b[0]_clock_0 = clock;
NB6_q_b[0]_clock_1 = clock;
NB6_q_b[0]_clock_enable_0 = D1L56;
NB6_q_b[0]_PORT_B_data_out = MEMORY(NB6_q_b[0]_PORT_A_data_in_reg, , NB6_q_b[0]_PORT_A_address_reg, NB6_q_b[0]_PORT_B_address_reg, NB6_q_b[0]_PORT_A_write_enable_reg, NB6_q_b[0]_PORT_B_read_enable_reg, , , NB6_q_b[0]_clock_0, NB6_q_b[0]_clock_1, NB6_q_b[0]_clock_enable_0, , , );
NB6_q_b[0] = NB6_q_b[0]_PORT_B_data_out[0];


--NB5_q_b[0] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[0]_PORT_A_data_in = C2_pipeline[3][28];
NB5_q_b[0]_PORT_A_data_in_reg = DFFE(NB5_q_b[0]_PORT_A_data_in, NB5_q_b[0]_clock_0, , , NB5_q_b[0]_clock_enable_0);
NB5_q_b[0]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[0]_PORT_A_address_reg = DFFE(NB5_q_b[0]_PORT_A_address, NB5_q_b[0]_clock_0, , , NB5_q_b[0]_clock_enable_0);
NB5_q_b[0]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[0]_PORT_B_address_reg = DFFE(NB5_q_b[0]_PORT_B_address, NB5_q_b[0]_clock_1, , , );
NB5_q_b[0]_PORT_A_write_enable = VCC;
NB5_q_b[0]_PORT_A_write_enable_reg = DFFE(NB5_q_b[0]_PORT_A_write_enable, NB5_q_b[0]_clock_0, , , NB5_q_b[0]_clock_enable_0);
NB5_q_b[0]_PORT_B_read_enable = VCC;
NB5_q_b[0]_PORT_B_read_enable_reg = DFFE(NB5_q_b[0]_PORT_B_read_enable, NB5_q_b[0]_clock_1, , , );
NB5_q_b[0]_clock_0 = clock;
NB5_q_b[0]_clock_1 = clock;
NB5_q_b[0]_clock_enable_0 = D1L56;
NB5_q_b[0]_PORT_B_data_out = MEMORY(NB5_q_b[0]_PORT_A_data_in_reg, , NB5_q_b[0]_PORT_A_address_reg, NB5_q_b[0]_PORT_B_address_reg, NB5_q_b[0]_PORT_A_write_enable_reg, NB5_q_b[0]_PORT_B_read_enable_reg, , , NB5_q_b[0]_clock_0, NB5_q_b[0]_clock_1, NB5_q_b[0]_clock_enable_0, , , );
NB5_q_b[0] = NB5_q_b[0]_PORT_B_data_out[0];


--NB6_q_b[1] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[1]_PORT_A_data_in = C2_pipeline[3][29];
NB6_q_b[1]_PORT_A_data_in_reg = DFFE(NB6_q_b[1]_PORT_A_data_in, NB6_q_b[1]_clock_0, , , NB6_q_b[1]_clock_enable_0);
NB6_q_b[1]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[1]_PORT_A_address_reg = DFFE(NB6_q_b[1]_PORT_A_address, NB6_q_b[1]_clock_0, , , NB6_q_b[1]_clock_enable_0);
NB6_q_b[1]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[1]_PORT_B_address_reg = DFFE(NB6_q_b[1]_PORT_B_address, NB6_q_b[1]_clock_1, , , );
NB6_q_b[1]_PORT_A_write_enable = VCC;
NB6_q_b[1]_PORT_A_write_enable_reg = DFFE(NB6_q_b[1]_PORT_A_write_enable, NB6_q_b[1]_clock_0, , , NB6_q_b[1]_clock_enable_0);
NB6_q_b[1]_PORT_B_read_enable = VCC;
NB6_q_b[1]_PORT_B_read_enable_reg = DFFE(NB6_q_b[1]_PORT_B_read_enable, NB6_q_b[1]_clock_1, , , );
NB6_q_b[1]_clock_0 = clock;
NB6_q_b[1]_clock_1 = clock;
NB6_q_b[1]_clock_enable_0 = D1L56;
NB6_q_b[1]_PORT_B_data_out = MEMORY(NB6_q_b[1]_PORT_A_data_in_reg, , NB6_q_b[1]_PORT_A_address_reg, NB6_q_b[1]_PORT_B_address_reg, NB6_q_b[1]_PORT_A_write_enable_reg, NB6_q_b[1]_PORT_B_read_enable_reg, , , NB6_q_b[1]_clock_0, NB6_q_b[1]_clock_1, NB6_q_b[1]_clock_enable_0, , , );
NB6_q_b[1] = NB6_q_b[1]_PORT_B_data_out[0];


--NB5_q_b[1] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[1]_PORT_A_data_in = C2_pipeline[3][29];
NB5_q_b[1]_PORT_A_data_in_reg = DFFE(NB5_q_b[1]_PORT_A_data_in, NB5_q_b[1]_clock_0, , , NB5_q_b[1]_clock_enable_0);
NB5_q_b[1]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[1]_PORT_A_address_reg = DFFE(NB5_q_b[1]_PORT_A_address, NB5_q_b[1]_clock_0, , , NB5_q_b[1]_clock_enable_0);
NB5_q_b[1]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[1]_PORT_B_address_reg = DFFE(NB5_q_b[1]_PORT_B_address, NB5_q_b[1]_clock_1, , , );
NB5_q_b[1]_PORT_A_write_enable = VCC;
NB5_q_b[1]_PORT_A_write_enable_reg = DFFE(NB5_q_b[1]_PORT_A_write_enable, NB5_q_b[1]_clock_0, , , NB5_q_b[1]_clock_enable_0);
NB5_q_b[1]_PORT_B_read_enable = VCC;
NB5_q_b[1]_PORT_B_read_enable_reg = DFFE(NB5_q_b[1]_PORT_B_read_enable, NB5_q_b[1]_clock_1, , , );
NB5_q_b[1]_clock_0 = clock;
NB5_q_b[1]_clock_1 = clock;
NB5_q_b[1]_clock_enable_0 = D1L56;
NB5_q_b[1]_PORT_B_data_out = MEMORY(NB5_q_b[1]_PORT_A_data_in_reg, , NB5_q_b[1]_PORT_A_address_reg, NB5_q_b[1]_PORT_B_address_reg, NB5_q_b[1]_PORT_A_write_enable_reg, NB5_q_b[1]_PORT_B_read_enable_reg, , , NB5_q_b[1]_clock_0, NB5_q_b[1]_clock_1, NB5_q_b[1]_clock_enable_0, , , );
NB5_q_b[1] = NB5_q_b[1]_PORT_B_data_out[0];


--NB6_q_b[4] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[4]_PORT_A_data_in = C2_pipeline[3][32];
NB6_q_b[4]_PORT_A_data_in_reg = DFFE(NB6_q_b[4]_PORT_A_data_in, NB6_q_b[4]_clock_0, , , NB6_q_b[4]_clock_enable_0);
NB6_q_b[4]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[4]_PORT_A_address_reg = DFFE(NB6_q_b[4]_PORT_A_address, NB6_q_b[4]_clock_0, , , NB6_q_b[4]_clock_enable_0);
NB6_q_b[4]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[4]_PORT_B_address_reg = DFFE(NB6_q_b[4]_PORT_B_address, NB6_q_b[4]_clock_1, , , );
NB6_q_b[4]_PORT_A_write_enable = VCC;
NB6_q_b[4]_PORT_A_write_enable_reg = DFFE(NB6_q_b[4]_PORT_A_write_enable, NB6_q_b[4]_clock_0, , , NB6_q_b[4]_clock_enable_0);
NB6_q_b[4]_PORT_B_read_enable = VCC;
NB6_q_b[4]_PORT_B_read_enable_reg = DFFE(NB6_q_b[4]_PORT_B_read_enable, NB6_q_b[4]_clock_1, , , );
NB6_q_b[4]_clock_0 = clock;
NB6_q_b[4]_clock_1 = clock;
NB6_q_b[4]_clock_enable_0 = D1L56;
NB6_q_b[4]_PORT_B_data_out = MEMORY(NB6_q_b[4]_PORT_A_data_in_reg, , NB6_q_b[4]_PORT_A_address_reg, NB6_q_b[4]_PORT_B_address_reg, NB6_q_b[4]_PORT_A_write_enable_reg, NB6_q_b[4]_PORT_B_read_enable_reg, , , NB6_q_b[4]_clock_0, NB6_q_b[4]_clock_1, NB6_q_b[4]_clock_enable_0, , , );
NB6_q_b[4] = NB6_q_b[4]_PORT_B_data_out[0];


--NB5_q_b[4] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[4]_PORT_A_data_in = C2_pipeline[3][32];
NB5_q_b[4]_PORT_A_data_in_reg = DFFE(NB5_q_b[4]_PORT_A_data_in, NB5_q_b[4]_clock_0, , , NB5_q_b[4]_clock_enable_0);
NB5_q_b[4]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[4]_PORT_A_address_reg = DFFE(NB5_q_b[4]_PORT_A_address, NB5_q_b[4]_clock_0, , , NB5_q_b[4]_clock_enable_0);
NB5_q_b[4]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[4]_PORT_B_address_reg = DFFE(NB5_q_b[4]_PORT_B_address, NB5_q_b[4]_clock_1, , , );
NB5_q_b[4]_PORT_A_write_enable = VCC;
NB5_q_b[4]_PORT_A_write_enable_reg = DFFE(NB5_q_b[4]_PORT_A_write_enable, NB5_q_b[4]_clock_0, , , NB5_q_b[4]_clock_enable_0);
NB5_q_b[4]_PORT_B_read_enable = VCC;
NB5_q_b[4]_PORT_B_read_enable_reg = DFFE(NB5_q_b[4]_PORT_B_read_enable, NB5_q_b[4]_clock_1, , , );
NB5_q_b[4]_clock_0 = clock;
NB5_q_b[4]_clock_1 = clock;
NB5_q_b[4]_clock_enable_0 = D1L56;
NB5_q_b[4]_PORT_B_data_out = MEMORY(NB5_q_b[4]_PORT_A_data_in_reg, , NB5_q_b[4]_PORT_A_address_reg, NB5_q_b[4]_PORT_B_address_reg, NB5_q_b[4]_PORT_A_write_enable_reg, NB5_q_b[4]_PORT_B_read_enable_reg, , , NB5_q_b[4]_clock_0, NB5_q_b[4]_clock_1, NB5_q_b[4]_clock_enable_0, , , );
NB5_q_b[4] = NB5_q_b[4]_PORT_B_data_out[0];


--NB6_q_b[3] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[3]_PORT_A_data_in = C2_pipeline[3][31];
NB6_q_b[3]_PORT_A_data_in_reg = DFFE(NB6_q_b[3]_PORT_A_data_in, NB6_q_b[3]_clock_0, , , NB6_q_b[3]_clock_enable_0);
NB6_q_b[3]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[3]_PORT_A_address_reg = DFFE(NB6_q_b[3]_PORT_A_address, NB6_q_b[3]_clock_0, , , NB6_q_b[3]_clock_enable_0);
NB6_q_b[3]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[3]_PORT_B_address_reg = DFFE(NB6_q_b[3]_PORT_B_address, NB6_q_b[3]_clock_1, , , );
NB6_q_b[3]_PORT_A_write_enable = VCC;
NB6_q_b[3]_PORT_A_write_enable_reg = DFFE(NB6_q_b[3]_PORT_A_write_enable, NB6_q_b[3]_clock_0, , , NB6_q_b[3]_clock_enable_0);
NB6_q_b[3]_PORT_B_read_enable = VCC;
NB6_q_b[3]_PORT_B_read_enable_reg = DFFE(NB6_q_b[3]_PORT_B_read_enable, NB6_q_b[3]_clock_1, , , );
NB6_q_b[3]_clock_0 = clock;
NB6_q_b[3]_clock_1 = clock;
NB6_q_b[3]_clock_enable_0 = D1L56;
NB6_q_b[3]_PORT_B_data_out = MEMORY(NB6_q_b[3]_PORT_A_data_in_reg, , NB6_q_b[3]_PORT_A_address_reg, NB6_q_b[3]_PORT_B_address_reg, NB6_q_b[3]_PORT_A_write_enable_reg, NB6_q_b[3]_PORT_B_read_enable_reg, , , NB6_q_b[3]_clock_0, NB6_q_b[3]_clock_1, NB6_q_b[3]_clock_enable_0, , , );
NB6_q_b[3] = NB6_q_b[3]_PORT_B_data_out[0];


--NB5_q_b[3] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[3]_PORT_A_data_in = C2_pipeline[3][31];
NB5_q_b[3]_PORT_A_data_in_reg = DFFE(NB5_q_b[3]_PORT_A_data_in, NB5_q_b[3]_clock_0, , , NB5_q_b[3]_clock_enable_0);
NB5_q_b[3]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[3]_PORT_A_address_reg = DFFE(NB5_q_b[3]_PORT_A_address, NB5_q_b[3]_clock_0, , , NB5_q_b[3]_clock_enable_0);
NB5_q_b[3]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[3]_PORT_B_address_reg = DFFE(NB5_q_b[3]_PORT_B_address, NB5_q_b[3]_clock_1, , , );
NB5_q_b[3]_PORT_A_write_enable = VCC;
NB5_q_b[3]_PORT_A_write_enable_reg = DFFE(NB5_q_b[3]_PORT_A_write_enable, NB5_q_b[3]_clock_0, , , NB5_q_b[3]_clock_enable_0);
NB5_q_b[3]_PORT_B_read_enable = VCC;
NB5_q_b[3]_PORT_B_read_enable_reg = DFFE(NB5_q_b[3]_PORT_B_read_enable, NB5_q_b[3]_clock_1, , , );
NB5_q_b[3]_clock_0 = clock;
NB5_q_b[3]_clock_1 = clock;
NB5_q_b[3]_clock_enable_0 = D1L56;
NB5_q_b[3]_PORT_B_data_out = MEMORY(NB5_q_b[3]_PORT_A_data_in_reg, , NB5_q_b[3]_PORT_A_address_reg, NB5_q_b[3]_PORT_B_address_reg, NB5_q_b[3]_PORT_A_write_enable_reg, NB5_q_b[3]_PORT_B_read_enable_reg, , , NB5_q_b[3]_clock_0, NB5_q_b[3]_clock_1, NB5_q_b[3]_clock_enable_0, , , );
NB5_q_b[3] = NB5_q_b[3]_PORT_B_data_out[0];


--BB2L20 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~467
--operation mode is arithmetic

BB2L20_carry_eqn = BB2L9;
BB2L20 = NB6_q_b[5] $ NB5_q_b[5] $ BB2L20_carry_eqn;

--BB2L21 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~469
--operation mode is arithmetic

BB2L21 = CARRY(NB6_q_b[5] & !NB5_q_b[5] & !BB2L9 # !NB6_q_b[5] & (!BB2L9 # !NB5_q_b[5]));


--GB34L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~1917
--operation mode is normal

GB34L8 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[4]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[4] # !BB2_sum[2]);


--GB34L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~1918
--operation mode is normal

GB34L9 = GB34L8 & (Z2_data[3] & (!GB34L1) # !Z2_data[3] & !GB37L1);


--GB26L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[5]~9
--operation mode is normal

GB26L6 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[6]) # !BB2_sum[0] & !Z2_data[5] & BB2_sum[1];


--GB41L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00043|out_bit[0]~0
--operation mode is normal

GB41L2 = BB2_sum[6] & !BB2_sum[5] & (BB2_sum[7] $ Z2_data[0]) # !BB2_sum[6] & (BB2_sum[7] $ (Z2_data[0] & BB2_sum[5]));


--GB33L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1791
--operation mode is normal

GB33L3 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[2]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[2] # !BB2_sum[4]);


--GB39L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00039|_~145
--operation mode is normal

GB39L1 = BB2_sum[5] & (!BB2_sum[3] & !BB2_sum[4]);


--GB33L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|_~5
--operation mode is normal

GB33L1 = BB2_sum[3] & BB2_sum[4] & (!BB2_sum[5]);


--GB33L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1792
--operation mode is normal

GB33L4 = GB33L3 & (Z2_data[1] & (!GB33L1) # !Z2_data[1] & !GB39L1);


--NB6_q_b[8] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[8]_PORT_A_data_in = C2_pipeline[3][36];
NB6_q_b[8]_PORT_A_data_in_reg = DFFE(NB6_q_b[8]_PORT_A_data_in, NB6_q_b[8]_clock_0, , , NB6_q_b[8]_clock_enable_0);
NB6_q_b[8]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[8]_PORT_A_address_reg = DFFE(NB6_q_b[8]_PORT_A_address, NB6_q_b[8]_clock_0, , , NB6_q_b[8]_clock_enable_0);
NB6_q_b[8]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[8]_PORT_B_address_reg = DFFE(NB6_q_b[8]_PORT_B_address, NB6_q_b[8]_clock_1, , , );
NB6_q_b[8]_PORT_A_write_enable = VCC;
NB6_q_b[8]_PORT_A_write_enable_reg = DFFE(NB6_q_b[8]_PORT_A_write_enable, NB6_q_b[8]_clock_0, , , NB6_q_b[8]_clock_enable_0);
NB6_q_b[8]_PORT_B_read_enable = VCC;
NB6_q_b[8]_PORT_B_read_enable_reg = DFFE(NB6_q_b[8]_PORT_B_read_enable, NB6_q_b[8]_clock_1, , , );
NB6_q_b[8]_clock_0 = clock;
NB6_q_b[8]_clock_1 = clock;
NB6_q_b[8]_clock_enable_0 = D1L56;
NB6_q_b[8]_PORT_B_data_out = MEMORY(NB6_q_b[8]_PORT_A_data_in_reg, , NB6_q_b[8]_PORT_A_address_reg, NB6_q_b[8]_PORT_B_address_reg, NB6_q_b[8]_PORT_A_write_enable_reg, NB6_q_b[8]_PORT_B_read_enable_reg, , , NB6_q_b[8]_clock_0, NB6_q_b[8]_clock_1, NB6_q_b[8]_clock_enable_0, , , );
NB6_q_b[8] = NB6_q_b[8]_PORT_B_data_out[0];


--NB5_q_b[8] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[8]_PORT_A_data_in = C2_pipeline[3][36];
NB5_q_b[8]_PORT_A_data_in_reg = DFFE(NB5_q_b[8]_PORT_A_data_in, NB5_q_b[8]_clock_0, , , NB5_q_b[8]_clock_enable_0);
NB5_q_b[8]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[8]_PORT_A_address_reg = DFFE(NB5_q_b[8]_PORT_A_address, NB5_q_b[8]_clock_0, , , NB5_q_b[8]_clock_enable_0);
NB5_q_b[8]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[8]_PORT_B_address_reg = DFFE(NB5_q_b[8]_PORT_B_address, NB5_q_b[8]_clock_1, , , );
NB5_q_b[8]_PORT_A_write_enable = VCC;
NB5_q_b[8]_PORT_A_write_enable_reg = DFFE(NB5_q_b[8]_PORT_A_write_enable, NB5_q_b[8]_clock_0, , , NB5_q_b[8]_clock_enable_0);
NB5_q_b[8]_PORT_B_read_enable = VCC;
NB5_q_b[8]_PORT_B_read_enable_reg = DFFE(NB5_q_b[8]_PORT_B_read_enable, NB5_q_b[8]_clock_1, , , );
NB5_q_b[8]_clock_0 = clock;
NB5_q_b[8]_clock_1 = clock;
NB5_q_b[8]_clock_enable_0 = D1L56;
NB5_q_b[8]_PORT_B_data_out = MEMORY(NB5_q_b[8]_PORT_A_data_in_reg, , NB5_q_b[8]_PORT_A_address_reg, NB5_q_b[8]_PORT_B_address_reg, NB5_q_b[8]_PORT_A_write_enable_reg, NB5_q_b[8]_PORT_B_read_enable_reg, , , NB5_q_b[8]_clock_0, NB5_q_b[8]_clock_1, NB5_q_b[8]_clock_enable_0, , , );
NB5_q_b[8] = NB5_q_b[8]_PORT_B_data_out[0];


--NB6_q_b[7] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[7]_PORT_A_data_in = C2_pipeline[3][35];
NB6_q_b[7]_PORT_A_data_in_reg = DFFE(NB6_q_b[7]_PORT_A_data_in, NB6_q_b[7]_clock_0, , , NB6_q_b[7]_clock_enable_0);
NB6_q_b[7]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[7]_PORT_A_address_reg = DFFE(NB6_q_b[7]_PORT_A_address, NB6_q_b[7]_clock_0, , , NB6_q_b[7]_clock_enable_0);
NB6_q_b[7]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[7]_PORT_B_address_reg = DFFE(NB6_q_b[7]_PORT_B_address, NB6_q_b[7]_clock_1, , , );
NB6_q_b[7]_PORT_A_write_enable = VCC;
NB6_q_b[7]_PORT_A_write_enable_reg = DFFE(NB6_q_b[7]_PORT_A_write_enable, NB6_q_b[7]_clock_0, , , NB6_q_b[7]_clock_enable_0);
NB6_q_b[7]_PORT_B_read_enable = VCC;
NB6_q_b[7]_PORT_B_read_enable_reg = DFFE(NB6_q_b[7]_PORT_B_read_enable, NB6_q_b[7]_clock_1, , , );
NB6_q_b[7]_clock_0 = clock;
NB6_q_b[7]_clock_1 = clock;
NB6_q_b[7]_clock_enable_0 = D1L56;
NB6_q_b[7]_PORT_B_data_out = MEMORY(NB6_q_b[7]_PORT_A_data_in_reg, , NB6_q_b[7]_PORT_A_address_reg, NB6_q_b[7]_PORT_B_address_reg, NB6_q_b[7]_PORT_A_write_enable_reg, NB6_q_b[7]_PORT_B_read_enable_reg, , , NB6_q_b[7]_clock_0, NB6_q_b[7]_clock_1, NB6_q_b[7]_clock_enable_0, , , );
NB6_q_b[7] = NB6_q_b[7]_PORT_B_data_out[0];


--NB5_q_b[7] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[7]_PORT_A_data_in = C2_pipeline[3][35];
NB5_q_b[7]_PORT_A_data_in_reg = DFFE(NB5_q_b[7]_PORT_A_data_in, NB5_q_b[7]_clock_0, , , NB5_q_b[7]_clock_enable_0);
NB5_q_b[7]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[7]_PORT_A_address_reg = DFFE(NB5_q_b[7]_PORT_A_address, NB5_q_b[7]_clock_0, , , NB5_q_b[7]_clock_enable_0);
NB5_q_b[7]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[7]_PORT_B_address_reg = DFFE(NB5_q_b[7]_PORT_B_address, NB5_q_b[7]_clock_1, , , );
NB5_q_b[7]_PORT_A_write_enable = VCC;
NB5_q_b[7]_PORT_A_write_enable_reg = DFFE(NB5_q_b[7]_PORT_A_write_enable, NB5_q_b[7]_clock_0, , , NB5_q_b[7]_clock_enable_0);
NB5_q_b[7]_PORT_B_read_enable = VCC;
NB5_q_b[7]_PORT_B_read_enable_reg = DFFE(NB5_q_b[7]_PORT_B_read_enable, NB5_q_b[7]_clock_1, , , );
NB5_q_b[7]_clock_0 = clock;
NB5_q_b[7]_clock_1 = clock;
NB5_q_b[7]_clock_enable_0 = D1L56;
NB5_q_b[7]_PORT_B_data_out = MEMORY(NB5_q_b[7]_PORT_A_data_in_reg, , NB5_q_b[7]_PORT_A_address_reg, NB5_q_b[7]_PORT_B_address_reg, NB5_q_b[7]_PORT_A_write_enable_reg, NB5_q_b[7]_PORT_B_read_enable_reg, , , NB5_q_b[7]_clock_0, NB5_q_b[7]_clock_1, NB5_q_b[7]_clock_enable_0, , , );
NB5_q_b[7] = NB5_q_b[7]_PORT_B_data_out[0];


--NB6_q_b[6] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[6]_PORT_A_data_in = C2_pipeline[3][34];
NB6_q_b[6]_PORT_A_data_in_reg = DFFE(NB6_q_b[6]_PORT_A_data_in, NB6_q_b[6]_clock_0, , , NB6_q_b[6]_clock_enable_0);
NB6_q_b[6]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[6]_PORT_A_address_reg = DFFE(NB6_q_b[6]_PORT_A_address, NB6_q_b[6]_clock_0, , , NB6_q_b[6]_clock_enable_0);
NB6_q_b[6]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[6]_PORT_B_address_reg = DFFE(NB6_q_b[6]_PORT_B_address, NB6_q_b[6]_clock_1, , , );
NB6_q_b[6]_PORT_A_write_enable = VCC;
NB6_q_b[6]_PORT_A_write_enable_reg = DFFE(NB6_q_b[6]_PORT_A_write_enable, NB6_q_b[6]_clock_0, , , NB6_q_b[6]_clock_enable_0);
NB6_q_b[6]_PORT_B_read_enable = VCC;
NB6_q_b[6]_PORT_B_read_enable_reg = DFFE(NB6_q_b[6]_PORT_B_read_enable, NB6_q_b[6]_clock_1, , , );
NB6_q_b[6]_clock_0 = clock;
NB6_q_b[6]_clock_1 = clock;
NB6_q_b[6]_clock_enable_0 = D1L56;
NB6_q_b[6]_PORT_B_data_out = MEMORY(NB6_q_b[6]_PORT_A_data_in_reg, , NB6_q_b[6]_PORT_A_address_reg, NB6_q_b[6]_PORT_B_address_reg, NB6_q_b[6]_PORT_A_write_enable_reg, NB6_q_b[6]_PORT_B_read_enable_reg, , , NB6_q_b[6]_clock_0, NB6_q_b[6]_clock_1, NB6_q_b[6]_clock_enable_0, , , );
NB6_q_b[6] = NB6_q_b[6]_PORT_B_data_out[0];


--NB5_q_b[6] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[6]_PORT_A_data_in = C2_pipeline[3][34];
NB5_q_b[6]_PORT_A_data_in_reg = DFFE(NB5_q_b[6]_PORT_A_data_in, NB5_q_b[6]_clock_0, , , NB5_q_b[6]_clock_enable_0);
NB5_q_b[6]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[6]_PORT_A_address_reg = DFFE(NB5_q_b[6]_PORT_A_address, NB5_q_b[6]_clock_0, , , NB5_q_b[6]_clock_enable_0);
NB5_q_b[6]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[6]_PORT_B_address_reg = DFFE(NB5_q_b[6]_PORT_B_address, NB5_q_b[6]_clock_1, , , );
NB5_q_b[6]_PORT_A_write_enable = VCC;
NB5_q_b[6]_PORT_A_write_enable_reg = DFFE(NB5_q_b[6]_PORT_A_write_enable, NB5_q_b[6]_clock_0, , , NB5_q_b[6]_clock_enable_0);
NB5_q_b[6]_PORT_B_read_enable = VCC;
NB5_q_b[6]_PORT_B_read_enable_reg = DFFE(NB5_q_b[6]_PORT_B_read_enable, NB5_q_b[6]_clock_1, , , );
NB5_q_b[6]_clock_0 = clock;
NB5_q_b[6]_clock_1 = clock;
NB5_q_b[6]_clock_enable_0 = D1L56;
NB5_q_b[6]_PORT_B_data_out = MEMORY(NB5_q_b[6]_PORT_A_data_in_reg, , NB5_q_b[6]_PORT_A_address_reg, NB5_q_b[6]_PORT_B_address_reg, NB5_q_b[6]_PORT_A_write_enable_reg, NB5_q_b[6]_PORT_B_read_enable_reg, , , NB5_q_b[6]_clock_0, NB5_q_b[6]_clock_1, NB5_q_b[6]_clock_enable_0, , , );
NB5_q_b[6] = NB5_q_b[6]_PORT_B_data_out[0];


--GB34L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~1919
--operation mode is normal

GB34L18 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[9]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[9] # !BB2_sum[2]);


--GB34L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~1920
--operation mode is normal

GB34L19 = GB34L18 & (Z2_data[8] & (!GB34L1) # !Z2_data[8] & !GB37L1);


--GB26L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[10]~4
--operation mode is normal

GB26L11 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[11]) # !BB2_sum[0] & !Z2_data[10] & BB2_sum[1];


--GB33L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1793
--operation mode is normal

GB33L13 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[7]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[7] # !BB2_sum[4]);


--GB33L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1794
--operation mode is normal

GB33L14 = GB33L13 & (Z2_data[6] & (!GB33L1) # !Z2_data[6] & !GB39L1);


--GB32L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~1888
--operation mode is normal

GB32L9 = BB2_sum[7] & (Z2_data[5] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[5]);


--GB41L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00043|_~146
--operation mode is normal

GB41L1 = BB2_sum[7] & (!BB2_sum[6] & !BB2_sum[5]);


--GB42L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00045|_~5
--operation mode is normal

GB42L1 = BB2_sum[6] & BB2_sum[5] & (!BB2_sum[7]);


--GB32L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~1889
--operation mode is normal

GB32L10 = GB32L9 & (Z2_data[4] & (!GB42L1) # !Z2_data[4] & !GB41L1);


--GB31L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1791
--operation mode is normal

GB31L6 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[3]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[3] # !BB2_sum[8]);


--GB43L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00047|_~145
--operation mode is normal

GB43L1 = BB2_sum[9] & (!BB2_sum[7] & !BB2_sum[8]);


--GB31L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|_~5
--operation mode is normal

GB31L1 = BB2_sum[7] & BB2_sum[8] & (!BB2_sum[9]);


--GB31L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1792
--operation mode is normal

GB31L7 = GB31L6 & (Z2_data[2] & (!GB31L1) # !Z2_data[2] & !GB43L1);


--GB30L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~1906
--operation mode is normal

GB30L2 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[1]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[1] # !BB2_sum[10]);


--GB45L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00051|_~147
--operation mode is normal

GB45L1 = BB2_sum[11] & (!BB2_sum[9] & !BB2_sum[10]);


--GB46L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00053|_~5
--operation mode is normal

GB46L1 = BB2_sum[9] & BB2_sum[10] & (!BB2_sum[11]);


--GB30L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~1907
--operation mode is normal

GB30L3 = GB30L2 & (Z2_data[0] & (!GB46L1) # !Z2_data[0] & !GB45L1);


--GB34L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~1921
--operation mode is normal

GB34L20 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[10]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[10] # !BB2_sum[2]);


--GB34L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~1922
--operation mode is normal

GB34L21 = GB34L20 & (Z2_data[9] & (!GB34L1) # !Z2_data[9] & !GB37L1);


--GB26L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[11]~3
--operation mode is normal

GB26L12 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[12]) # !BB2_sum[0] & !Z2_data[11] & BB2_sum[1];


--GB33L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1795
--operation mode is normal

GB33L15 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[8]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[8] # !BB2_sum[4]);


--GB33L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1796
--operation mode is normal

GB33L16 = GB33L15 & (Z2_data[7] & (!GB33L1) # !Z2_data[7] & !GB39L1);


--GB32L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~1890
--operation mode is normal

GB32L11 = BB2_sum[7] & (Z2_data[6] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[6]);


--GB32L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~1891
--operation mode is normal

GB32L12 = GB32L11 & (Z2_data[5] & (!GB42L1) # !Z2_data[5] & !GB41L1);


--GB31L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1793
--operation mode is normal

GB31L8 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[4]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[4] # !BB2_sum[8]);


--GB31L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1794
--operation mode is normal

GB31L9 = GB31L8 & (Z2_data[3] & (!GB31L1) # !Z2_data[3] & !GB43L1);


--GB30L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~1908
--operation mode is normal

GB30L4 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[2]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[2] # !BB2_sum[10]);


--GB30L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~1909
--operation mode is normal

GB30L5 = GB30L4 & (Z2_data[1] & (!GB46L1) # !Z2_data[1] & !GB45L1);


--BB2_sum[13] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[13]
--operation mode is arithmetic

BB2_sum[13]_carry_eqn = BB2L60;
BB2_sum[13]_lut_out = BB2L30 $ (BB2_sum[13]_carry_eqn);
BB2_sum[13] = DFFEAS(BB2_sum[13]_lut_out, clock, VCC, , , , , , );

--BB2L62 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[13]~225
--operation mode is arithmetic

BB2L62 = CARRY(!BB2L60 # !BB2L30);


--BB2_sum[12] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[12]
--operation mode is arithmetic

BB2_sum[12]_carry_eqn = BB2L58;
BB2_sum[12]_lut_out = BB2L32 $ (!BB2_sum[12]_carry_eqn);
BB2_sum[12] = DFFEAS(BB2_sum[12]_lut_out, clock, VCC, , , , , , );

--BB2L60 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[12]~229
--operation mode is arithmetic

BB2L60 = CARRY(BB2L32 & (!BB2L58));


--GB47L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00055|out_bit[0]~0
--operation mode is normal

GB47L2 = BB2_sum[11] & !BB2_sum[12] & (BB2_sum[13] $ Z2_data[0]) # !BB2_sum[11] & (BB2_sum[13] $ (Z2_data[0] & BB2_sum[12]));


--FB2L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|pp_carry_node[6]~112
--operation mode is normal

FB2L6 = BB2_sum[13] & (!BB2_sum[12] # !BB2_sum[11]);


--GB34L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~1923
--operation mode is normal

GB34L22 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[11]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[11] # !BB2_sum[2]);


--GB34L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~1924
--operation mode is normal

GB34L23 = GB34L22 & (Z2_data[10] & (!GB34L1) # !Z2_data[10] & !GB37L1);


--GB26L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[12]~2
--operation mode is normal

GB26L13 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[13]) # !BB2_sum[0] & !Z2_data[12] & BB2_sum[1];


--GB33L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1797
--operation mode is normal

GB33L17 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[9]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[9] # !BB2_sum[4]);


--GB33L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1798
--operation mode is normal

GB33L18 = GB33L17 & (Z2_data[8] & (!GB33L1) # !Z2_data[8] & !GB39L1);


--GB32L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~1892
--operation mode is normal

GB32L13 = BB2_sum[7] & (Z2_data[7] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[7]);


--GB32L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~1893
--operation mode is normal

GB32L14 = GB32L13 & (Z2_data[6] & (!GB42L1) # !Z2_data[6] & !GB41L1);


--GB31L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1795
--operation mode is normal

GB31L10 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[5]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[5] # !BB2_sum[8]);


--GB31L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1796
--operation mode is normal

GB31L11 = GB31L10 & (Z2_data[4] & (!GB31L1) # !Z2_data[4] & !GB43L1);


--GB30L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~1910
--operation mode is normal

GB30L6 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[3]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[3] # !BB2_sum[10]);


--GB30L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~1911
--operation mode is normal

GB30L7 = GB30L6 & (Z2_data[2] & (!GB46L1) # !Z2_data[2] & !GB45L1);


--GB29L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|right_bit[0]~297
--operation mode is normal

GB29L28 = BB2_sum[11] & BB2_sum[12] & Z2_data[0] & !BB2_sum[13] # !BB2_sum[11] & !BB2_sum[12] & !Z2_data[0] & BB2_sum[13];


--GB29L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|left_bit[0]~624
--operation mode is normal

GB29L1 = BB2_sum[11] & !BB2_sum[12] & (BB2_sum[13] $ Z2_data[1]) # !BB2_sum[11] & BB2_sum[12] & (BB2_sum[13] $ Z2_data[1]);


--GB34L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~1925
--operation mode is normal

GB34L10 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[5]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[5] # !BB2_sum[2]);


--GB34L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~1926
--operation mode is normal

GB34L11 = GB34L10 & (Z2_data[4] & (!GB34L1) # !Z2_data[4] & !GB37L1);


--GB26L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[6]~8
--operation mode is normal

GB26L7 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[7]) # !BB2_sum[0] & !Z2_data[6] & BB2_sum[1];


--GB33L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1799
--operation mode is normal

GB33L5 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[3]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[3] # !BB2_sum[4]);


--GB33L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1800
--operation mode is normal

GB33L6 = GB33L5 & (Z2_data[2] & (!GB33L1) # !Z2_data[2] & !GB39L1);


--GB32L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~1894
--operation mode is normal

GB32L1 = BB2_sum[7] & (Z2_data[1] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[1]);


--GB32L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~1895
--operation mode is normal

GB32L2 = GB32L1 & (Z2_data[0] & (!GB42L1) # !Z2_data[0] & !GB41L1);


--GB34L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~1927
--operation mode is normal

GB34L12 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[6]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[6] # !BB2_sum[2]);


--GB34L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~1928
--operation mode is normal

GB34L13 = GB34L12 & (Z2_data[5] & (!GB34L1) # !Z2_data[5] & !GB37L1);


--GB26L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[7]~7
--operation mode is normal

GB26L8 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[8]) # !BB2_sum[0] & !Z2_data[7] & BB2_sum[1];


--GB33L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1801
--operation mode is normal

GB33L7 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[4]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[4] # !BB2_sum[4]);


--GB33L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1802
--operation mode is normal

GB33L8 = GB33L7 & (Z2_data[3] & (!GB33L1) # !Z2_data[3] & !GB39L1);


--GB32L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~1896
--operation mode is normal

GB32L3 = BB2_sum[7] & (Z2_data[2] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[2]);


--GB32L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~1897
--operation mode is normal

GB32L4 = GB32L3 & (Z2_data[1] & (!GB42L1) # !Z2_data[1] & !GB41L1);


--BB2L22 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~472
--operation mode is arithmetic

BB2L22_carry_eqn = BB2L25;
BB2L22 = NB6_q_b[10] $ NB5_q_b[10] $ !BB2L22_carry_eqn;

--BB2L23 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~474
--operation mode is arithmetic

BB2L23 = CARRY(NB6_q_b[10] & (NB5_q_b[10] # !BB2L25) # !NB6_q_b[10] & NB5_q_b[10] & !BB2L25);


--BB2L24 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~477
--operation mode is arithmetic

BB2L24_carry_eqn = BB2L13;
BB2L24 = NB6_q_b[9] $ NB5_q_b[9] $ BB2L24_carry_eqn;

--BB2L25 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~479
--operation mode is arithmetic

BB2L25 = CARRY(NB6_q_b[9] & !NB5_q_b[9] & !BB2L13 # !NB6_q_b[9] & (!BB2L13 # !NB5_q_b[9]));


--GB34L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~1929
--operation mode is normal

GB34L14 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[7]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[7] # !BB2_sum[2]);


--GB34L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~1930
--operation mode is normal

GB34L15 = GB34L14 & (Z2_data[6] & (!GB34L1) # !Z2_data[6] & !GB37L1);


--GB26L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[8]~6
--operation mode is normal

GB26L9 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[9]) # !BB2_sum[0] & !Z2_data[8] & BB2_sum[1];


--GB33L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1803
--operation mode is normal

GB33L9 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[5]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[5] # !BB2_sum[4]);


--GB33L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1804
--operation mode is normal

GB33L10 = GB33L9 & (Z2_data[4] & (!GB33L1) # !Z2_data[4] & !GB39L1);


--GB32L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~1898
--operation mode is normal

GB32L5 = BB2_sum[7] & (Z2_data[3] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[3]);


--GB32L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~1899
--operation mode is normal

GB32L6 = GB32L5 & (Z2_data[2] & (!GB42L1) # !Z2_data[2] & !GB41L1);


--GB34L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~1931
--operation mode is normal

GB34L16 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[8]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[8] # !BB2_sum[2]);


--GB34L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~1932
--operation mode is normal

GB34L17 = GB34L16 & (Z2_data[7] & (!GB34L1) # !Z2_data[7] & !GB37L1);


--GB26L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[9]~5
--operation mode is normal

GB26L10 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[10]) # !BB2_sum[0] & !Z2_data[9] & BB2_sum[1];


--GB33L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1805
--operation mode is normal

GB33L11 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[6]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[6] # !BB2_sum[4]);


--GB33L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1806
--operation mode is normal

GB33L12 = GB33L11 & (Z2_data[5] & (!GB33L1) # !Z2_data[5] & !GB39L1);


--GB32L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~1900
--operation mode is normal

GB32L7 = BB2_sum[7] & (Z2_data[4] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[4]);


--GB32L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~1901
--operation mode is normal

GB32L8 = GB32L7 & (Z2_data[3] & (!GB42L1) # !Z2_data[3] & !GB41L1);


--GB45L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00051|out_bit[0]~0
--operation mode is normal

GB45L2 = BB2_sum[9] & !BB2_sum[10] & (BB2_sum[11] $ Z2_data[0]) # !BB2_sum[9] & (BB2_sum[11] $ (Z2_data[0] & BB2_sum[10]));


--GB31L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1797
--operation mode is normal

GB31L4 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[2]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[2] # !BB2_sum[8]);


--GB31L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1798
--operation mode is normal

GB31L5 = GB31L4 & (Z2_data[1] & (!GB31L1) # !Z2_data[1] & !GB43L1);


--BB2L26 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~482
--operation mode is arithmetic

BB2L26_carry_eqn = BB2L29;
BB2L26 = NB6_q_b[12] $ NB5_q_b[12] $ !BB2L26_carry_eqn;

--BB2L27 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~484
--operation mode is arithmetic

BB2L27 = CARRY(NB6_q_b[12] & (NB5_q_b[12] # !BB2L29) # !NB6_q_b[12] & NB5_q_b[12] & !BB2L29);


--BB2L28 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~487
--operation mode is arithmetic

BB2L28_carry_eqn = BB2L23;
BB2L28 = NB6_q_b[11] $ NB5_q_b[11] $ BB2L28_carry_eqn;

--BB2L29 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~489
--operation mode is arithmetic

BB2L29 = CARRY(NB6_q_b[11] & !NB5_q_b[11] & !BB2L23 # !NB6_q_b[11] & (!BB2L23 # !NB5_q_b[11]));


--C2_differentiator[1][29] is cic_decim:cic_decim_q|differentiator[1][29]
--operation mode is normal

C2_differentiator[1][29]_lut_out = C2_pipeline[0][29] & clk_enable;
C2_differentiator[1][29] = DFFEAS(C2_differentiator[1][29]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][29] is cic_decim:cic_decim_q|pipeline[0][29]
--operation mode is arithmetic

C2_pipeline[0][29]_carry_eqn = C2L592;
C2_pipeline[0][29]_lut_out = C2_differentiator[0][29] $ C2_sampler[29] $ !C2_pipeline[0][29]_carry_eqn;
C2_pipeline[0][29] = DFFEAS(C2_pipeline[0][29]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L594 is cic_decim:cic_decim_q|pipeline[0][29]~2439
--operation mode is arithmetic

C2L594 = CARRY(C2_differentiator[0][29] & (!C2L592 # !C2_sampler[29]) # !C2_differentiator[0][29] & !C2_sampler[29] & !C2L592);


--LB38L32 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB38L32_carry_eqn = LB38L31;
LB38L32 = HB4L2 $ GB34L26 $ !LB38L32_carry_eqn;

--LB38L33 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB38L33 = CARRY(HB4L2 & GB34L26 & !LB38L31 # !HB4L2 & (GB34L26 # !LB38L31));


--LB35L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB35L24_carry_eqn = LB35L23;
LB35L24 = GB33L22 $ GB32L18 $ LB35L24_carry_eqn;

--LB35L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB35L25 = CARRY(GB33L22 & (GB32L18 # !LB35L23) # !GB33L22 & GB32L18 & !LB35L23);


--LB32L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB32L18_carry_eqn = LB32L17;
LB32L18 = GB31L15 $ GB30L11 $ LB32L18_carry_eqn;

--LB32L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB32L19 = CARRY(GB31L15 & (GB30L11 # !LB32L17) # !GB31L15 & GB30L11 & !LB32L17);


--LB29L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

LB29L10_carry_eqn = LB29L9;
LB29L10 = GB29L5 $ GB28L2 $ LB29L10_carry_eqn;

--LB29L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~179
--operation mode is arithmetic

LB29L11 = CARRY(GB29L5 & (GB28L2 # !LB29L9) # !GB29L5 & GB28L2 & !LB29L9);


--C1_differentiator[1][38] is cic_decim:cic_decim_i|differentiator[1][38]
--operation mode is normal

C1_differentiator[1][38]_lut_out = C1_pipeline[0][38] & clk_enable;
C1_differentiator[1][38] = DFFEAS(C1_differentiator[1][38]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][38] is cic_decim:cic_decim_i|pipeline[0][38]
--operation mode is arithmetic

C1_pipeline[0][38]_carry_eqn = C1L609;
C1_pipeline[0][38]_lut_out = C1_differentiator[0][38] $ C1_sampler[38] $ C1_pipeline[0][38]_carry_eqn;
C1_pipeline[0][38] = DFFEAS(C1_pipeline[0][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L611 is cic_decim:cic_decim_i|pipeline[0][38]~2428
--operation mode is arithmetic

C1L611 = CARRY(C1_differentiator[0][38] & C1_sampler[38] & !C1L609 # !C1_differentiator[0][38] & (C1_sampler[38] # !C1L609));


--LB8L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB8L20_carry_eqn = LB8L15;
LB8L20 = GB19L2 $ GB5L27 $ LB8L20_carry_eqn;

--LB8L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB8L21 = CARRY(GB19L2 & (!LB8L15 # !GB5L27) # !GB19L2 & !GB5L27 & !LB8L15);


--LB5L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB5L12_carry_eqn = LB5L7;
LB5L12 = GB4L23 $ GB3L20 $ !LB5L12_carry_eqn;

--LB5L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~184
--operation mode is arithmetic

LB5L13 = CARRY(GB4L23 & !GB3L20 & !LB5L7 # !GB4L23 & (!LB5L7 # !GB3L20));


--C2_differentiator[1][38] is cic_decim:cic_decim_q|differentiator[1][38]
--operation mode is normal

C2_differentiator[1][38]_lut_out = C2_pipeline[0][38] & clk_enable;
C2_differentiator[1][38] = DFFEAS(C2_differentiator[1][38]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][38] is cic_decim:cic_decim_q|pipeline[0][38]
--operation mode is arithmetic

C2_pipeline[0][38]_carry_eqn = C2L610;
C2_pipeline[0][38]_lut_out = C2_differentiator[0][38] $ C2_sampler[38] $ C2_pipeline[0][38]_carry_eqn;
C2_pipeline[0][38] = DFFEAS(C2_pipeline[0][38]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L612 is cic_decim:cic_decim_q|pipeline[0][38]~2443
--operation mode is arithmetic

C2L612 = CARRY(C2_differentiator[0][38] & C2_sampler[38] & !C2L610 # !C2_differentiator[0][38] & (C2_sampler[38] # !C2L610));


--LB32L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB32L20_carry_eqn = LB32L14;
LB32L20 = GB44L1 $ GB30L28 $ LB32L20_carry_eqn;

--LB32L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB32L21 = CARRY(GB44L1 & (!LB32L14 # !GB30L28) # !GB44L1 & !GB30L28 & !LB32L14);


--LB29L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

LB29L12_carry_eqn = LB29L6;
LB29L12 = GB29L23 $ GB28L20 $ !LB29L12_carry_eqn;

--LB29L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~184
--operation mode is arithmetic

LB29L13 = CARRY(GB29L23 & !GB28L20 & !LB29L6 # !GB29L23 & (!LB29L6 # !GB28L20));


--C1_differentiator[1][30] is cic_decim:cic_decim_i|differentiator[1][30]
--operation mode is normal

C1_differentiator[1][30]_lut_out = C1_pipeline[0][30] & clk_enable;
C1_differentiator[1][30] = DFFEAS(C1_differentiator[1][30]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][30] is cic_decim:cic_decim_i|pipeline[0][30]
--operation mode is arithmetic

C1_pipeline[0][30]_carry_eqn = C1L593;
C1_pipeline[0][30]_lut_out = C1_differentiator[0][30] $ C1_sampler[30] $ C1_pipeline[0][30]_carry_eqn;
C1_pipeline[0][30] = DFFEAS(C1_pipeline[0][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L595 is cic_decim:cic_decim_i|pipeline[0][30]~2432
--operation mode is arithmetic

C1L595 = CARRY(C1_differentiator[0][30] & C1_sampler[30] & !C1L593 # !C1_differentiator[0][30] & (C1_sampler[30] # !C1L593));


--LB14L34 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB14L34_carry_eqn = LB14L33;
LB14L34 = HB1L4 $ GB9L28 $ LB14L34_carry_eqn;

--LB14L35 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

LB14L35 = CARRY(HB1L4 & (!LB14L33 # !GB9L28) # !HB1L4 & !GB9L28 & !LB14L33);


--LB11L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB11L26_carry_eqn = LB11L25;
LB11L26 = GB8L24 $ GB7L20 $ !LB11L26_carry_eqn;

--LB11L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB11L27 = CARRY(GB8L24 & !GB7L20 & !LB11L25 # !GB8L24 & (!LB11L25 # !GB7L20));


--LB8L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB8L22_carry_eqn = LB8L19;
LB8L22 = GB6L16 $ GB5L12 $ !LB8L22_carry_eqn;

--LB8L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB8L23 = CARRY(GB6L16 & !GB5L12 & !LB8L19 # !GB6L16 & (!LB8L19 # !GB5L12));


--LB5L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB5L14_carry_eqn = LB5L11;
LB5L14 = GB4L7 $ GB3L4 $ !LB5L14_carry_eqn;

--LB5L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~189
--operation mode is arithmetic

LB5L15 = CARRY(GB4L7 & !GB3L4 & !LB5L11 # !GB4L7 & (!LB5L11 # !GB3L4));


--C2_differentiator[1][30] is cic_decim:cic_decim_q|differentiator[1][30]
--operation mode is normal

C2_differentiator[1][30]_lut_out = C2_pipeline[0][30] & clk_enable;
C2_differentiator[1][30] = DFFEAS(C2_differentiator[1][30]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][30] is cic_decim:cic_decim_q|pipeline[0][30]
--operation mode is arithmetic

C2_pipeline[0][30]_carry_eqn = C2L594;
C2_pipeline[0][30]_lut_out = C2_differentiator[0][30] $ C2_sampler[30] $ C2_pipeline[0][30]_carry_eqn;
C2_pipeline[0][30] = DFFEAS(C2_pipeline[0][30]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L596 is cic_decim:cic_decim_q|pipeline[0][30]~2447
--operation mode is arithmetic

C2L596 = CARRY(C2_differentiator[0][30] & C2_sampler[30] & !C2L594 # !C2_differentiator[0][30] & (C2_sampler[30] # !C2L594));


--LB38L34 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB38L34_carry_eqn = LB38L33;
LB38L34 = HB4L4 $ GB34L28 $ LB38L34_carry_eqn;

--LB38L35 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

LB38L35 = CARRY(HB4L4 & (!LB38L33 # !GB34L28) # !HB4L4 & !GB34L28 & !LB38L33);


--LB35L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB35L26_carry_eqn = LB35L25;
LB35L26 = GB33L24 $ GB32L20 $ !LB35L26_carry_eqn;

--LB35L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB35L27 = CARRY(GB33L24 & !GB32L20 & !LB35L25 # !GB33L24 & (!LB35L25 # !GB32L20));


--LB32L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB32L22_carry_eqn = LB32L19;
LB32L22 = GB31L17 $ GB30L13 $ !LB32L22_carry_eqn;

--LB32L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB32L23 = CARRY(GB31L17 & !GB30L13 & !LB32L19 # !GB31L17 & (!LB32L19 # !GB30L13));


--LB29L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

LB29L14_carry_eqn = LB29L11;
LB29L14 = GB29L7 $ GB28L4 $ !LB29L14_carry_eqn;

--LB29L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~189
--operation mode is arithmetic

LB29L15 = CARRY(GB29L7 & !GB28L4 & !LB29L11 # !GB29L7 & (!LB29L11 # !GB28L4));


--C1_differentiator[1][39] is cic_decim:cic_decim_i|differentiator[1][39]
--operation mode is normal

C1_differentiator[1][39]_lut_out = C1_pipeline[0][39] & clk_enable;
C1_differentiator[1][39] = DFFEAS(C1_differentiator[1][39]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][39] is cic_decim:cic_decim_i|pipeline[0][39]
--operation mode is arithmetic

C1_pipeline[0][39]_carry_eqn = C1L611;
C1_pipeline[0][39]_lut_out = C1_differentiator[0][39] $ C1_sampler[39] $ !C1_pipeline[0][39]_carry_eqn;
C1_pipeline[0][39] = DFFEAS(C1_pipeline[0][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L613 is cic_decim:cic_decim_i|pipeline[0][39]~2436
--operation mode is arithmetic

C1L613 = CARRY(C1_differentiator[0][39] & (!C1L611 # !C1_sampler[39]) # !C1_differentiator[0][39] & !C1_sampler[39] & !C1L611);


--LB8L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB8L24_carry_eqn = LB8L21;
LB8L24 = GB19L2 $ GB5L28 $ !LB8L24_carry_eqn;

--LB8L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB8L25 = CARRY(GB19L2 & GB5L28 & !LB8L21 # !GB19L2 & (GB5L28 # !LB8L21));


--LB5L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

LB5L16_carry_eqn = LB5L13;
LB5L16 = GB4L24 $ GB3L22 $ LB5L16_carry_eqn;

--LB5L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~194
--operation mode is arithmetic

LB5L17 = CARRY(GB4L24 & (GB3L22 # !LB5L13) # !GB4L24 & GB3L22 & !LB5L13);


--C2_differentiator[1][39] is cic_decim:cic_decim_q|differentiator[1][39]
--operation mode is normal

C2_differentiator[1][39]_lut_out = C2_pipeline[0][39] & clk_enable;
C2_differentiator[1][39] = DFFEAS(C2_differentiator[1][39]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][39] is cic_decim:cic_decim_q|pipeline[0][39]
--operation mode is arithmetic

C2_pipeline[0][39]_carry_eqn = C2L612;
C2_pipeline[0][39]_lut_out = C2_differentiator[0][39] $ C2_sampler[39] $ !C2_pipeline[0][39]_carry_eqn;
C2_pipeline[0][39] = DFFEAS(C2_pipeline[0][39]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L614 is cic_decim:cic_decim_q|pipeline[0][39]~2451
--operation mode is arithmetic

C2L614 = CARRY(C2_differentiator[0][39] & (!C2L612 # !C2_sampler[39]) # !C2_differentiator[0][39] & !C2_sampler[39] & !C2L612);


--LB32L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB32L24_carry_eqn = LB32L21;
LB32L24 = GB44L1 $ GB30L29 $ !LB32L24_carry_eqn;

--LB32L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB32L25 = CARRY(GB44L1 & GB30L29 & !LB32L21 # !GB44L1 & (GB30L29 # !LB32L21));


--LB29L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

LB29L16_carry_eqn = LB29L13;
LB29L16 = GB29L24 $ GB28L22 $ LB29L16_carry_eqn;

--LB29L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~194
--operation mode is arithmetic

LB29L17 = CARRY(GB29L24 & (GB28L22 # !LB29L13) # !GB29L24 & GB28L22 & !LB29L13);


--C1_differentiator[1][31] is cic_decim:cic_decim_i|differentiator[1][31]
--operation mode is normal

C1_differentiator[1][31]_lut_out = C1_pipeline[0][31] & clk_enable;
C1_differentiator[1][31] = DFFEAS(C1_differentiator[1][31]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][31] is cic_decim:cic_decim_i|pipeline[0][31]
--operation mode is arithmetic

C1_pipeline[0][31]_carry_eqn = C1L595;
C1_pipeline[0][31]_lut_out = C1_differentiator[0][31] $ C1_sampler[31] $ !C1_pipeline[0][31]_carry_eqn;
C1_pipeline[0][31] = DFFEAS(C1_pipeline[0][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L597 is cic_decim:cic_decim_i|pipeline[0][31]~2440
--operation mode is arithmetic

C1L597 = CARRY(C1_differentiator[0][31] & (!C1L595 # !C1_sampler[31]) # !C1_differentiator[0][31] & !C1_sampler[31] & !C1L595);


--LB14L36 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB14L36_carry_eqn = LB14L35;
LB14L36 = KB1L1 $ GB9L29 $ !LB14L36_carry_eqn;

--LB14L37 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB14L37 = CARRY(KB1L1 & GB9L29 & !LB14L35 # !KB1L1 & (GB9L29 # !LB14L35));


--LB11L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB11L28_carry_eqn = LB11L27;
LB11L28 = GB8L25 $ GB7L22 $ LB11L28_carry_eqn;

--LB11L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB11L29 = CARRY(GB8L25 & (GB7L22 # !LB11L27) # !GB8L25 & GB7L22 & !LB11L27);


--LB8L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB8L26_carry_eqn = LB8L23;
LB8L26 = GB6L18 $ GB5L14 $ LB8L26_carry_eqn;

--LB8L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB8L27 = CARRY(GB6L18 & (GB5L14 # !LB8L23) # !GB6L18 & GB5L14 & !LB8L23);


--LB5L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

LB5L18_carry_eqn = LB5L15;
LB5L18 = GB4L9 $ GB3L6 $ LB5L18_carry_eqn;

--LB5L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~199
--operation mode is arithmetic

LB5L19 = CARRY(GB4L9 & (GB3L6 # !LB5L15) # !GB4L9 & GB3L6 & !LB5L15);


--C2_differentiator[1][31] is cic_decim:cic_decim_q|differentiator[1][31]
--operation mode is normal

C2_differentiator[1][31]_lut_out = C2_pipeline[0][31] & clk_enable;
C2_differentiator[1][31] = DFFEAS(C2_differentiator[1][31]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][31] is cic_decim:cic_decim_q|pipeline[0][31]
--operation mode is arithmetic

C2_pipeline[0][31]_carry_eqn = C2L596;
C2_pipeline[0][31]_lut_out = C2_differentiator[0][31] $ C2_sampler[31] $ !C2_pipeline[0][31]_carry_eqn;
C2_pipeline[0][31] = DFFEAS(C2_pipeline[0][31]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L598 is cic_decim:cic_decim_q|pipeline[0][31]~2455
--operation mode is arithmetic

C2L598 = CARRY(C2_differentiator[0][31] & (!C2L596 # !C2_sampler[31]) # !C2_differentiator[0][31] & !C2_sampler[31] & !C2L596);


--LB38L36 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB38L36_carry_eqn = LB38L35;
LB38L36 = KB9L1 $ GB34L29 $ !LB38L36_carry_eqn;

--LB38L37 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB38L37 = CARRY(KB9L1 & GB34L29 & !LB38L35 # !KB9L1 & (GB34L29 # !LB38L35));


--LB35L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB35L28_carry_eqn = LB35L27;
LB35L28 = GB33L25 $ GB32L22 $ LB35L28_carry_eqn;

--LB35L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB35L29 = CARRY(GB33L25 & (GB32L22 # !LB35L27) # !GB33L25 & GB32L22 & !LB35L27);


--LB32L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB32L26_carry_eqn = LB32L23;
LB32L26 = GB31L19 $ GB30L15 $ LB32L26_carry_eqn;

--LB32L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB32L27 = CARRY(GB31L19 & (GB30L15 # !LB32L23) # !GB31L19 & GB30L15 & !LB32L23);


--LB29L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

LB29L18_carry_eqn = LB29L15;
LB29L18 = GB29L9 $ GB28L6 $ LB29L18_carry_eqn;

--LB29L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~199
--operation mode is arithmetic

LB29L19 = CARRY(GB29L9 & (GB28L6 # !LB29L15) # !GB29L9 & GB28L6 & !LB29L15);


--C1_differentiator[1][40] is cic_decim:cic_decim_i|differentiator[1][40]
--operation mode is normal

C1_differentiator[1][40]_lut_out = C1_pipeline[0][40] & clk_enable;
C1_differentiator[1][40] = DFFEAS(C1_differentiator[1][40]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][40] is cic_decim:cic_decim_i|pipeline[0][40]
--operation mode is arithmetic

C1_pipeline[0][40]_carry_eqn = C1L613;
C1_pipeline[0][40]_lut_out = C1_differentiator[0][40] $ C1_sampler[40] $ C1_pipeline[0][40]_carry_eqn;
C1_pipeline[0][40] = DFFEAS(C1_pipeline[0][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L615 is cic_decim:cic_decim_i|pipeline[0][40]~2444
--operation mode is arithmetic

C1L615 = CARRY(C1_differentiator[0][40] & C1_sampler[40] & !C1L613 # !C1_differentiator[0][40] & (C1_sampler[40] # !C1L613));


--LB8L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB8L28_carry_eqn = LB8L25;
LB8L28 = GB19L2 $ GB21L3 $ !LB8L28_carry_eqn;

--LB8L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB8L29 = CARRY(GB19L2 & (GB21L3 # !LB8L25) # !GB19L2 & GB21L3 & !LB8L25);


--LB5L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB5L20_carry_eqn = LB5L17;
LB5L20 = GB4L26 $ GB3L24 $ !LB5L20_carry_eqn;

--LB5L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~204
--operation mode is arithmetic

LB5L21 = CARRY(GB4L26 & !GB3L24 & !LB5L17 # !GB4L26 & (!LB5L17 # !GB3L24));


--C2_differentiator[1][40] is cic_decim:cic_decim_q|differentiator[1][40]
--operation mode is normal

C2_differentiator[1][40]_lut_out = C2_pipeline[0][40] & clk_enable;
C2_differentiator[1][40] = DFFEAS(C2_differentiator[1][40]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][40] is cic_decim:cic_decim_q|pipeline[0][40]
--operation mode is arithmetic

C2_pipeline[0][40]_carry_eqn = C2L614;
C2_pipeline[0][40]_lut_out = C2_differentiator[0][40] $ C2_sampler[40] $ C2_pipeline[0][40]_carry_eqn;
C2_pipeline[0][40] = DFFEAS(C2_pipeline[0][40]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L616 is cic_decim:cic_decim_q|pipeline[0][40]~2459
--operation mode is arithmetic

C2L616 = CARRY(C2_differentiator[0][40] & C2_sampler[40] & !C2L614 # !C2_differentiator[0][40] & (C2_sampler[40] # !C2L614));


--LB32L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

LB32L28_carry_eqn = LB32L25;
LB32L28 = GB44L1 $ GB46L2 $ !LB32L28_carry_eqn;

--LB32L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB32L29 = CARRY(GB44L1 & (GB46L2 # !LB32L25) # !GB44L1 & GB46L2 & !LB32L25);


--LB29L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

LB29L20_carry_eqn = LB29L17;
LB29L20 = GB29L26 $ GB28L24 $ !LB29L20_carry_eqn;

--LB29L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~204
--operation mode is arithmetic

LB29L21 = CARRY(GB29L26 & !GB28L24 & !LB29L17 # !GB29L26 & (!LB29L17 # !GB28L24));


--C1_differentiator[1][32] is cic_decim:cic_decim_i|differentiator[1][32]
--operation mode is normal

C1_differentiator[1][32]_lut_out = C1_pipeline[0][32] & clk_enable;
C1_differentiator[1][32] = DFFEAS(C1_differentiator[1][32]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][32] is cic_decim:cic_decim_i|pipeline[0][32]
--operation mode is arithmetic

C1_pipeline[0][32]_carry_eqn = C1L597;
C1_pipeline[0][32]_lut_out = C1_differentiator[0][32] $ C1_sampler[32] $ C1_pipeline[0][32]_carry_eqn;
C1_pipeline[0][32] = DFFEAS(C1_pipeline[0][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L599 is cic_decim:cic_decim_i|pipeline[0][32]~2448
--operation mode is arithmetic

C1L599 = CARRY(C1_differentiator[0][32] & C1_sampler[32] & !C1L597 # !C1_differentiator[0][32] & (C1_sampler[32] # !C1L597));


--LB14L38 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB14L38_carry_eqn = LB14L37;
LB14L38 = KB1L1 $ GB13L2 $ !LB14L38_carry_eqn;

--LB14L39 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB14L39 = CARRY(KB1L1 & (GB13L2 # !LB14L37) # !KB1L1 & GB13L2 & !LB14L37);


--LB11L30 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB11L30_carry_eqn = LB11L29;
LB11L30 = GB8L27 $ GB7L24 $ !LB11L30_carry_eqn;

--LB11L31 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB11L31 = CARRY(GB8L27 & !GB7L24 & !LB11L29 # !GB8L27 & (!LB11L29 # !GB7L24));


--LB8L30 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB8L30_carry_eqn = LB8L27;
LB8L30 = GB6L20 $ GB5L16 $ !LB8L30_carry_eqn;

--LB8L31 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB8L31 = CARRY(GB6L20 & !GB5L16 & !LB8L27 # !GB6L20 & (!LB8L27 # !GB5L16));


--LB5L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB5L22_carry_eqn = LB5L19;
LB5L22 = GB4L11 $ GB3L8 $ !LB5L22_carry_eqn;

--LB5L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~209
--operation mode is arithmetic

LB5L23 = CARRY(GB4L11 & !GB3L8 & !LB5L19 # !GB4L11 & (!LB5L19 # !GB3L8));


--C2_differentiator[1][32] is cic_decim:cic_decim_q|differentiator[1][32]
--operation mode is normal

C2_differentiator[1][32]_lut_out = C2_pipeline[0][32] & clk_enable;
C2_differentiator[1][32] = DFFEAS(C2_differentiator[1][32]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][32] is cic_decim:cic_decim_q|pipeline[0][32]
--operation mode is arithmetic

C2_pipeline[0][32]_carry_eqn = C2L598;
C2_pipeline[0][32]_lut_out = C2_differentiator[0][32] $ C2_sampler[32] $ C2_pipeline[0][32]_carry_eqn;
C2_pipeline[0][32] = DFFEAS(C2_pipeline[0][32]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L600 is cic_decim:cic_decim_q|pipeline[0][32]~2463
--operation mode is arithmetic

C2L600 = CARRY(C2_differentiator[0][32] & C2_sampler[32] & !C2L598 # !C2_differentiator[0][32] & (C2_sampler[32] # !C2L598));


--LB38L38 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB38L38_carry_eqn = LB38L37;
LB38L38 = KB9L1 $ GB38L2 $ !LB38L38_carry_eqn;

--LB38L39 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB38L39 = CARRY(KB9L1 & (GB38L2 # !LB38L37) # !KB9L1 & GB38L2 & !LB38L37);


--LB35L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB35L30_carry_eqn = LB35L29;
LB35L30 = GB33L27 $ GB32L24 $ !LB35L30_carry_eqn;

--LB35L31 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB35L31 = CARRY(GB33L27 & !GB32L24 & !LB35L29 # !GB33L27 & (!LB35L29 # !GB32L24));


--LB32L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

LB32L30_carry_eqn = LB32L27;
LB32L30 = GB31L21 $ GB30L17 $ !LB32L30_carry_eqn;

--LB32L31 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB32L31 = CARRY(GB31L21 & !GB30L17 & !LB32L27 # !GB31L21 & (!LB32L27 # !GB30L17));


--LB29L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

LB29L22_carry_eqn = LB29L19;
LB29L22 = GB29L11 $ GB28L8 $ !LB29L22_carry_eqn;

--LB29L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~209
--operation mode is arithmetic

LB29L23 = CARRY(GB29L11 & !GB28L8 & !LB29L19 # !GB29L11 & (!LB29L19 # !GB28L8));


--C1_differentiator[1][41] is cic_decim:cic_decim_i|differentiator[1][41]
--operation mode is normal

C1_differentiator[1][41]_lut_out = C1_pipeline[0][41] & clk_enable;
C1_differentiator[1][41] = DFFEAS(C1_differentiator[1][41]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][41] is cic_decim:cic_decim_i|pipeline[0][41]
--operation mode is arithmetic

C1_pipeline[0][41]_carry_eqn = C1L615;
C1_pipeline[0][41]_lut_out = C1_differentiator[0][41] $ C1_sampler[41] $ !C1_pipeline[0][41]_carry_eqn;
C1_pipeline[0][41] = DFFEAS(C1_pipeline[0][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L617 is cic_decim:cic_decim_i|pipeline[0][41]~2452
--operation mode is arithmetic

C1L617 = CARRY(C1_differentiator[0][41] & (!C1L615 # !C1_sampler[41]) # !C1_differentiator[0][41] & !C1_sampler[41] & !C1L615);


--LB5L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB5L24_carry_eqn = LB5L21;
LB5L24 = GB4L27 $ GB3L25 $ LB5L24_carry_eqn;

--LB5L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~214
--operation mode is arithmetic

LB5L25 = CARRY(GB4L27 & (GB3L25 # !LB5L21) # !GB4L27 & GB3L25 & !LB5L21);


--C2_differentiator[1][41] is cic_decim:cic_decim_q|differentiator[1][41]
--operation mode is normal

C2_differentiator[1][41]_lut_out = C2_pipeline[0][41] & clk_enable;
C2_differentiator[1][41] = DFFEAS(C2_differentiator[1][41]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][41] is cic_decim:cic_decim_q|pipeline[0][41]
--operation mode is arithmetic

C2_pipeline[0][41]_carry_eqn = C2L616;
C2_pipeline[0][41]_lut_out = C2_differentiator[0][41] $ C2_sampler[41] $ !C2_pipeline[0][41]_carry_eqn;
C2_pipeline[0][41] = DFFEAS(C2_pipeline[0][41]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L618 is cic_decim:cic_decim_q|pipeline[0][41]~2467
--operation mode is arithmetic

C2L618 = CARRY(C2_differentiator[0][41] & (!C2L616 # !C2_sampler[41]) # !C2_differentiator[0][41] & !C2_sampler[41] & !C2L616);


--LB29L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

LB29L24_carry_eqn = LB29L21;
LB29L24 = GB29L27 $ GB28L25 $ LB29L24_carry_eqn;

--LB29L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~214
--operation mode is arithmetic

LB29L25 = CARRY(GB29L27 & (GB28L25 # !LB29L21) # !GB29L27 & GB28L25 & !LB29L21);


--C1_differentiator[1][33] is cic_decim:cic_decim_i|differentiator[1][33]
--operation mode is normal

C1_differentiator[1][33]_lut_out = C1_pipeline[0][33] & clk_enable;
C1_differentiator[1][33] = DFFEAS(C1_differentiator[1][33]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][33] is cic_decim:cic_decim_i|pipeline[0][33]
--operation mode is arithmetic

C1_pipeline[0][33]_carry_eqn = C1L599;
C1_pipeline[0][33]_lut_out = C1_differentiator[0][33] $ C1_sampler[33] $ !C1_pipeline[0][33]_carry_eqn;
C1_pipeline[0][33] = DFFEAS(C1_pipeline[0][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L601 is cic_decim:cic_decim_i|pipeline[0][33]~2456
--operation mode is arithmetic

C1L601 = CARRY(C1_differentiator[0][33] & (!C1L599 # !C1_sampler[33]) # !C1_differentiator[0][33] & !C1_sampler[33] & !C1L599);


--LB11L32 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB11L32_carry_eqn = LB11L31;
LB11L32 = GB8L28 $ GB7L25 $ LB11L32_carry_eqn;

--LB11L33 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB11L33 = CARRY(GB8L28 & (GB7L25 # !LB11L31) # !GB8L28 & GB7L25 & !LB11L31);


--LB8L32 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB8L32_carry_eqn = LB8L31;
LB8L32 = GB6L22 $ GB5L18 $ LB8L32_carry_eqn;

--LB8L33 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB8L33 = CARRY(GB6L22 & (GB5L18 # !LB8L31) # !GB6L22 & GB5L18 & !LB8L31);


--LB5L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB5L26_carry_eqn = LB5L23;
LB5L26 = GB4L13 $ GB3L10 $ LB5L26_carry_eqn;

--LB5L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~219
--operation mode is arithmetic

LB5L27 = CARRY(GB4L13 & (GB3L10 # !LB5L23) # !GB4L13 & GB3L10 & !LB5L23);


--C2_differentiator[1][33] is cic_decim:cic_decim_q|differentiator[1][33]
--operation mode is normal

C2_differentiator[1][33]_lut_out = C2_pipeline[0][33] & clk_enable;
C2_differentiator[1][33] = DFFEAS(C2_differentiator[1][33]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][33] is cic_decim:cic_decim_q|pipeline[0][33]
--operation mode is arithmetic

C2_pipeline[0][33]_carry_eqn = C2L600;
C2_pipeline[0][33]_lut_out = C2_differentiator[0][33] $ C2_sampler[33] $ !C2_pipeline[0][33]_carry_eqn;
C2_pipeline[0][33] = DFFEAS(C2_pipeline[0][33]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L602 is cic_decim:cic_decim_q|pipeline[0][33]~2471
--operation mode is arithmetic

C2L602 = CARRY(C2_differentiator[0][33] & (!C2L600 # !C2_sampler[33]) # !C2_differentiator[0][33] & !C2_sampler[33] & !C2L600);


--LB35L32 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB35L32_carry_eqn = LB35L31;
LB35L32 = GB33L28 $ GB32L25 $ LB35L32_carry_eqn;

--LB35L33 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB35L33 = CARRY(GB33L28 & (GB32L25 # !LB35L31) # !GB33L28 & GB32L25 & !LB35L31);


--LB32L32 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

LB32L32_carry_eqn = LB32L31;
LB32L32 = GB31L23 $ GB30L19 $ LB32L32_carry_eqn;

--LB32L33 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB32L33 = CARRY(GB31L23 & (GB30L19 # !LB32L31) # !GB31L23 & GB30L19 & !LB32L31);


--LB29L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

LB29L26_carry_eqn = LB29L23;
LB29L26 = GB29L13 $ GB28L10 $ LB29L26_carry_eqn;

--LB29L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~219
--operation mode is arithmetic

LB29L27 = CARRY(GB29L13 & (GB28L10 # !LB29L23) # !GB29L13 & GB28L10 & !LB29L23);


--C1_differentiator[1][42] is cic_decim:cic_decim_i|differentiator[1][42]
--operation mode is normal

C1_differentiator[1][42]_lut_out = C1_pipeline[0][42] & clk_enable;
C1_differentiator[1][42] = DFFEAS(C1_differentiator[1][42]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][42] is cic_decim:cic_decim_i|pipeline[0][42]
--operation mode is arithmetic

C1_pipeline[0][42]_carry_eqn = C1L617;
C1_pipeline[0][42]_lut_out = C1_differentiator[0][42] $ C1_sampler[42] $ C1_pipeline[0][42]_carry_eqn;
C1_pipeline[0][42] = DFFEAS(C1_pipeline[0][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L619 is cic_decim:cic_decim_i|pipeline[0][42]~2460
--operation mode is arithmetic

C1L619 = CARRY(C1_differentiator[0][42] & C1_sampler[42] & !C1L617 # !C1_differentiator[0][42] & (C1_sampler[42] # !C1L617));


--LB5L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB5L28_carry_eqn = LB5L25;
LB5L28 = GB23L3 $ GB3L27 $ LB5L28_carry_eqn;

--LB5L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~224
--operation mode is arithmetic

LB5L29 = CARRY(GB23L3 & (!LB5L25 # !GB3L27) # !GB23L3 & !GB3L27 & !LB5L25);


--C2_differentiator[1][42] is cic_decim:cic_decim_q|differentiator[1][42]
--operation mode is normal

C2_differentiator[1][42]_lut_out = C2_pipeline[0][42] & clk_enable;
C2_differentiator[1][42] = DFFEAS(C2_differentiator[1][42]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][42] is cic_decim:cic_decim_q|pipeline[0][42]
--operation mode is arithmetic

C2_pipeline[0][42]_carry_eqn = C2L618;
C2_pipeline[0][42]_lut_out = C2_differentiator[0][42] $ C2_sampler[42] $ C2_pipeline[0][42]_carry_eqn;
C2_pipeline[0][42] = DFFEAS(C2_pipeline[0][42]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L620 is cic_decim:cic_decim_q|pipeline[0][42]~2475
--operation mode is arithmetic

C2L620 = CARRY(C2_differentiator[0][42] & C2_sampler[42] & !C2L618 # !C2_differentiator[0][42] & (C2_sampler[42] # !C2L618));


--LB29L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

LB29L28_carry_eqn = LB29L25;
LB29L28 = GB48L3 $ GB28L27 $ LB29L28_carry_eqn;

--LB29L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~224
--operation mode is arithmetic

LB29L29 = CARRY(GB48L3 & (!LB29L25 # !GB28L27) # !GB48L3 & !GB28L27 & !LB29L25);


--C1_differentiator[1][34] is cic_decim:cic_decim_i|differentiator[1][34]
--operation mode is normal

C1_differentiator[1][34]_lut_out = C1_pipeline[0][34] & clk_enable;
C1_differentiator[1][34] = DFFEAS(C1_differentiator[1][34]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][34] is cic_decim:cic_decim_i|pipeline[0][34]
--operation mode is arithmetic

C1_pipeline[0][34]_carry_eqn = C1L601;
C1_pipeline[0][34]_lut_out = C1_differentiator[0][34] $ C1_sampler[34] $ C1_pipeline[0][34]_carry_eqn;
C1_pipeline[0][34] = DFFEAS(C1_pipeline[0][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L603 is cic_decim:cic_decim_i|pipeline[0][34]~2464
--operation mode is arithmetic

C1L603 = CARRY(C1_differentiator[0][34] & C1_sampler[34] & !C1L601 # !C1_differentiator[0][34] & (C1_sampler[34] # !C1L601));


--LB11L34 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB11L34_carry_eqn = LB11L33;
LB11L34 = GB15L2 $ GB7L27 $ LB11L34_carry_eqn;

--LB11L35 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

LB11L35 = CARRY(GB15L2 & (!LB11L33 # !GB7L27) # !GB15L2 & !GB7L27 & !LB11L33);


--LB8L34 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB8L34_carry_eqn = LB8L33;
LB8L34 = GB6L24 $ GB5L20 $ !LB8L34_carry_eqn;

--LB8L35 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

LB8L35 = CARRY(GB6L24 & !GB5L20 & !LB8L33 # !GB6L24 & (!LB8L33 # !GB5L20));


--LB5L30 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB5L30_carry_eqn = LB5L27;
LB5L30 = GB4L15 $ GB3L12 $ !LB5L30_carry_eqn;

--LB5L31 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~229
--operation mode is arithmetic

LB5L31 = CARRY(GB4L15 & !GB3L12 & !LB5L27 # !GB4L15 & (!LB5L27 # !GB3L12));


--C2_differentiator[1][34] is cic_decim:cic_decim_q|differentiator[1][34]
--operation mode is normal

C2_differentiator[1][34]_lut_out = C2_pipeline[0][34] & clk_enable;
C2_differentiator[1][34] = DFFEAS(C2_differentiator[1][34]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][34] is cic_decim:cic_decim_q|pipeline[0][34]
--operation mode is arithmetic

C2_pipeline[0][34]_carry_eqn = C2L602;
C2_pipeline[0][34]_lut_out = C2_differentiator[0][34] $ C2_sampler[34] $ C2_pipeline[0][34]_carry_eqn;
C2_pipeline[0][34] = DFFEAS(C2_pipeline[0][34]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L604 is cic_decim:cic_decim_q|pipeline[0][34]~2479
--operation mode is arithmetic

C2L604 = CARRY(C2_differentiator[0][34] & C2_sampler[34] & !C2L602 # !C2_differentiator[0][34] & (C2_sampler[34] # !C2L602));


--LB35L34 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB35L34_carry_eqn = LB35L33;
LB35L34 = GB40L2 $ GB32L27 $ LB35L34_carry_eqn;

--LB35L35 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

LB35L35 = CARRY(GB40L2 & (!LB35L33 # !GB32L27) # !GB40L2 & !GB32L27 & !LB35L33);


--LB32L34 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

LB32L34_carry_eqn = LB32L33;
LB32L34 = GB31L25 $ GB30L21 $ !LB32L34_carry_eqn;

--LB32L35 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

LB32L35 = CARRY(GB31L25 & !GB30L21 & !LB32L33 # !GB31L25 & (!LB32L33 # !GB30L21));


--LB29L30 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

LB29L30_carry_eqn = LB29L27;
LB29L30 = GB29L15 $ GB28L12 $ !LB29L30_carry_eqn;

--LB29L31 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~229
--operation mode is arithmetic

LB29L31 = CARRY(GB29L15 & !GB28L12 & !LB29L27 # !GB29L15 & (!LB29L27 # !GB28L12));


--LB5L32 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB5L32_carry_eqn = LB5L29;
LB5L32 = GB23L3 $ GB3L28 $ !LB5L32_carry_eqn;

--LB5L33 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~234
--operation mode is arithmetic

LB5L33 = CARRY(GB23L3 & GB3L28 & !LB5L29 # !GB23L3 & (GB3L28 # !LB5L29));


--LB29L32 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

LB29L32_carry_eqn = LB29L29;
LB29L32 = GB48L3 $ GB28L28 $ !LB29L32_carry_eqn;

--LB29L33 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~234
--operation mode is arithmetic

LB29L33 = CARRY(GB48L3 & GB28L28 & !LB29L29 # !GB48L3 & (GB28L28 # !LB29L29));


--C1_differentiator[1][35] is cic_decim:cic_decim_i|differentiator[1][35]
--operation mode is normal

C1_differentiator[1][35]_lut_out = C1_pipeline[0][35] & clk_enable;
C1_differentiator[1][35] = DFFEAS(C1_differentiator[1][35]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][35] is cic_decim:cic_decim_i|pipeline[0][35]
--operation mode is arithmetic

C1_pipeline[0][35]_carry_eqn = C1L603;
C1_pipeline[0][35]_lut_out = C1_differentiator[0][35] $ C1_sampler[35] $ !C1_pipeline[0][35]_carry_eqn;
C1_pipeline[0][35] = DFFEAS(C1_pipeline[0][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L605 is cic_decim:cic_decim_i|pipeline[0][35]~2468
--operation mode is arithmetic

C1L605 = CARRY(C1_differentiator[0][35] & (!C1L603 # !C1_sampler[35]) # !C1_differentiator[0][35] & !C1_sampler[35] & !C1L603);


--LB11L36 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB11L36_carry_eqn = LB11L35;
LB11L36 = GB15L2 $ GB7L28 $ !LB11L36_carry_eqn;

--LB11L37 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB11L37 = CARRY(GB15L2 & GB7L28 & !LB11L35 # !GB15L2 & (GB7L28 # !LB11L35));


--LB8L36 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB8L36_carry_eqn = LB8L35;
LB8L36 = GB6L25 $ GB5L22 $ LB8L36_carry_eqn;

--LB8L37 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB8L37 = CARRY(GB6L25 & (GB5L22 # !LB8L35) # !GB6L25 & GB5L22 & !LB8L35);


--LB5L34 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB5L34_carry_eqn = LB5L31;
LB5L34 = GB4L17 $ GB3L14 $ LB5L34_carry_eqn;

--LB5L35 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~239
--operation mode is arithmetic

LB5L35 = CARRY(GB4L17 & (GB3L14 # !LB5L31) # !GB4L17 & GB3L14 & !LB5L31);


--C2_differentiator[1][35] is cic_decim:cic_decim_q|differentiator[1][35]
--operation mode is normal

C2_differentiator[1][35]_lut_out = C2_pipeline[0][35] & clk_enable;
C2_differentiator[1][35] = DFFEAS(C2_differentiator[1][35]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][35] is cic_decim:cic_decim_q|pipeline[0][35]
--operation mode is arithmetic

C2_pipeline[0][35]_carry_eqn = C2L604;
C2_pipeline[0][35]_lut_out = C2_differentiator[0][35] $ C2_sampler[35] $ !C2_pipeline[0][35]_carry_eqn;
C2_pipeline[0][35] = DFFEAS(C2_pipeline[0][35]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L606 is cic_decim:cic_decim_q|pipeline[0][35]~2483
--operation mode is arithmetic

C2L606 = CARRY(C2_differentiator[0][35] & (!C2L604 # !C2_sampler[35]) # !C2_differentiator[0][35] & !C2_sampler[35] & !C2L604);


--LB35L36 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB35L36_carry_eqn = LB35L35;
LB35L36 = GB40L2 $ GB32L28 $ !LB35L36_carry_eqn;

--LB35L37 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB35L37 = CARRY(GB40L2 & GB32L28 & !LB35L35 # !GB40L2 & (GB32L28 # !LB35L35));


--LB32L36 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

LB32L36_carry_eqn = LB32L35;
LB32L36 = GB31L26 $ GB30L23 $ LB32L36_carry_eqn;

--LB32L37 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

LB32L37 = CARRY(GB31L26 & (GB30L23 # !LB32L35) # !GB31L26 & GB30L23 & !LB32L35);


--LB29L34 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

LB29L34_carry_eqn = LB29L31;
LB29L34 = GB29L17 $ GB28L14 $ LB29L34_carry_eqn;

--LB29L35 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~239
--operation mode is arithmetic

LB29L35 = CARRY(GB29L17 & (GB28L14 # !LB29L31) # !GB29L17 & GB28L14 & !LB29L31);


--C2_differentiator[1][36] is cic_decim:cic_decim_q|differentiator[1][36]
--operation mode is normal

C2_differentiator[1][36]_lut_out = C2_pipeline[0][36] & clk_enable;
C2_differentiator[1][36] = DFFEAS(C2_differentiator[1][36]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][36] is cic_decim:cic_decim_q|pipeline[0][36]
--operation mode is arithmetic

C2_pipeline[0][36]_carry_eqn = C2L606;
C2_pipeline[0][36]_lut_out = C2_differentiator[0][36] $ C2_sampler[36] $ C2_pipeline[0][36]_carry_eqn;
C2_pipeline[0][36] = DFFEAS(C2_pipeline[0][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L608 is cic_decim:cic_decim_q|pipeline[0][36]~2487
--operation mode is arithmetic

C2L608 = CARRY(C2_differentiator[0][36] & C2_sampler[36] & !C2L606 # !C2_differentiator[0][36] & (C2_sampler[36] # !C2L606));


--LB35L38 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB35L38_carry_eqn = LB35L37;
LB35L38 = GB40L2 $ GB42L3 $ !LB35L38_carry_eqn;

--LB35L39 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB35L39 = CARRY(GB40L2 & (GB42L3 # !LB35L37) # !GB40L2 & GB42L3 & !LB35L37);


--LB32L38 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB32L38_carry_eqn = LB32L37;
LB32L38 = GB31L28 $ GB30L25 $ !LB32L38_carry_eqn;

--LB32L39 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB32L39 = CARRY(GB31L28 & !GB30L25 & !LB32L37 # !GB31L28 & (!LB32L37 # !GB30L25));


--LB29L36 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB29L36_carry_eqn = LB29L35;
LB29L36 = GB29L19 $ GB28L16 $ !LB29L36_carry_eqn;

--LB29L37 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~244
--operation mode is arithmetic

LB29L37 = CARRY(GB29L19 & !GB28L16 & !LB29L35 # !GB29L19 & (!LB29L35 # !GB28L16));


--C1_differentiator[1][36] is cic_decim:cic_decim_i|differentiator[1][36]
--operation mode is normal

C1_differentiator[1][36]_lut_out = C1_pipeline[0][36] & clk_enable;
C1_differentiator[1][36] = DFFEAS(C1_differentiator[1][36]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][36] is cic_decim:cic_decim_i|pipeline[0][36]
--operation mode is arithmetic

C1_pipeline[0][36]_carry_eqn = C1L605;
C1_pipeline[0][36]_lut_out = C1_differentiator[0][36] $ C1_sampler[36] $ C1_pipeline[0][36]_carry_eqn;
C1_pipeline[0][36] = DFFEAS(C1_pipeline[0][36]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L607 is cic_decim:cic_decim_i|pipeline[0][36]~2472
--operation mode is arithmetic

C1L607 = CARRY(C1_differentiator[0][36] & C1_sampler[36] & !C1L605 # !C1_differentiator[0][36] & (C1_sampler[36] # !C1L605));


--LB11L38 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB11L38_carry_eqn = LB11L37;
LB11L38 = GB15L2 $ GB17L3 $ !LB11L38_carry_eqn;

--LB11L39 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB11L39 = CARRY(GB15L2 & (GB17L3 # !LB11L37) # !GB15L2 & GB17L3 & !LB11L37);


--LB8L38 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

LB8L38_carry_eqn = LB8L37;
LB8L38 = GB6L27 $ GB5L24 $ !LB8L38_carry_eqn;

--LB8L39 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

LB8L39 = CARRY(GB6L27 & !GB5L24 & !LB8L37 # !GB6L27 & (!LB8L37 # !GB5L24));


--LB5L36 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

LB5L36_carry_eqn = LB5L35;
LB5L36 = GB4L19 $ GB3L16 $ !LB5L36_carry_eqn;

--LB5L37 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~244
--operation mode is arithmetic

LB5L37 = CARRY(GB4L19 & !GB3L16 & !LB5L35 # !GB4L19 & (!LB5L35 # !GB3L16));


--reset_count[5] is reset_count[5]
--operation mode is arithmetic

reset_count[5]_carry_eqn = A1L180;
reset_count[5]_lut_out = reset_count[5] $ (reset_count[5]_carry_eqn);
reset_count[5] = DFFEAS(reset_count[5]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L182 is reset_count[5]~111
--operation mode is arithmetic

A1L182 = CARRY(!A1L180 # !reset_count[5]);


--C1_differentiator[0][43] is cic_decim:cic_decim_i|differentiator[0][43]
--operation mode is normal

C1_differentiator[0][43]_lut_out = clk_enable & C1_sampler[43];
C1_differentiator[0][43] = DFFEAS(C1_differentiator[0][43]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[43] is cic_decim:cic_decim_i|sampler[43]
--operation mode is normal

C1_sampler[43]_lut_out = C1_integrator[3][43] & clk_enable;
C1_sampler[43] = DFFEAS(C1_sampler[43]_lut_out, clock, VCC, , C2L760, , , , );


--BB1_sum[15] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[15]
--operation mode is normal

BB1_sum[15]_carry_eqn = BB1L64;
BB1_sum[15]_lut_out = BB1L3 $ (BB1_sum[15]_carry_eqn);
BB1_sum[15] = DFFEAS(BB1_sum[15]_lut_out, clock, VCC, , , , , , );


--Z2_data[14] is halfband_decim:hbd_q|coeff_rom:coeff_rom|data[14]
--operation mode is normal

Z2_data[14]_lut_out = D2_phase[0] # !D2_phase[1] & !D2_phase[2];
Z2_data[14] = DFFEAS(Z2_data[14]_lut_out, clock, VCC, , , , , , );


--GB1L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[14]~0
--operation mode is normal

GB1L15 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[13]) # !BB1_sum[0] & !Z2_data[14] & BB1_sum[1];


--GB1L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[13]~1
--operation mode is normal

GB1L14 = BB1_sum[0] & (BB1_sum[1] $ Z2_data[14]) # !BB1_sum[0] & !Z2_data[13] & BB1_sum[1];


--BB1_sum[14] is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[14]
--operation mode is arithmetic

BB1_sum[14]_carry_eqn = BB1L62;
BB1_sum[14]_lut_out = BB1L18 $ (!BB1_sum[14]_carry_eqn);
BB1_sum[14] = DFFEAS(BB1_sum[14]_lut_out, clock, VCC, , , , , , );

--BB1L64 is halfband_decim:hbd_i|ram16_2sum:ram16_even|sum[14]~237
--operation mode is arithmetic

BB1L64 = CARRY(BB1L18 & (!BB1L62));


--GB25L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00061|_~218
--operation mode is normal

GB25L2 = BB1_sum[13] & BB1_sum[14];


--HB1L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|_~4
--operation mode is normal

HB1L3 = BB1_sum[15] & GB1L15 & GB1L14 & !GB25L2;


--KB1L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|unreg_res_node[0]~58
--operation mode is normal

KB1L1 = !HB1L3 & (BB1_sum[1] & (!Z2_data[13]) # !BB1_sum[1] & BB1_sum[0] & Z2_data[13]);


--GB13L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00037|out_bit[0]~0
--operation mode is normal

GB13L2 = Z2_data[13] & !BB1_sum[3] & (BB1_sum[1] # BB1_sum[2]) # !Z2_data[13] & BB1_sum[3] & (!BB1_sum[2] # !BB1_sum[1]);


--GB15L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00041|out_bit[0]~0
--operation mode is normal

GB15L2 = Z2_data[13] & !BB1_sum[5] & (BB1_sum[3] # BB1_sum[4]) # !Z2_data[13] & BB1_sum[5] & (!BB1_sum[4] # !BB1_sum[3]);


--GB17L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00045|out_bit[0]~0
--operation mode is normal

GB17L3 = Z2_data[13] & !BB1_sum[7] & (BB1_sum[6] # BB1_sum[5]) # !Z2_data[13] & BB1_sum[7] & (!BB1_sum[5] # !BB1_sum[6]);


--GB19L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00049|out_bit[0]~0
--operation mode is normal

GB19L2 = Z2_data[13] & !BB1_sum[9] & (BB1_sum[7] # BB1_sum[8]) # !Z2_data[13] & BB1_sum[9] & (!BB1_sum[8] # !BB1_sum[7]);


--GB21L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00053|out_bit[0]~0
--operation mode is normal

GB21L3 = Z2_data[13] & !BB1_sum[11] & (BB1_sum[9] # BB1_sum[10]) # !Z2_data[13] & BB1_sum[11] & (!BB1_sum[10] # !BB1_sum[9]);


--GB23L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00057|out_bit[0]~0
--operation mode is normal

GB23L3 = Z2_data[13] & !BB1_sum[13] & (BB1_sum[11] # BB1_sum[12]) # !Z2_data[13] & BB1_sum[13] & (!BB1_sum[12] # !BB1_sum[11]);


--GB25L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00061|out_bit[0]~0
--operation mode is normal

GB25L5 = Z2_data[13] & !BB1_sum[15] & (BB1_sum[13] # BB1_sum[14]) # !Z2_data[13] & BB1_sum[15] & (!BB1_sum[14] # !BB1_sum[13]);


--C1_differentiator[0][37] is cic_decim:cic_decim_i|differentiator[0][37]
--operation mode is normal

C1_differentiator[0][37]_lut_out = clk_enable & C1_sampler[37];
C1_differentiator[0][37] = DFFEAS(C1_differentiator[0][37]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[37] is cic_decim:cic_decim_i|sampler[37]
--operation mode is normal

C1_sampler[37]_lut_out = C1_integrator[3][37] & clk_enable;
C1_sampler[37] = DFFEAS(C1_sampler[37]_lut_out, clock, VCC, , C2L760, , , , );


--GB19L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00049|left_bit[0]~58
--operation mode is normal

GB19L1 = BB1_sum[7] & !BB1_sum[8] & (BB1_sum[9] $ Z2_data[13]) # !BB1_sum[7] & BB1_sum[8] & (BB1_sum[9] $ Z2_data[13]);


--GB6L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[14]~1799
--operation mode is normal

GB6L28 = !GB19L1 & (Z2_data[14] & (!GB6L1) # !Z2_data[14] & !GB18L1);


--GB21L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00053|left_bit[0]~58
--operation mode is normal

GB21L2 = BB1_sum[9] & !BB1_sum[10] & (BB1_sum[11] $ Z2_data[13]) # !BB1_sum[9] & BB1_sum[10] & (BB1_sum[11] $ Z2_data[13]);


--GB5L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~1920
--operation mode is normal

GB5L25 = !GB21L2 & (Z2_data[12] & (!GB21L1) # !Z2_data[12] & !GB20L1);


--GB4L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1791
--operation mode is normal

GB4L20 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[11]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[11] # !BB1_sum[12]);


--GB22L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00055|_~145
--operation mode is normal

GB22L1 = BB1_sum[13] & (!BB1_sum[11] & !BB1_sum[12]);


--GB23L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00057|_~5
--operation mode is normal

GB23L1 = BB1_sum[11] & BB1_sum[12] & (!BB1_sum[13]);


--GB4L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1792
--operation mode is normal

GB4L21 = GB4L20 & (Z2_data[10] & (!GB23L1) # !Z2_data[10] & !GB22L1);


--GB3L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~1911
--operation mode is normal

GB3L17 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[9]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[9] # !BB1_sum[14]);


--GB25L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00061|_~219
--operation mode is normal

GB25L3 = BB1_sum[15] & (!BB1_sum[13] & !BB1_sum[14]);


--GB25L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00061|_~5
--operation mode is normal

GB25L1 = BB1_sum[13] & BB1_sum[14] & (!BB1_sum[15]);


--GB3L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~1912
--operation mode is normal

GB3L18 = GB3L17 & (Z2_data[8] & (!GB25L1) # !Z2_data[8] & !GB25L3);


--C2_differentiator[0][37] is cic_decim:cic_decim_q|differentiator[0][37]
--operation mode is normal

C2_differentiator[0][37]_lut_out = clk_enable & C2_sampler[37];
C2_differentiator[0][37] = DFFEAS(C2_differentiator[0][37]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[37] is cic_decim:cic_decim_q|sampler[37]
--operation mode is normal

C2_sampler[37]_lut_out = C2_integrator[3][37] & clk_enable;
C2_sampler[37] = DFFEAS(C2_sampler[37]_lut_out, clock, VCC, , C2L760, , , , );


--BB2_sum[15] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[15]
--operation mode is normal

BB2_sum[15]_carry_eqn = BB2L64;
BB2_sum[15]_lut_out = BB2L3 $ (BB2_sum[15]_carry_eqn);
BB2_sum[15] = DFFEAS(BB2_sum[15]_lut_out, clock, VCC, , , , , , );


--GB26L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[14]~0
--operation mode is normal

GB26L15 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[13]) # !BB2_sum[0] & !Z2_data[14] & BB2_sum[1];


--GB26L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[13]~1
--operation mode is normal

GB26L14 = BB2_sum[0] & (BB2_sum[1] $ Z2_data[14]) # !BB2_sum[0] & !Z2_data[13] & BB2_sum[1];


--BB2_sum[14] is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[14]
--operation mode is arithmetic

BB2_sum[14]_carry_eqn = BB2L62;
BB2_sum[14]_lut_out = BB2L18 $ (!BB2_sum[14]_carry_eqn);
BB2_sum[14] = DFFEAS(BB2_sum[14]_lut_out, clock, VCC, , , , , , );

--BB2L64 is halfband_decim:hbd_q|ram16_2sum:ram16_even|sum[14]~237
--operation mode is arithmetic

BB2L64 = CARRY(BB2L18 & (!BB2L62));


--GB50L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00061|_~137
--operation mode is normal

GB50L2 = BB2_sum[13] & BB2_sum[14];


--HB4L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|_~4
--operation mode is normal

HB4L3 = BB2_sum[15] & GB26L15 & GB26L14 & !GB50L2;


--KB9L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|unreg_res_node[0]~58
--operation mode is normal

KB9L1 = !HB4L3 & (BB2_sum[1] & (!Z2_data[13]) # !BB2_sum[1] & BB2_sum[0] & Z2_data[13]);


--GB38L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00037|out_bit[0]~0
--operation mode is normal

GB38L2 = Z2_data[13] & !BB2_sum[3] & (BB2_sum[1] # BB2_sum[2]) # !Z2_data[13] & BB2_sum[3] & (!BB2_sum[2] # !BB2_sum[1]);


--GB40L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00041|out_bit[0]~0
--operation mode is normal

GB40L2 = Z2_data[13] & !BB2_sum[5] & (BB2_sum[3] # BB2_sum[4]) # !Z2_data[13] & BB2_sum[5] & (!BB2_sum[4] # !BB2_sum[3]);


--GB42L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00045|out_bit[0]~0
--operation mode is normal

GB42L3 = Z2_data[13] & !BB2_sum[7] & (BB2_sum[6] # BB2_sum[5]) # !Z2_data[13] & BB2_sum[7] & (!BB2_sum[5] # !BB2_sum[6]);


--GB31L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|left_bit[14]~681
--operation mode is normal

GB31L3 = BB2_sum[7] & !BB2_sum[8] & (BB2_sum[9] $ Z2_data[13]) # !BB2_sum[7] & BB2_sum[8] & (BB2_sum[9] $ Z2_data[13]);


--GB31L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[14]~1799
--operation mode is normal

GB31L29 = !GB31L3 & (Z2_data[14] & (!GB31L1) # !Z2_data[14] & !GB43L1);


--GB30L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|left_bit[12]~680
--operation mode is normal

GB30L1 = BB2_sum[9] & !BB2_sum[10] & (BB2_sum[11] $ Z2_data[13]) # !BB2_sum[9] & BB2_sum[10] & (BB2_sum[11] $ Z2_data[13]);


--GB30L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~1912
--operation mode is normal

GB30L26 = !GB30L1 & (Z2_data[12] & (!GB46L1) # !Z2_data[12] & !GB45L1);


--GB29L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1791
--operation mode is normal

GB29L20 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[11]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[11] # !BB2_sum[12]);


--GB47L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00055|_~145
--operation mode is normal

GB47L1 = BB2_sum[13] & (!BB2_sum[11] & !BB2_sum[12]);


--GB48L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00057|_~5
--operation mode is normal

GB48L1 = BB2_sum[11] & BB2_sum[12] & (!BB2_sum[13]);


--GB29L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1792
--operation mode is normal

GB29L21 = GB29L20 & (Z2_data[10] & (!GB48L1) # !Z2_data[10] & !GB47L1);


--GB28L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~1911
--operation mode is normal

GB28L17 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[9]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[9] # !BB2_sum[14]);


--GB50L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00061|_~138
--operation mode is normal

GB50L3 = BB2_sum[15] & (!BB2_sum[13] & !BB2_sum[14]);


--GB50L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00061|_~5
--operation mode is normal

GB50L1 = BB2_sum[13] & BB2_sum[14] & (!BB2_sum[15]);


--GB28L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~1912
--operation mode is normal

GB28L18 = GB28L17 & (Z2_data[8] & (!GB50L1) # !Z2_data[8] & !GB50L3);


--C2_differentiator[0][43] is cic_decim:cic_decim_q|differentiator[0][43]
--operation mode is normal

C2_differentiator[0][43]_lut_out = clk_enable & C2_sampler[43];
C2_differentiator[0][43] = DFFEAS(C2_differentiator[0][43]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[43] is cic_decim:cic_decim_q|sampler[43]
--operation mode is normal

C2_sampler[43]_lut_out = C2_integrator[3][43] & clk_enable;
C2_sampler[43] = DFFEAS(C2_sampler[43]_lut_out, clock, VCC, , C2L760, , , , );


--GB44L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00049|out_bit[0]~0
--operation mode is normal

GB44L1 = Z2_data[13] & !BB2_sum[9] & (BB2_sum[7] # BB2_sum[8]) # !Z2_data[13] & BB2_sum[9] & (!BB2_sum[8] # !BB2_sum[7]);


--GB46L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00053|out_bit[0]~0
--operation mode is normal

GB46L2 = Z2_data[13] & !BB2_sum[11] & (BB2_sum[9] # BB2_sum[10]) # !Z2_data[13] & BB2_sum[11] & (!BB2_sum[10] # !BB2_sum[9]);


--GB48L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00057|out_bit[0]~0
--operation mode is normal

GB48L3 = Z2_data[13] & !BB2_sum[13] & (BB2_sum[11] # BB2_sum[12]) # !Z2_data[13] & BB2_sum[13] & (!BB2_sum[12] # !BB2_sum[11]);


--GB50L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00061|out_bit[0]~0
--operation mode is normal

GB50L5 = Z2_data[13] & !BB2_sum[15] & (BB2_sum[13] # BB2_sum[14]) # !Z2_data[13] & BB2_sum[15] & (!BB2_sum[14] # !BB2_sum[13]);


--C1_differentiator[0][28] is cic_decim:cic_decim_i|differentiator[0][28]
--operation mode is normal

C1_differentiator[0][28]_lut_out = clk_enable & C1_sampler[28];
C1_differentiator[0][28] = DFFEAS(C1_differentiator[0][28]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[28] is cic_decim:cic_decim_i|sampler[28]
--operation mode is normal

C1_sampler[28]_lut_out = C1_integrator[3][28] & clk_enable;
C1_sampler[28] = DFFEAS(C1_sampler[28]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][27] is cic_decim:cic_decim_i|pipeline[0][27]
--operation mode is arithmetic

C1_pipeline[0][27]_carry_eqn = C1L587;
C1_pipeline[0][27]_lut_out = C1_differentiator[0][27] $ C1_sampler[27] $ !C1_pipeline[0][27]_carry_eqn;
C1_pipeline[0][27] = DFFEAS(C1_pipeline[0][27]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L589 is cic_decim:cic_decim_i|pipeline[0][27]~2476
--operation mode is arithmetic

C1L589 = CARRY(C1_differentiator[0][27] & (!C1L587 # !C1_sampler[27]) # !C1_differentiator[0][27] & !C1_sampler[27] & !C1L587);


--C1_differentiator[1][27] is cic_decim:cic_decim_i|differentiator[1][27]
--operation mode is normal

C1_differentiator[1][27]_lut_out = C1_pipeline[0][27] & clk_enable;
C1_differentiator[1][27] = DFFEAS(C1_differentiator[1][27]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][26] is cic_decim:cic_decim_i|pipeline[1][26]
--operation mode is arithmetic

C1_pipeline[1][26]_carry_eqn = C1L673;
C1_pipeline[1][26]_lut_out = C1_differentiator[1][26] $ C1_pipeline[0][26] $ C1_pipeline[1][26]_carry_eqn;
C1_pipeline[1][26] = DFFEAS(C1_pipeline[1][26]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L675 is cic_decim:cic_decim_i|pipeline[1][26]~2480
--operation mode is arithmetic

C1L675 = CARRY(C1_differentiator[1][26] & C1_pipeline[0][26] & !C1L673 # !C1_differentiator[1][26] & (C1_pipeline[0][26] # !C1L673));


--C1_differentiator[2][26] is cic_decim:cic_decim_i|differentiator[2][26]
--operation mode is normal

C1_differentiator[2][26]_lut_out = C1_pipeline[1][26] & clk_enable;
C1_differentiator[2][26] = DFFEAS(C1_differentiator[2][26]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][25] is cic_decim:cic_decim_i|pipeline[2][25]
--operation mode is arithmetic

C1_pipeline[2][25]_carry_eqn = C1L759;
C1_pipeline[2][25]_lut_out = C1_differentiator[2][25] $ C1_pipeline[1][25] $ !C1_pipeline[2][25]_carry_eqn;
C1_pipeline[2][25] = DFFEAS(C1_pipeline[2][25]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L761 is cic_decim:cic_decim_i|pipeline[2][25]~2484
--operation mode is arithmetic

C1L761 = CARRY(C1_differentiator[2][25] & (!C1L759 # !C1_pipeline[1][25]) # !C1_differentiator[2][25] & !C1_pipeline[1][25] & !C1L759);


--C1_differentiator[3][25] is cic_decim:cic_decim_i|differentiator[3][25]
--operation mode is normal

C1_differentiator[3][25]_lut_out = C1_pipeline[2][25] & clk_enable;
C1_differentiator[3][25] = DFFEAS(C1_differentiator[3][25]_lut_out, clock, VCC, , C2L760, , , , );


--C1L803 is cic_decim:cic_decim_i|pipeline[3][28]~2489
--operation mode is arithmetic

C1L803 = CARRY(C1_differentiator[3][24] & C1_pipeline[2][24] & !C1L804 # !C1_differentiator[3][24] & (C1_pipeline[2][24] # !C1L804));


--GB9L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~1933
--operation mode is normal

GB9L24 = BB1_sum[1] & (BB1_sum[2] # BB1_sum[3] $ !Z2_data[12]) # !BB1_sum[1] & (BB1_sum[3] $ !Z2_data[12] # !BB1_sum[2]);


--GB9L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~1934
--operation mode is normal

GB9L25 = GB9L24 & (Z2_data[11] & (!GB9L1) # !Z2_data[11] & !GB12L1);


--GB8L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1807
--operation mode is normal

GB8L19 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[10]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[10] # !BB1_sum[4]);


--GB8L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1808
--operation mode is normal

GB8L20 = GB8L19 & (Z2_data[9] & (!GB8L1) # !Z2_data[9] & !GB14L1);


--GB7L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~1925
--operation mode is normal

GB7L15 = BB1_sum[7] & (Z2_data[8] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[8]);


--GB7L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~1926
--operation mode is normal

GB7L16 = GB7L15 & (Z2_data[7] & (!GB17L1) # !Z2_data[7] & !GB16L1);


--GB6L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1800
--operation mode is normal

GB6L11 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[6]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[6] # !BB1_sum[8]);


--GB6L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1801
--operation mode is normal

GB6L12 = GB6L11 & (Z2_data[5] & (!GB6L1) # !Z2_data[5] & !GB18L1);


--GB5L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~1921
--operation mode is normal

GB5L7 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[4]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[4] # !BB1_sum[10]);


--GB5L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~1922
--operation mode is normal

GB5L8 = GB5L7 & (Z2_data[3] & (!GB21L1) # !Z2_data[3] & !GB20L1);


--GB24L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00059|out_bit[0]~0
--operation mode is normal

GB24L1 = BB1_sum[13] & !BB1_sum[14] & (BB1_sum[15] $ Z2_data[0]) # !BB1_sum[13] & (BB1_sum[15] $ (Z2_data[0] & BB1_sum[14]));


--GB4L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1793
--operation mode is normal

GB4L2 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[2]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[2] # !BB1_sum[12]);


--GB4L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1794
--operation mode is normal

GB4L3 = GB4L2 & (Z2_data[1] & (!GB23L1) # !Z2_data[1] & !GB22L1);


--D1L56 is halfband_decim:hbd_i|comb~0
--operation mode is normal

D1L56 = decimator_strobe & (!D2_store_odd);


--D1L104 is halfband_decim:hbd_i|rd_addr2[0]~725
--operation mode is normal

D1L104 = D2_base_addr[0] $ !D2_phase[0];


--D1L95 is halfband_decim:hbd_i|rd_addr1[1]~694
--operation mode is normal

D1L95 = D2_base_addr[1] $ D2_phase[1] $ (D2_base_addr[0] & D2_phase[0]);


--D1L49 is halfband_decim:hbd_i|add~1570
--operation mode is normal

D1L49 = D2_base_addr[2] $ (D2_base_addr[0] # D2_base_addr[1]);


--D1L50 is halfband_decim:hbd_i|add~1571
--operation mode is normal

D1L50 = D2_base_addr[2] $ (D2_base_addr[0] & D2_base_addr[1]);


--D1L96 is halfband_decim:hbd_i|rd_addr1[2]~695
--operation mode is normal

D1L96 = D2_phase[2] $ (D2_phase[1] & D1L49 # !D2_phase[1] & (D1L50));


--D1L97 is halfband_decim:hbd_i|rd_addr1[2]~696
--operation mode is normal

D1L97 = D2_base_addr[2] $ D2_phase[2] $ (D2_base_addr[1] & D2_phase[1]);


--D1L98 is halfband_decim:hbd_i|rd_addr1[2]~697
--operation mode is normal

D1L98 = D2_phase[0] & D1L96 # !D2_phase[0] & (D1L97);


--D1L51 is halfband_decim:hbd_i|add~1572
--operation mode is normal

D1L51 = D2_base_addr[3] $ (D2_base_addr[2] # D2_base_addr[0] & D2_base_addr[1]);


--D1L52 is halfband_decim:hbd_i|add~1573
--operation mode is normal

D1L52 = D2_base_addr[3] $ (D2_base_addr[2] & (D2_base_addr[0] # D2_base_addr[1]));


--D1L53 is halfband_decim:hbd_i|add~1574
--operation mode is normal

D1L53 = D2_base_addr[3] $ (D2_base_addr[0] & D2_base_addr[1] & D2_base_addr[2]);


--D1L99 is halfband_decim:hbd_i|rd_addr1[3]~698
--operation mode is normal

D1L99 = D2_phase[2] & (D2_phase[1]) # !D2_phase[2] & (D2_phase[1] & D1L52 # !D2_phase[1] & (D1L53));


--D1L54 is halfband_decim:hbd_i|add~1575
--operation mode is normal

D1L54 = D2_base_addr[3] $ (D2_base_addr[0] # D2_base_addr[1] # D2_base_addr[2]);


--D1L100 is halfband_decim:hbd_i|rd_addr1[3]~699
--operation mode is normal

D1L100 = D2_phase[2] & (D1L99 & (D1L54) # !D1L99 & D1L51) # !D2_phase[2] & (D1L99);


--D1L55 is halfband_decim:hbd_i|add~1576
--operation mode is normal

D1L55 = D2_base_addr[3] $ (D2_base_addr[1] & D2_base_addr[2]);


--D1L101 is halfband_decim:hbd_i|rd_addr1[3]~700
--operation mode is normal

D1L101 = D2_phase[1] & (D2_phase[2]) # !D2_phase[1] & (D2_base_addr[3] $ (D2_base_addr[2] & D2_phase[2]));


--D1L102 is halfband_decim:hbd_i|rd_addr1[3]~701
--operation mode is normal

D1L102 = D2_phase[1] & (D1L101 & (D1L39) # !D1L101 & D1L55) # !D2_phase[1] & (D1L101);


--D1L103 is halfband_decim:hbd_i|rd_addr1[3]~702
--operation mode is normal

D1L103 = D2_phase[0] & D1L100 # !D2_phase[0] & (D1L102);


--D1L106 is halfband_decim:hbd_i|rd_addr2[1]~726
--operation mode is normal

D1L106 = D2_base_addr[1] $ D2_phase[1] $ (D2_phase[0] # !D2_base_addr[0]);


--D1L107 is halfband_decim:hbd_i|rd_addr2[2]~727
--operation mode is normal

D1L107 = D2_base_addr[2] $ D2_phase[2] $ (D2_phase[1] # !D2_base_addr[1]);


--D1L108 is halfband_decim:hbd_i|rd_addr2[2]~728
--operation mode is normal

D1L108 = D2_phase[2] $ (D2_phase[1] & !D1L50 # !D2_phase[1] & (!D1L49));


--D1L109 is halfband_decim:hbd_i|rd_addr2[2]~729
--operation mode is normal

D1L109 = D2_phase[0] & D1L107 # !D2_phase[0] & (D1L108);


--D1L111 is halfband_decim:hbd_i|rd_addr2[3]~730
--operation mode is normal

D1L111 = D2_phase[2] & (D2_phase[1]) # !D2_phase[2] & (D2_phase[1] & !D1L51 # !D2_phase[1] & (!D1L54));


--BB1L30 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~492
--operation mode is arithmetic

BB1L30_carry_eqn = BB1L33;
BB1L30 = NB4_q_b[14] $ NB3_q_b[14] $ !BB1L30_carry_eqn;

--BB1L31 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~494
--operation mode is arithmetic

BB1L31 = CARRY(NB4_q_b[14] & (NB3_q_b[14] # !BB1L33) # !NB4_q_b[14] & NB3_q_b[14] & !BB1L33);


--NB4_q_b[5] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[5]_PORT_A_data_in = C1_pipeline[3][33];
NB4_q_b[5]_PORT_A_data_in_reg = DFFE(NB4_q_b[5]_PORT_A_data_in, NB4_q_b[5]_clock_0, , , NB4_q_b[5]_clock_enable_0);
NB4_q_b[5]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[5]_PORT_A_address_reg = DFFE(NB4_q_b[5]_PORT_A_address, NB4_q_b[5]_clock_0, , , NB4_q_b[5]_clock_enable_0);
NB4_q_b[5]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[5]_PORT_B_address_reg = DFFE(NB4_q_b[5]_PORT_B_address, NB4_q_b[5]_clock_1, , , );
NB4_q_b[5]_PORT_A_write_enable = VCC;
NB4_q_b[5]_PORT_A_write_enable_reg = DFFE(NB4_q_b[5]_PORT_A_write_enable, NB4_q_b[5]_clock_0, , , NB4_q_b[5]_clock_enable_0);
NB4_q_b[5]_PORT_B_read_enable = VCC;
NB4_q_b[5]_PORT_B_read_enable_reg = DFFE(NB4_q_b[5]_PORT_B_read_enable, NB4_q_b[5]_clock_1, , , );
NB4_q_b[5]_clock_0 = clock;
NB4_q_b[5]_clock_1 = clock;
NB4_q_b[5]_clock_enable_0 = D1L56;
NB4_q_b[5]_PORT_B_data_out = MEMORY(NB4_q_b[5]_PORT_A_data_in_reg, , NB4_q_b[5]_PORT_A_address_reg, NB4_q_b[5]_PORT_B_address_reg, NB4_q_b[5]_PORT_A_write_enable_reg, NB4_q_b[5]_PORT_B_read_enable_reg, , , NB4_q_b[5]_clock_0, NB4_q_b[5]_clock_1, NB4_q_b[5]_clock_enable_0, , , );
NB4_q_b[5] = NB4_q_b[5]_PORT_B_data_out[0];


--NB3_q_b[5] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[5]_PORT_A_data_in = C1_pipeline[3][33];
NB3_q_b[5]_PORT_A_data_in_reg = DFFE(NB3_q_b[5]_PORT_A_data_in, NB3_q_b[5]_clock_0, , , NB3_q_b[5]_clock_enable_0);
NB3_q_b[5]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[5]_PORT_A_address_reg = DFFE(NB3_q_b[5]_PORT_A_address, NB3_q_b[5]_clock_0, , , NB3_q_b[5]_clock_enable_0);
NB3_q_b[5]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[5]_PORT_B_address_reg = DFFE(NB3_q_b[5]_PORT_B_address, NB3_q_b[5]_clock_1, , , );
NB3_q_b[5]_PORT_A_write_enable = VCC;
NB3_q_b[5]_PORT_A_write_enable_reg = DFFE(NB3_q_b[5]_PORT_A_write_enable, NB3_q_b[5]_clock_0, , , NB3_q_b[5]_clock_enable_0);
NB3_q_b[5]_PORT_B_read_enable = VCC;
NB3_q_b[5]_PORT_B_read_enable_reg = DFFE(NB3_q_b[5]_PORT_B_read_enable, NB3_q_b[5]_clock_1, , , );
NB3_q_b[5]_clock_0 = clock;
NB3_q_b[5]_clock_1 = clock;
NB3_q_b[5]_clock_enable_0 = D1L56;
NB3_q_b[5]_PORT_B_data_out = MEMORY(NB3_q_b[5]_PORT_A_data_in_reg, , NB3_q_b[5]_PORT_A_address_reg, NB3_q_b[5]_PORT_B_address_reg, NB3_q_b[5]_PORT_A_write_enable_reg, NB3_q_b[5]_PORT_B_read_enable_reg, , , NB3_q_b[5]_clock_0, NB3_q_b[5]_clock_1, NB3_q_b[5]_clock_enable_0, , , );
NB3_q_b[5] = NB3_q_b[5]_PORT_B_data_out[0];


--BB1L32 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~497
--operation mode is arithmetic

BB1L32_carry_eqn = BB1L27;
BB1L32 = NB4_q_b[13] $ NB3_q_b[13] $ BB1L32_carry_eqn;

--BB1L33 is halfband_decim:hbd_i|ram16_2sum:ram16_even|add~499
--operation mode is arithmetic

BB1L33 = CARRY(NB4_q_b[13] & !NB3_q_b[13] & !BB1L27 # !NB4_q_b[13] & (!BB1L27 # !NB3_q_b[13]));


--NB4_q_b[10] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[10]_PORT_A_data_in = C1_pipeline[3][38];
NB4_q_b[10]_PORT_A_data_in_reg = DFFE(NB4_q_b[10]_PORT_A_data_in, NB4_q_b[10]_clock_0, , , NB4_q_b[10]_clock_enable_0);
NB4_q_b[10]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[10]_PORT_A_address_reg = DFFE(NB4_q_b[10]_PORT_A_address, NB4_q_b[10]_clock_0, , , NB4_q_b[10]_clock_enable_0);
NB4_q_b[10]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[10]_PORT_B_address_reg = DFFE(NB4_q_b[10]_PORT_B_address, NB4_q_b[10]_clock_1, , , );
NB4_q_b[10]_PORT_A_write_enable = VCC;
NB4_q_b[10]_PORT_A_write_enable_reg = DFFE(NB4_q_b[10]_PORT_A_write_enable, NB4_q_b[10]_clock_0, , , NB4_q_b[10]_clock_enable_0);
NB4_q_b[10]_PORT_B_read_enable = VCC;
NB4_q_b[10]_PORT_B_read_enable_reg = DFFE(NB4_q_b[10]_PORT_B_read_enable, NB4_q_b[10]_clock_1, , , );
NB4_q_b[10]_clock_0 = clock;
NB4_q_b[10]_clock_1 = clock;
NB4_q_b[10]_clock_enable_0 = D1L56;
NB4_q_b[10]_PORT_B_data_out = MEMORY(NB4_q_b[10]_PORT_A_data_in_reg, , NB4_q_b[10]_PORT_A_address_reg, NB4_q_b[10]_PORT_B_address_reg, NB4_q_b[10]_PORT_A_write_enable_reg, NB4_q_b[10]_PORT_B_read_enable_reg, , , NB4_q_b[10]_clock_0, NB4_q_b[10]_clock_1, NB4_q_b[10]_clock_enable_0, , , );
NB4_q_b[10] = NB4_q_b[10]_PORT_B_data_out[0];


--NB3_q_b[10] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[10]_PORT_A_data_in = C1_pipeline[3][38];
NB3_q_b[10]_PORT_A_data_in_reg = DFFE(NB3_q_b[10]_PORT_A_data_in, NB3_q_b[10]_clock_0, , , NB3_q_b[10]_clock_enable_0);
NB3_q_b[10]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[10]_PORT_A_address_reg = DFFE(NB3_q_b[10]_PORT_A_address, NB3_q_b[10]_clock_0, , , NB3_q_b[10]_clock_enable_0);
NB3_q_b[10]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[10]_PORT_B_address_reg = DFFE(NB3_q_b[10]_PORT_B_address, NB3_q_b[10]_clock_1, , , );
NB3_q_b[10]_PORT_A_write_enable = VCC;
NB3_q_b[10]_PORT_A_write_enable_reg = DFFE(NB3_q_b[10]_PORT_A_write_enable, NB3_q_b[10]_clock_0, , , NB3_q_b[10]_clock_enable_0);
NB3_q_b[10]_PORT_B_read_enable = VCC;
NB3_q_b[10]_PORT_B_read_enable_reg = DFFE(NB3_q_b[10]_PORT_B_read_enable, NB3_q_b[10]_clock_1, , , );
NB3_q_b[10]_clock_0 = clock;
NB3_q_b[10]_clock_1 = clock;
NB3_q_b[10]_clock_enable_0 = D1L56;
NB3_q_b[10]_PORT_B_data_out = MEMORY(NB3_q_b[10]_PORT_A_data_in_reg, , NB3_q_b[10]_PORT_A_address_reg, NB3_q_b[10]_PORT_B_address_reg, NB3_q_b[10]_PORT_A_write_enable_reg, NB3_q_b[10]_PORT_B_read_enable_reg, , , NB3_q_b[10]_clock_0, NB3_q_b[10]_clock_1, NB3_q_b[10]_clock_enable_0, , , );
NB3_q_b[10] = NB3_q_b[10]_PORT_B_data_out[0];


--NB4_q_b[9] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[9]_PORT_A_data_in = C1_pipeline[3][37];
NB4_q_b[9]_PORT_A_data_in_reg = DFFE(NB4_q_b[9]_PORT_A_data_in, NB4_q_b[9]_clock_0, , , NB4_q_b[9]_clock_enable_0);
NB4_q_b[9]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[9]_PORT_A_address_reg = DFFE(NB4_q_b[9]_PORT_A_address, NB4_q_b[9]_clock_0, , , NB4_q_b[9]_clock_enable_0);
NB4_q_b[9]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[9]_PORT_B_address_reg = DFFE(NB4_q_b[9]_PORT_B_address, NB4_q_b[9]_clock_1, , , );
NB4_q_b[9]_PORT_A_write_enable = VCC;
NB4_q_b[9]_PORT_A_write_enable_reg = DFFE(NB4_q_b[9]_PORT_A_write_enable, NB4_q_b[9]_clock_0, , , NB4_q_b[9]_clock_enable_0);
NB4_q_b[9]_PORT_B_read_enable = VCC;
NB4_q_b[9]_PORT_B_read_enable_reg = DFFE(NB4_q_b[9]_PORT_B_read_enable, NB4_q_b[9]_clock_1, , , );
NB4_q_b[9]_clock_0 = clock;
NB4_q_b[9]_clock_1 = clock;
NB4_q_b[9]_clock_enable_0 = D1L56;
NB4_q_b[9]_PORT_B_data_out = MEMORY(NB4_q_b[9]_PORT_A_data_in_reg, , NB4_q_b[9]_PORT_A_address_reg, NB4_q_b[9]_PORT_B_address_reg, NB4_q_b[9]_PORT_A_write_enable_reg, NB4_q_b[9]_PORT_B_read_enable_reg, , , NB4_q_b[9]_clock_0, NB4_q_b[9]_clock_1, NB4_q_b[9]_clock_enable_0, , , );
NB4_q_b[9] = NB4_q_b[9]_PORT_B_data_out[0];


--NB3_q_b[9] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[9]_PORT_A_data_in = C1_pipeline[3][37];
NB3_q_b[9]_PORT_A_data_in_reg = DFFE(NB3_q_b[9]_PORT_A_data_in, NB3_q_b[9]_clock_0, , , NB3_q_b[9]_clock_enable_0);
NB3_q_b[9]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[9]_PORT_A_address_reg = DFFE(NB3_q_b[9]_PORT_A_address, NB3_q_b[9]_clock_0, , , NB3_q_b[9]_clock_enable_0);
NB3_q_b[9]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[9]_PORT_B_address_reg = DFFE(NB3_q_b[9]_PORT_B_address, NB3_q_b[9]_clock_1, , , );
NB3_q_b[9]_PORT_A_write_enable = VCC;
NB3_q_b[9]_PORT_A_write_enable_reg = DFFE(NB3_q_b[9]_PORT_A_write_enable, NB3_q_b[9]_clock_0, , , NB3_q_b[9]_clock_enable_0);
NB3_q_b[9]_PORT_B_read_enable = VCC;
NB3_q_b[9]_PORT_B_read_enable_reg = DFFE(NB3_q_b[9]_PORT_B_read_enable, NB3_q_b[9]_clock_1, , , );
NB3_q_b[9]_clock_0 = clock;
NB3_q_b[9]_clock_1 = clock;
NB3_q_b[9]_clock_enable_0 = D1L56;
NB3_q_b[9]_PORT_B_data_out = MEMORY(NB3_q_b[9]_PORT_A_data_in_reg, , NB3_q_b[9]_PORT_A_address_reg, NB3_q_b[9]_PORT_B_address_reg, NB3_q_b[9]_PORT_A_write_enable_reg, NB3_q_b[9]_PORT_B_read_enable_reg, , , NB3_q_b[9]_clock_0, NB3_q_b[9]_clock_1, NB3_q_b[9]_clock_enable_0, , , );
NB3_q_b[9] = NB3_q_b[9]_PORT_B_data_out[0];


--NB4_q_b[12] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[12]_PORT_A_data_in = C1_pipeline[3][40];
NB4_q_b[12]_PORT_A_data_in_reg = DFFE(NB4_q_b[12]_PORT_A_data_in, NB4_q_b[12]_clock_0, , , NB4_q_b[12]_clock_enable_0);
NB4_q_b[12]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[12]_PORT_A_address_reg = DFFE(NB4_q_b[12]_PORT_A_address, NB4_q_b[12]_clock_0, , , NB4_q_b[12]_clock_enable_0);
NB4_q_b[12]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[12]_PORT_B_address_reg = DFFE(NB4_q_b[12]_PORT_B_address, NB4_q_b[12]_clock_1, , , );
NB4_q_b[12]_PORT_A_write_enable = VCC;
NB4_q_b[12]_PORT_A_write_enable_reg = DFFE(NB4_q_b[12]_PORT_A_write_enable, NB4_q_b[12]_clock_0, , , NB4_q_b[12]_clock_enable_0);
NB4_q_b[12]_PORT_B_read_enable = VCC;
NB4_q_b[12]_PORT_B_read_enable_reg = DFFE(NB4_q_b[12]_PORT_B_read_enable, NB4_q_b[12]_clock_1, , , );
NB4_q_b[12]_clock_0 = clock;
NB4_q_b[12]_clock_1 = clock;
NB4_q_b[12]_clock_enable_0 = D1L56;
NB4_q_b[12]_PORT_B_data_out = MEMORY(NB4_q_b[12]_PORT_A_data_in_reg, , NB4_q_b[12]_PORT_A_address_reg, NB4_q_b[12]_PORT_B_address_reg, NB4_q_b[12]_PORT_A_write_enable_reg, NB4_q_b[12]_PORT_B_read_enable_reg, , , NB4_q_b[12]_clock_0, NB4_q_b[12]_clock_1, NB4_q_b[12]_clock_enable_0, , , );
NB4_q_b[12] = NB4_q_b[12]_PORT_B_data_out[0];


--NB3_q_b[12] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[12]_PORT_A_data_in = C1_pipeline[3][40];
NB3_q_b[12]_PORT_A_data_in_reg = DFFE(NB3_q_b[12]_PORT_A_data_in, NB3_q_b[12]_clock_0, , , NB3_q_b[12]_clock_enable_0);
NB3_q_b[12]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[12]_PORT_A_address_reg = DFFE(NB3_q_b[12]_PORT_A_address, NB3_q_b[12]_clock_0, , , NB3_q_b[12]_clock_enable_0);
NB3_q_b[12]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[12]_PORT_B_address_reg = DFFE(NB3_q_b[12]_PORT_B_address, NB3_q_b[12]_clock_1, , , );
NB3_q_b[12]_PORT_A_write_enable = VCC;
NB3_q_b[12]_PORT_A_write_enable_reg = DFFE(NB3_q_b[12]_PORT_A_write_enable, NB3_q_b[12]_clock_0, , , NB3_q_b[12]_clock_enable_0);
NB3_q_b[12]_PORT_B_read_enable = VCC;
NB3_q_b[12]_PORT_B_read_enable_reg = DFFE(NB3_q_b[12]_PORT_B_read_enable, NB3_q_b[12]_clock_1, , , );
NB3_q_b[12]_clock_0 = clock;
NB3_q_b[12]_clock_1 = clock;
NB3_q_b[12]_clock_enable_0 = D1L56;
NB3_q_b[12]_PORT_B_data_out = MEMORY(NB3_q_b[12]_PORT_A_data_in_reg, , NB3_q_b[12]_PORT_A_address_reg, NB3_q_b[12]_PORT_B_address_reg, NB3_q_b[12]_PORT_A_write_enable_reg, NB3_q_b[12]_PORT_B_read_enable_reg, , , NB3_q_b[12]_clock_0, NB3_q_b[12]_clock_1, NB3_q_b[12]_clock_enable_0, , , );
NB3_q_b[12] = NB3_q_b[12]_PORT_B_data_out[0];


--NB4_q_b[11] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[11]_PORT_A_data_in = C1_pipeline[3][39];
NB4_q_b[11]_PORT_A_data_in_reg = DFFE(NB4_q_b[11]_PORT_A_data_in, NB4_q_b[11]_clock_0, , , NB4_q_b[11]_clock_enable_0);
NB4_q_b[11]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[11]_PORT_A_address_reg = DFFE(NB4_q_b[11]_PORT_A_address, NB4_q_b[11]_clock_0, , , NB4_q_b[11]_clock_enable_0);
NB4_q_b[11]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[11]_PORT_B_address_reg = DFFE(NB4_q_b[11]_PORT_B_address, NB4_q_b[11]_clock_1, , , );
NB4_q_b[11]_PORT_A_write_enable = VCC;
NB4_q_b[11]_PORT_A_write_enable_reg = DFFE(NB4_q_b[11]_PORT_A_write_enable, NB4_q_b[11]_clock_0, , , NB4_q_b[11]_clock_enable_0);
NB4_q_b[11]_PORT_B_read_enable = VCC;
NB4_q_b[11]_PORT_B_read_enable_reg = DFFE(NB4_q_b[11]_PORT_B_read_enable, NB4_q_b[11]_clock_1, , , );
NB4_q_b[11]_clock_0 = clock;
NB4_q_b[11]_clock_1 = clock;
NB4_q_b[11]_clock_enable_0 = D1L56;
NB4_q_b[11]_PORT_B_data_out = MEMORY(NB4_q_b[11]_PORT_A_data_in_reg, , NB4_q_b[11]_PORT_A_address_reg, NB4_q_b[11]_PORT_B_address_reg, NB4_q_b[11]_PORT_A_write_enable_reg, NB4_q_b[11]_PORT_B_read_enable_reg, , , NB4_q_b[11]_clock_0, NB4_q_b[11]_clock_1, NB4_q_b[11]_clock_enable_0, , , );
NB4_q_b[11] = NB4_q_b[11]_PORT_B_data_out[0];


--NB3_q_b[11] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[11]_PORT_A_data_in = C1_pipeline[3][39];
NB3_q_b[11]_PORT_A_data_in_reg = DFFE(NB3_q_b[11]_PORT_A_data_in, NB3_q_b[11]_clock_0, , , NB3_q_b[11]_clock_enable_0);
NB3_q_b[11]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[11]_PORT_A_address_reg = DFFE(NB3_q_b[11]_PORT_A_address, NB3_q_b[11]_clock_0, , , NB3_q_b[11]_clock_enable_0);
NB3_q_b[11]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[11]_PORT_B_address_reg = DFFE(NB3_q_b[11]_PORT_B_address, NB3_q_b[11]_clock_1, , , );
NB3_q_b[11]_PORT_A_write_enable = VCC;
NB3_q_b[11]_PORT_A_write_enable_reg = DFFE(NB3_q_b[11]_PORT_A_write_enable, NB3_q_b[11]_clock_0, , , NB3_q_b[11]_clock_enable_0);
NB3_q_b[11]_PORT_B_read_enable = VCC;
NB3_q_b[11]_PORT_B_read_enable_reg = DFFE(NB3_q_b[11]_PORT_B_read_enable, NB3_q_b[11]_clock_1, , , );
NB3_q_b[11]_clock_0 = clock;
NB3_q_b[11]_clock_1 = clock;
NB3_q_b[11]_clock_enable_0 = D1L56;
NB3_q_b[11]_PORT_B_data_out = MEMORY(NB3_q_b[11]_PORT_A_data_in_reg, , NB3_q_b[11]_PORT_A_address_reg, NB3_q_b[11]_PORT_B_address_reg, NB3_q_b[11]_PORT_A_write_enable_reg, NB3_q_b[11]_PORT_B_read_enable_reg, , , NB3_q_b[11]_clock_0, NB3_q_b[11]_clock_1, NB3_q_b[11]_clock_enable_0, , , );
NB3_q_b[11] = NB3_q_b[11]_PORT_B_data_out[0];


--C1_differentiator[0][29] is cic_decim:cic_decim_i|differentiator[0][29]
--operation mode is normal

C1_differentiator[0][29]_lut_out = clk_enable & C1_sampler[29];
C1_differentiator[0][29] = DFFEAS(C1_differentiator[0][29]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[29] is cic_decim:cic_decim_i|sampler[29]
--operation mode is normal

C1_sampler[29]_lut_out = C1_integrator[3][29] & clk_enable;
C1_sampler[29] = DFFEAS(C1_sampler[29]_lut_out, clock, VCC, , C2L760, , , , );


--HB1L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|_~2
--operation mode is normal

HB1L2 = GB1L15 $ (!GB25L2 & BB1_sum[15] & GB1L14);


--GB13L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~58
--operation mode is normal

GB13L1 = BB1_sum[1] & !BB1_sum[2] & (BB1_sum[3] $ Z2_data[13]) # !BB1_sum[1] & BB1_sum[2] & (BB1_sum[3] $ Z2_data[13]);


--GB9L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~1935
--operation mode is normal

GB9L26 = !GB13L1 & (Z2_data[12] & (!GB9L1) # !Z2_data[12] & !GB12L1);


--GB8L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1809
--operation mode is normal

GB8L21 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[11]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[11] # !BB1_sum[4]);


--GB8L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1810
--operation mode is normal

GB8L22 = GB8L21 & (Z2_data[10] & (!GB8L1) # !Z2_data[10] & !GB14L1);


--GB7L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~1927
--operation mode is normal

GB7L17 = BB1_sum[7] & (Z2_data[9] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[9]);


--GB7L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~1928
--operation mode is normal

GB7L18 = GB7L17 & (Z2_data[8] & (!GB17L1) # !Z2_data[8] & !GB16L1);


--GB6L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1802
--operation mode is normal

GB6L13 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[7]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[7] # !BB1_sum[8]);


--GB6L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1803
--operation mode is normal

GB6L14 = GB6L13 & (Z2_data[6] & (!GB6L1) # !Z2_data[6] & !GB18L1);


--GB5L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~1923
--operation mode is normal

GB5L9 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[5]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[5] # !BB1_sum[10]);


--GB5L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~1924
--operation mode is normal

GB5L10 = GB5L9 & (Z2_data[4] & (!GB21L1) # !Z2_data[4] & !GB20L1);


--GB4L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1795
--operation mode is normal

GB4L4 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[3]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[3] # !BB1_sum[12]);


--GB4L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1796
--operation mode is normal

GB4L5 = GB4L4 & (Z2_data[2] & (!GB23L1) # !Z2_data[2] & !GB22L1);


--GB3L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~1913
--operation mode is normal

GB3L1 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[1]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[1] # !BB1_sum[14]);


--GB3L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~1914
--operation mode is normal

GB3L2 = GB3L1 & (Z2_data[0] & (!GB25L1) # !Z2_data[0] & !GB25L3);


--C2_differentiator[0][28] is cic_decim:cic_decim_q|differentiator[0][28]
--operation mode is normal

C2_differentiator[0][28]_lut_out = clk_enable & C2_sampler[28];
C2_differentiator[0][28] = DFFEAS(C2_differentiator[0][28]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[28] is cic_decim:cic_decim_q|sampler[28]
--operation mode is normal

C2_sampler[28]_lut_out = C2_integrator[3][28] & clk_enable;
C2_sampler[28] = DFFEAS(C2_sampler[28]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][27] is cic_decim:cic_decim_q|pipeline[0][27]
--operation mode is arithmetic

C2_pipeline[0][27]_carry_eqn = C2L588;
C2_pipeline[0][27]_lut_out = C2_differentiator[0][27] $ C2_sampler[27] $ !C2_pipeline[0][27]_carry_eqn;
C2_pipeline[0][27] = DFFEAS(C2_pipeline[0][27]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L590 is cic_decim:cic_decim_q|pipeline[0][27]~2491
--operation mode is arithmetic

C2L590 = CARRY(C2_differentiator[0][27] & (!C2L588 # !C2_sampler[27]) # !C2_differentiator[0][27] & !C2_sampler[27] & !C2L588);


--C2_differentiator[1][27] is cic_decim:cic_decim_q|differentiator[1][27]
--operation mode is normal

C2_differentiator[1][27]_lut_out = C2_pipeline[0][27] & clk_enable;
C2_differentiator[1][27] = DFFEAS(C2_differentiator[1][27]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][26] is cic_decim:cic_decim_q|pipeline[1][26]
--operation mode is arithmetic

C2_pipeline[1][26]_carry_eqn = C2L674;
C2_pipeline[1][26]_lut_out = C2_differentiator[1][26] $ C2_pipeline[0][26] $ C2_pipeline[1][26]_carry_eqn;
C2_pipeline[1][26] = DFFEAS(C2_pipeline[1][26]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L676 is cic_decim:cic_decim_q|pipeline[1][26]~2495
--operation mode is arithmetic

C2L676 = CARRY(C2_differentiator[1][26] & C2_pipeline[0][26] & !C2L674 # !C2_differentiator[1][26] & (C2_pipeline[0][26] # !C2L674));


--C2_differentiator[2][26] is cic_decim:cic_decim_q|differentiator[2][26]
--operation mode is normal

C2_differentiator[2][26]_lut_out = C2_pipeline[1][26] & clk_enable;
C2_differentiator[2][26] = DFFEAS(C2_differentiator[2][26]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][25] is cic_decim:cic_decim_q|pipeline[2][25]
--operation mode is arithmetic

C2_pipeline[2][25]_carry_eqn = C2L761;
C2_pipeline[2][25]_lut_out = C2_differentiator[2][25] $ C2_pipeline[1][25] $ !C2_pipeline[2][25]_carry_eqn;
C2_pipeline[2][25] = DFFEAS(C2_pipeline[2][25]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L763 is cic_decim:cic_decim_q|pipeline[2][25]~2499
--operation mode is arithmetic

C2L763 = CARRY(C2_differentiator[2][25] & (!C2L761 # !C2_pipeline[1][25]) # !C2_differentiator[2][25] & !C2_pipeline[1][25] & !C2L761);


--C2_differentiator[3][25] is cic_decim:cic_decim_q|differentiator[3][25]
--operation mode is normal

C2_differentiator[3][25]_lut_out = C2_pipeline[2][25] & clk_enable;
C2_differentiator[3][25] = DFFEAS(C2_differentiator[3][25]_lut_out, clock, VCC, , C2L760, , , , );


--C2L805 is cic_decim:cic_decim_q|pipeline[3][28]~2504
--operation mode is arithmetic

C2L805 = CARRY(C2_differentiator[3][24] & C2_pipeline[2][24] & !C2L806 # !C2_differentiator[3][24] & (C2_pipeline[2][24] # !C2L806));


--GB34L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~1933
--operation mode is normal

GB34L24 = BB2_sum[1] & (BB2_sum[2] # BB2_sum[3] $ !Z2_data[12]) # !BB2_sum[1] & (BB2_sum[3] $ !Z2_data[12] # !BB2_sum[2]);


--GB34L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~1934
--operation mode is normal

GB34L25 = GB34L24 & (Z2_data[11] & (!GB34L1) # !Z2_data[11] & !GB37L1);


--GB33L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1807
--operation mode is normal

GB33L19 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[10]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[10] # !BB2_sum[4]);


--GB33L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1808
--operation mode is normal

GB33L20 = GB33L19 & (Z2_data[9] & (!GB33L1) # !Z2_data[9] & !GB39L1);


--GB32L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~1902
--operation mode is normal

GB32L15 = BB2_sum[7] & (Z2_data[8] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[8]);


--GB32L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~1903
--operation mode is normal

GB32L16 = GB32L15 & (Z2_data[7] & (!GB42L1) # !Z2_data[7] & !GB41L1);


--GB31L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1800
--operation mode is normal

GB31L12 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[6]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[6] # !BB2_sum[8]);


--GB31L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1801
--operation mode is normal

GB31L13 = GB31L12 & (Z2_data[5] & (!GB31L1) # !Z2_data[5] & !GB43L1);


--GB30L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~1913
--operation mode is normal

GB30L8 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[4]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[4] # !BB2_sum[10]);


--GB30L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~1914
--operation mode is normal

GB30L9 = GB30L8 & (Z2_data[3] & (!GB46L1) # !Z2_data[3] & !GB45L1);


--GB49L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00059|out_bit[0]~0
--operation mode is normal

GB49L1 = BB2_sum[13] & !BB2_sum[14] & (BB2_sum[15] $ Z2_data[0]) # !BB2_sum[13] & (BB2_sum[15] $ (Z2_data[0] & BB2_sum[14]));


--GB29L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1793
--operation mode is normal

GB29L2 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[2]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[2] # !BB2_sum[12]);


--GB29L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1794
--operation mode is normal

GB29L3 = GB29L2 & (Z2_data[1] & (!GB48L1) # !Z2_data[1] & !GB47L1);


--BB2L30 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~492
--operation mode is arithmetic

BB2L30_carry_eqn = BB2L33;
BB2L30 = NB6_q_b[14] $ NB5_q_b[14] $ !BB2L30_carry_eqn;

--BB2L31 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~494
--operation mode is arithmetic

BB2L31 = CARRY(NB6_q_b[14] & (NB5_q_b[14] # !BB2L33) # !NB6_q_b[14] & NB5_q_b[14] & !BB2L33);


--NB6_q_b[5] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[5]_PORT_A_data_in = C2_pipeline[3][33];
NB6_q_b[5]_PORT_A_data_in_reg = DFFE(NB6_q_b[5]_PORT_A_data_in, NB6_q_b[5]_clock_0, , , NB6_q_b[5]_clock_enable_0);
NB6_q_b[5]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[5]_PORT_A_address_reg = DFFE(NB6_q_b[5]_PORT_A_address, NB6_q_b[5]_clock_0, , , NB6_q_b[5]_clock_enable_0);
NB6_q_b[5]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[5]_PORT_B_address_reg = DFFE(NB6_q_b[5]_PORT_B_address, NB6_q_b[5]_clock_1, , , );
NB6_q_b[5]_PORT_A_write_enable = VCC;
NB6_q_b[5]_PORT_A_write_enable_reg = DFFE(NB6_q_b[5]_PORT_A_write_enable, NB6_q_b[5]_clock_0, , , NB6_q_b[5]_clock_enable_0);
NB6_q_b[5]_PORT_B_read_enable = VCC;
NB6_q_b[5]_PORT_B_read_enable_reg = DFFE(NB6_q_b[5]_PORT_B_read_enable, NB6_q_b[5]_clock_1, , , );
NB6_q_b[5]_clock_0 = clock;
NB6_q_b[5]_clock_1 = clock;
NB6_q_b[5]_clock_enable_0 = D1L56;
NB6_q_b[5]_PORT_B_data_out = MEMORY(NB6_q_b[5]_PORT_A_data_in_reg, , NB6_q_b[5]_PORT_A_address_reg, NB6_q_b[5]_PORT_B_address_reg, NB6_q_b[5]_PORT_A_write_enable_reg, NB6_q_b[5]_PORT_B_read_enable_reg, , , NB6_q_b[5]_clock_0, NB6_q_b[5]_clock_1, NB6_q_b[5]_clock_enable_0, , , );
NB6_q_b[5] = NB6_q_b[5]_PORT_B_data_out[0];


--NB5_q_b[5] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[5]_PORT_A_data_in = C2_pipeline[3][33];
NB5_q_b[5]_PORT_A_data_in_reg = DFFE(NB5_q_b[5]_PORT_A_data_in, NB5_q_b[5]_clock_0, , , NB5_q_b[5]_clock_enable_0);
NB5_q_b[5]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[5]_PORT_A_address_reg = DFFE(NB5_q_b[5]_PORT_A_address, NB5_q_b[5]_clock_0, , , NB5_q_b[5]_clock_enable_0);
NB5_q_b[5]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[5]_PORT_B_address_reg = DFFE(NB5_q_b[5]_PORT_B_address, NB5_q_b[5]_clock_1, , , );
NB5_q_b[5]_PORT_A_write_enable = VCC;
NB5_q_b[5]_PORT_A_write_enable_reg = DFFE(NB5_q_b[5]_PORT_A_write_enable, NB5_q_b[5]_clock_0, , , NB5_q_b[5]_clock_enable_0);
NB5_q_b[5]_PORT_B_read_enable = VCC;
NB5_q_b[5]_PORT_B_read_enable_reg = DFFE(NB5_q_b[5]_PORT_B_read_enable, NB5_q_b[5]_clock_1, , , );
NB5_q_b[5]_clock_0 = clock;
NB5_q_b[5]_clock_1 = clock;
NB5_q_b[5]_clock_enable_0 = D1L56;
NB5_q_b[5]_PORT_B_data_out = MEMORY(NB5_q_b[5]_PORT_A_data_in_reg, , NB5_q_b[5]_PORT_A_address_reg, NB5_q_b[5]_PORT_B_address_reg, NB5_q_b[5]_PORT_A_write_enable_reg, NB5_q_b[5]_PORT_B_read_enable_reg, , , NB5_q_b[5]_clock_0, NB5_q_b[5]_clock_1, NB5_q_b[5]_clock_enable_0, , , );
NB5_q_b[5] = NB5_q_b[5]_PORT_B_data_out[0];


--BB2L32 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~497
--operation mode is arithmetic

BB2L32_carry_eqn = BB2L27;
BB2L32 = NB6_q_b[13] $ NB5_q_b[13] $ BB2L32_carry_eqn;

--BB2L33 is halfband_decim:hbd_q|ram16_2sum:ram16_even|add~499
--operation mode is arithmetic

BB2L33 = CARRY(NB6_q_b[13] & !NB5_q_b[13] & !BB2L27 # !NB6_q_b[13] & (!BB2L27 # !NB5_q_b[13]));


--NB6_q_b[10] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[10]_PORT_A_data_in = C2_pipeline[3][38];
NB6_q_b[10]_PORT_A_data_in_reg = DFFE(NB6_q_b[10]_PORT_A_data_in, NB6_q_b[10]_clock_0, , , NB6_q_b[10]_clock_enable_0);
NB6_q_b[10]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[10]_PORT_A_address_reg = DFFE(NB6_q_b[10]_PORT_A_address, NB6_q_b[10]_clock_0, , , NB6_q_b[10]_clock_enable_0);
NB6_q_b[10]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[10]_PORT_B_address_reg = DFFE(NB6_q_b[10]_PORT_B_address, NB6_q_b[10]_clock_1, , , );
NB6_q_b[10]_PORT_A_write_enable = VCC;
NB6_q_b[10]_PORT_A_write_enable_reg = DFFE(NB6_q_b[10]_PORT_A_write_enable, NB6_q_b[10]_clock_0, , , NB6_q_b[10]_clock_enable_0);
NB6_q_b[10]_PORT_B_read_enable = VCC;
NB6_q_b[10]_PORT_B_read_enable_reg = DFFE(NB6_q_b[10]_PORT_B_read_enable, NB6_q_b[10]_clock_1, , , );
NB6_q_b[10]_clock_0 = clock;
NB6_q_b[10]_clock_1 = clock;
NB6_q_b[10]_clock_enable_0 = D1L56;
NB6_q_b[10]_PORT_B_data_out = MEMORY(NB6_q_b[10]_PORT_A_data_in_reg, , NB6_q_b[10]_PORT_A_address_reg, NB6_q_b[10]_PORT_B_address_reg, NB6_q_b[10]_PORT_A_write_enable_reg, NB6_q_b[10]_PORT_B_read_enable_reg, , , NB6_q_b[10]_clock_0, NB6_q_b[10]_clock_1, NB6_q_b[10]_clock_enable_0, , , );
NB6_q_b[10] = NB6_q_b[10]_PORT_B_data_out[0];


--NB5_q_b[10] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[10]_PORT_A_data_in = C2_pipeline[3][38];
NB5_q_b[10]_PORT_A_data_in_reg = DFFE(NB5_q_b[10]_PORT_A_data_in, NB5_q_b[10]_clock_0, , , NB5_q_b[10]_clock_enable_0);
NB5_q_b[10]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[10]_PORT_A_address_reg = DFFE(NB5_q_b[10]_PORT_A_address, NB5_q_b[10]_clock_0, , , NB5_q_b[10]_clock_enable_0);
NB5_q_b[10]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[10]_PORT_B_address_reg = DFFE(NB5_q_b[10]_PORT_B_address, NB5_q_b[10]_clock_1, , , );
NB5_q_b[10]_PORT_A_write_enable = VCC;
NB5_q_b[10]_PORT_A_write_enable_reg = DFFE(NB5_q_b[10]_PORT_A_write_enable, NB5_q_b[10]_clock_0, , , NB5_q_b[10]_clock_enable_0);
NB5_q_b[10]_PORT_B_read_enable = VCC;
NB5_q_b[10]_PORT_B_read_enable_reg = DFFE(NB5_q_b[10]_PORT_B_read_enable, NB5_q_b[10]_clock_1, , , );
NB5_q_b[10]_clock_0 = clock;
NB5_q_b[10]_clock_1 = clock;
NB5_q_b[10]_clock_enable_0 = D1L56;
NB5_q_b[10]_PORT_B_data_out = MEMORY(NB5_q_b[10]_PORT_A_data_in_reg, , NB5_q_b[10]_PORT_A_address_reg, NB5_q_b[10]_PORT_B_address_reg, NB5_q_b[10]_PORT_A_write_enable_reg, NB5_q_b[10]_PORT_B_read_enable_reg, , , NB5_q_b[10]_clock_0, NB5_q_b[10]_clock_1, NB5_q_b[10]_clock_enable_0, , , );
NB5_q_b[10] = NB5_q_b[10]_PORT_B_data_out[0];


--NB6_q_b[9] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[9]_PORT_A_data_in = C2_pipeline[3][37];
NB6_q_b[9]_PORT_A_data_in_reg = DFFE(NB6_q_b[9]_PORT_A_data_in, NB6_q_b[9]_clock_0, , , NB6_q_b[9]_clock_enable_0);
NB6_q_b[9]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[9]_PORT_A_address_reg = DFFE(NB6_q_b[9]_PORT_A_address, NB6_q_b[9]_clock_0, , , NB6_q_b[9]_clock_enable_0);
NB6_q_b[9]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[9]_PORT_B_address_reg = DFFE(NB6_q_b[9]_PORT_B_address, NB6_q_b[9]_clock_1, , , );
NB6_q_b[9]_PORT_A_write_enable = VCC;
NB6_q_b[9]_PORT_A_write_enable_reg = DFFE(NB6_q_b[9]_PORT_A_write_enable, NB6_q_b[9]_clock_0, , , NB6_q_b[9]_clock_enable_0);
NB6_q_b[9]_PORT_B_read_enable = VCC;
NB6_q_b[9]_PORT_B_read_enable_reg = DFFE(NB6_q_b[9]_PORT_B_read_enable, NB6_q_b[9]_clock_1, , , );
NB6_q_b[9]_clock_0 = clock;
NB6_q_b[9]_clock_1 = clock;
NB6_q_b[9]_clock_enable_0 = D1L56;
NB6_q_b[9]_PORT_B_data_out = MEMORY(NB6_q_b[9]_PORT_A_data_in_reg, , NB6_q_b[9]_PORT_A_address_reg, NB6_q_b[9]_PORT_B_address_reg, NB6_q_b[9]_PORT_A_write_enable_reg, NB6_q_b[9]_PORT_B_read_enable_reg, , , NB6_q_b[9]_clock_0, NB6_q_b[9]_clock_1, NB6_q_b[9]_clock_enable_0, , , );
NB6_q_b[9] = NB6_q_b[9]_PORT_B_data_out[0];


--NB5_q_b[9] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[9]_PORT_A_data_in = C2_pipeline[3][37];
NB5_q_b[9]_PORT_A_data_in_reg = DFFE(NB5_q_b[9]_PORT_A_data_in, NB5_q_b[9]_clock_0, , , NB5_q_b[9]_clock_enable_0);
NB5_q_b[9]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[9]_PORT_A_address_reg = DFFE(NB5_q_b[9]_PORT_A_address, NB5_q_b[9]_clock_0, , , NB5_q_b[9]_clock_enable_0);
NB5_q_b[9]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[9]_PORT_B_address_reg = DFFE(NB5_q_b[9]_PORT_B_address, NB5_q_b[9]_clock_1, , , );
NB5_q_b[9]_PORT_A_write_enable = VCC;
NB5_q_b[9]_PORT_A_write_enable_reg = DFFE(NB5_q_b[9]_PORT_A_write_enable, NB5_q_b[9]_clock_0, , , NB5_q_b[9]_clock_enable_0);
NB5_q_b[9]_PORT_B_read_enable = VCC;
NB5_q_b[9]_PORT_B_read_enable_reg = DFFE(NB5_q_b[9]_PORT_B_read_enable, NB5_q_b[9]_clock_1, , , );
NB5_q_b[9]_clock_0 = clock;
NB5_q_b[9]_clock_1 = clock;
NB5_q_b[9]_clock_enable_0 = D1L56;
NB5_q_b[9]_PORT_B_data_out = MEMORY(NB5_q_b[9]_PORT_A_data_in_reg, , NB5_q_b[9]_PORT_A_address_reg, NB5_q_b[9]_PORT_B_address_reg, NB5_q_b[9]_PORT_A_write_enable_reg, NB5_q_b[9]_PORT_B_read_enable_reg, , , NB5_q_b[9]_clock_0, NB5_q_b[9]_clock_1, NB5_q_b[9]_clock_enable_0, , , );
NB5_q_b[9] = NB5_q_b[9]_PORT_B_data_out[0];


--NB6_q_b[12] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[12]_PORT_A_data_in = C2_pipeline[3][40];
NB6_q_b[12]_PORT_A_data_in_reg = DFFE(NB6_q_b[12]_PORT_A_data_in, NB6_q_b[12]_clock_0, , , NB6_q_b[12]_clock_enable_0);
NB6_q_b[12]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[12]_PORT_A_address_reg = DFFE(NB6_q_b[12]_PORT_A_address, NB6_q_b[12]_clock_0, , , NB6_q_b[12]_clock_enable_0);
NB6_q_b[12]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[12]_PORT_B_address_reg = DFFE(NB6_q_b[12]_PORT_B_address, NB6_q_b[12]_clock_1, , , );
NB6_q_b[12]_PORT_A_write_enable = VCC;
NB6_q_b[12]_PORT_A_write_enable_reg = DFFE(NB6_q_b[12]_PORT_A_write_enable, NB6_q_b[12]_clock_0, , , NB6_q_b[12]_clock_enable_0);
NB6_q_b[12]_PORT_B_read_enable = VCC;
NB6_q_b[12]_PORT_B_read_enable_reg = DFFE(NB6_q_b[12]_PORT_B_read_enable, NB6_q_b[12]_clock_1, , , );
NB6_q_b[12]_clock_0 = clock;
NB6_q_b[12]_clock_1 = clock;
NB6_q_b[12]_clock_enable_0 = D1L56;
NB6_q_b[12]_PORT_B_data_out = MEMORY(NB6_q_b[12]_PORT_A_data_in_reg, , NB6_q_b[12]_PORT_A_address_reg, NB6_q_b[12]_PORT_B_address_reg, NB6_q_b[12]_PORT_A_write_enable_reg, NB6_q_b[12]_PORT_B_read_enable_reg, , , NB6_q_b[12]_clock_0, NB6_q_b[12]_clock_1, NB6_q_b[12]_clock_enable_0, , , );
NB6_q_b[12] = NB6_q_b[12]_PORT_B_data_out[0];


--NB5_q_b[12] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[12]_PORT_A_data_in = C2_pipeline[3][40];
NB5_q_b[12]_PORT_A_data_in_reg = DFFE(NB5_q_b[12]_PORT_A_data_in, NB5_q_b[12]_clock_0, , , NB5_q_b[12]_clock_enable_0);
NB5_q_b[12]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[12]_PORT_A_address_reg = DFFE(NB5_q_b[12]_PORT_A_address, NB5_q_b[12]_clock_0, , , NB5_q_b[12]_clock_enable_0);
NB5_q_b[12]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[12]_PORT_B_address_reg = DFFE(NB5_q_b[12]_PORT_B_address, NB5_q_b[12]_clock_1, , , );
NB5_q_b[12]_PORT_A_write_enable = VCC;
NB5_q_b[12]_PORT_A_write_enable_reg = DFFE(NB5_q_b[12]_PORT_A_write_enable, NB5_q_b[12]_clock_0, , , NB5_q_b[12]_clock_enable_0);
NB5_q_b[12]_PORT_B_read_enable = VCC;
NB5_q_b[12]_PORT_B_read_enable_reg = DFFE(NB5_q_b[12]_PORT_B_read_enable, NB5_q_b[12]_clock_1, , , );
NB5_q_b[12]_clock_0 = clock;
NB5_q_b[12]_clock_1 = clock;
NB5_q_b[12]_clock_enable_0 = D1L56;
NB5_q_b[12]_PORT_B_data_out = MEMORY(NB5_q_b[12]_PORT_A_data_in_reg, , NB5_q_b[12]_PORT_A_address_reg, NB5_q_b[12]_PORT_B_address_reg, NB5_q_b[12]_PORT_A_write_enable_reg, NB5_q_b[12]_PORT_B_read_enable_reg, , , NB5_q_b[12]_clock_0, NB5_q_b[12]_clock_1, NB5_q_b[12]_clock_enable_0, , , );
NB5_q_b[12] = NB5_q_b[12]_PORT_B_data_out[0];


--NB6_q_b[11] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[11]_PORT_A_data_in = C2_pipeline[3][39];
NB6_q_b[11]_PORT_A_data_in_reg = DFFE(NB6_q_b[11]_PORT_A_data_in, NB6_q_b[11]_clock_0, , , NB6_q_b[11]_clock_enable_0);
NB6_q_b[11]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[11]_PORT_A_address_reg = DFFE(NB6_q_b[11]_PORT_A_address, NB6_q_b[11]_clock_0, , , NB6_q_b[11]_clock_enable_0);
NB6_q_b[11]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[11]_PORT_B_address_reg = DFFE(NB6_q_b[11]_PORT_B_address, NB6_q_b[11]_clock_1, , , );
NB6_q_b[11]_PORT_A_write_enable = VCC;
NB6_q_b[11]_PORT_A_write_enable_reg = DFFE(NB6_q_b[11]_PORT_A_write_enable, NB6_q_b[11]_clock_0, , , NB6_q_b[11]_clock_enable_0);
NB6_q_b[11]_PORT_B_read_enable = VCC;
NB6_q_b[11]_PORT_B_read_enable_reg = DFFE(NB6_q_b[11]_PORT_B_read_enable, NB6_q_b[11]_clock_1, , , );
NB6_q_b[11]_clock_0 = clock;
NB6_q_b[11]_clock_1 = clock;
NB6_q_b[11]_clock_enable_0 = D1L56;
NB6_q_b[11]_PORT_B_data_out = MEMORY(NB6_q_b[11]_PORT_A_data_in_reg, , NB6_q_b[11]_PORT_A_address_reg, NB6_q_b[11]_PORT_B_address_reg, NB6_q_b[11]_PORT_A_write_enable_reg, NB6_q_b[11]_PORT_B_read_enable_reg, , , NB6_q_b[11]_clock_0, NB6_q_b[11]_clock_1, NB6_q_b[11]_clock_enable_0, , , );
NB6_q_b[11] = NB6_q_b[11]_PORT_B_data_out[0];


--NB5_q_b[11] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[11]_PORT_A_data_in = C2_pipeline[3][39];
NB5_q_b[11]_PORT_A_data_in_reg = DFFE(NB5_q_b[11]_PORT_A_data_in, NB5_q_b[11]_clock_0, , , NB5_q_b[11]_clock_enable_0);
NB5_q_b[11]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[11]_PORT_A_address_reg = DFFE(NB5_q_b[11]_PORT_A_address, NB5_q_b[11]_clock_0, , , NB5_q_b[11]_clock_enable_0);
NB5_q_b[11]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[11]_PORT_B_address_reg = DFFE(NB5_q_b[11]_PORT_B_address, NB5_q_b[11]_clock_1, , , );
NB5_q_b[11]_PORT_A_write_enable = VCC;
NB5_q_b[11]_PORT_A_write_enable_reg = DFFE(NB5_q_b[11]_PORT_A_write_enable, NB5_q_b[11]_clock_0, , , NB5_q_b[11]_clock_enable_0);
NB5_q_b[11]_PORT_B_read_enable = VCC;
NB5_q_b[11]_PORT_B_read_enable_reg = DFFE(NB5_q_b[11]_PORT_B_read_enable, NB5_q_b[11]_clock_1, , , );
NB5_q_b[11]_clock_0 = clock;
NB5_q_b[11]_clock_1 = clock;
NB5_q_b[11]_clock_enable_0 = D1L56;
NB5_q_b[11]_PORT_B_data_out = MEMORY(NB5_q_b[11]_PORT_A_data_in_reg, , NB5_q_b[11]_PORT_A_address_reg, NB5_q_b[11]_PORT_B_address_reg, NB5_q_b[11]_PORT_A_write_enable_reg, NB5_q_b[11]_PORT_B_read_enable_reg, , , NB5_q_b[11]_clock_0, NB5_q_b[11]_clock_1, NB5_q_b[11]_clock_enable_0, , , );
NB5_q_b[11] = NB5_q_b[11]_PORT_B_data_out[0];


--C2_differentiator[0][29] is cic_decim:cic_decim_q|differentiator[0][29]
--operation mode is normal

C2_differentiator[0][29]_lut_out = clk_enable & C2_sampler[29];
C2_differentiator[0][29] = DFFEAS(C2_differentiator[0][29]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[29] is cic_decim:cic_decim_q|sampler[29]
--operation mode is normal

C2_sampler[29]_lut_out = C2_integrator[3][29] & clk_enable;
C2_sampler[29] = DFFEAS(C2_sampler[29]_lut_out, clock, VCC, , C2L760, , , , );


--HB4L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|_~2
--operation mode is normal

HB4L2 = GB26L15 $ (!GB50L2 & BB2_sum[15] & GB26L14);


--GB38L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~58
--operation mode is normal

GB38L1 = BB2_sum[1] & !BB2_sum[2] & (BB2_sum[3] $ Z2_data[13]) # !BB2_sum[1] & BB2_sum[2] & (BB2_sum[3] $ Z2_data[13]);


--GB34L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~1935
--operation mode is normal

GB34L26 = !GB38L1 & (Z2_data[12] & (!GB34L1) # !Z2_data[12] & !GB37L1);


--GB33L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1809
--operation mode is normal

GB33L21 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[11]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[11] # !BB2_sum[4]);


--GB33L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1810
--operation mode is normal

GB33L22 = GB33L21 & (Z2_data[10] & (!GB33L1) # !Z2_data[10] & !GB39L1);


--GB32L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~1904
--operation mode is normal

GB32L17 = BB2_sum[7] & (Z2_data[9] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[9]);


--GB32L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~1905
--operation mode is normal

GB32L18 = GB32L17 & (Z2_data[8] & (!GB42L1) # !Z2_data[8] & !GB41L1);


--GB31L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1802
--operation mode is normal

GB31L14 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[7]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[7] # !BB2_sum[8]);


--GB31L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1803
--operation mode is normal

GB31L15 = GB31L14 & (Z2_data[6] & (!GB31L1) # !Z2_data[6] & !GB43L1);


--GB30L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~1915
--operation mode is normal

GB30L10 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[5]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[5] # !BB2_sum[10]);


--GB30L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~1916
--operation mode is normal

GB30L11 = GB30L10 & (Z2_data[4] & (!GB46L1) # !Z2_data[4] & !GB45L1);


--GB29L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1795
--operation mode is normal

GB29L4 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[3]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[3] # !BB2_sum[12]);


--GB29L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1796
--operation mode is normal

GB29L5 = GB29L4 & (Z2_data[2] & (!GB48L1) # !Z2_data[2] & !GB47L1);


--GB28L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~1913
--operation mode is normal

GB28L1 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[1]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[1] # !BB2_sum[14]);


--GB28L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~1914
--operation mode is normal

GB28L2 = GB28L1 & (Z2_data[0] & (!GB50L1) # !Z2_data[0] & !GB50L3);


--C1_differentiator[0][38] is cic_decim:cic_decim_i|differentiator[0][38]
--operation mode is normal

C1_differentiator[0][38]_lut_out = clk_enable & C1_sampler[38];
C1_differentiator[0][38] = DFFEAS(C1_differentiator[0][38]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[38] is cic_decim:cic_decim_i|sampler[38]
--operation mode is normal

C1_sampler[38]_lut_out = C1_integrator[3][38] & clk_enable;
C1_sampler[38] = DFFEAS(C1_sampler[38]_lut_out, clock, VCC, , C2L760, , , , );


--GB4L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1797
--operation mode is normal

GB4L22 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[12]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[12] # !BB1_sum[12]);


--GB4L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1798
--operation mode is normal

GB4L23 = GB4L22 & (Z2_data[11] & (!GB23L1) # !Z2_data[11] & !GB22L1);


--GB3L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~1915
--operation mode is normal

GB3L19 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[10]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[10] # !BB1_sum[14]);


--GB3L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~1916
--operation mode is normal

GB3L20 = GB3L19 & (Z2_data[9] & (!GB25L1) # !Z2_data[9] & !GB25L3);


--C2_differentiator[0][38] is cic_decim:cic_decim_q|differentiator[0][38]
--operation mode is normal

C2_differentiator[0][38]_lut_out = clk_enable & C2_sampler[38];
C2_differentiator[0][38] = DFFEAS(C2_differentiator[0][38]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[38] is cic_decim:cic_decim_q|sampler[38]
--operation mode is normal

C2_sampler[38]_lut_out = C2_integrator[3][38] & clk_enable;
C2_sampler[38] = DFFEAS(C2_sampler[38]_lut_out, clock, VCC, , C2L760, , , , );


--GB30L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~1917
--operation mode is normal

GB30L27 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[14]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[14] # !BB2_sum[10]);


--GB30L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~1918
--operation mode is normal

GB30L28 = GB30L27 & (Z2_data[13] & (!GB46L1) # !Z2_data[13] & !GB45L1);


--GB29L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1797
--operation mode is normal

GB29L22 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[12]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[12] # !BB2_sum[12]);


--GB29L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1798
--operation mode is normal

GB29L23 = GB29L22 & (Z2_data[11] & (!GB48L1) # !Z2_data[11] & !GB47L1);


--GB28L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~1915
--operation mode is normal

GB28L19 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[10]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[10] # !BB2_sum[14]);


--GB28L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~1916
--operation mode is normal

GB28L20 = GB28L19 & (Z2_data[9] & (!GB50L1) # !Z2_data[9] & !GB50L3);


--C1_differentiator[0][30] is cic_decim:cic_decim_i|differentiator[0][30]
--operation mode is normal

C1_differentiator[0][30]_lut_out = clk_enable & C1_sampler[30];
C1_differentiator[0][30] = DFFEAS(C1_differentiator[0][30]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[30] is cic_decim:cic_decim_i|sampler[30]
--operation mode is normal

C1_sampler[30]_lut_out = C1_integrator[3][30] & clk_enable;
C1_sampler[30] = DFFEAS(C1_sampler[30]_lut_out, clock, VCC, , C2L760, , , , );


--HB1L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|_~5
--operation mode is normal

HB1L4 = HB1L3 $ (Z2_data[13] & !BB1_sum[1] & BB1_sum[0] # !Z2_data[13] & BB1_sum[1]);


--GB8L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1811
--operation mode is normal

GB8L23 = BB1_sum[3] & (BB1_sum[4] # BB1_sum[5] $ !Z2_data[12]) # !BB1_sum[3] & (BB1_sum[5] $ !Z2_data[12] # !BB1_sum[4]);


--GB8L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1812
--operation mode is normal

GB8L24 = GB8L23 & (Z2_data[11] & (!GB8L1) # !Z2_data[11] & !GB14L1);


--GB7L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~1929
--operation mode is normal

GB7L19 = BB1_sum[7] & (Z2_data[10] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[10]);


--GB7L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~1930
--operation mode is normal

GB7L20 = GB7L19 & (Z2_data[9] & (!GB17L1) # !Z2_data[9] & !GB16L1);


--GB6L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1804
--operation mode is normal

GB6L15 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[8]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[8] # !BB1_sum[8]);


--GB6L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1805
--operation mode is normal

GB6L16 = GB6L15 & (Z2_data[7] & (!GB6L1) # !Z2_data[7] & !GB18L1);


--GB5L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~1925
--operation mode is normal

GB5L11 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[6]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[6] # !BB1_sum[10]);


--GB5L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~1926
--operation mode is normal

GB5L12 = GB5L11 & (Z2_data[5] & (!GB21L1) # !Z2_data[5] & !GB20L1);


--GB4L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1799
--operation mode is normal

GB4L6 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[4]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[4] # !BB1_sum[12]);


--GB4L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1800
--operation mode is normal

GB4L7 = GB4L6 & (Z2_data[3] & (!GB23L1) # !Z2_data[3] & !GB22L1);


--GB3L3 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~1917
--operation mode is normal

GB3L3 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[2]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[2] # !BB1_sum[14]);


--GB3L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~1918
--operation mode is normal

GB3L4 = GB3L3 & (Z2_data[1] & (!GB25L1) # !Z2_data[1] & !GB25L3);


--C2_differentiator[0][30] is cic_decim:cic_decim_q|differentiator[0][30]
--operation mode is normal

C2_differentiator[0][30]_lut_out = clk_enable & C2_sampler[30];
C2_differentiator[0][30] = DFFEAS(C2_differentiator[0][30]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[30] is cic_decim:cic_decim_q|sampler[30]
--operation mode is normal

C2_sampler[30]_lut_out = C2_integrator[3][30] & clk_enable;
C2_sampler[30] = DFFEAS(C2_sampler[30]_lut_out, clock, VCC, , C2L760, , , , );


--HB4L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|_~5
--operation mode is normal

HB4L4 = HB4L3 $ (Z2_data[13] & !BB2_sum[1] & BB2_sum[0] # !Z2_data[13] & BB2_sum[1]);


--GB33L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1811
--operation mode is normal

GB33L23 = BB2_sum[3] & (BB2_sum[4] # BB2_sum[5] $ !Z2_data[12]) # !BB2_sum[3] & (BB2_sum[5] $ !Z2_data[12] # !BB2_sum[4]);


--GB33L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1812
--operation mode is normal

GB33L24 = GB33L23 & (Z2_data[11] & (!GB33L1) # !Z2_data[11] & !GB39L1);


--GB32L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~1906
--operation mode is normal

GB32L19 = BB2_sum[7] & (Z2_data[10] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[10]);


--GB32L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~1907
--operation mode is normal

GB32L20 = GB32L19 & (Z2_data[9] & (!GB42L1) # !Z2_data[9] & !GB41L1);


--GB31L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1804
--operation mode is normal

GB31L16 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[8]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[8] # !BB2_sum[8]);


--GB31L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1805
--operation mode is normal

GB31L17 = GB31L16 & (Z2_data[7] & (!GB31L1) # !Z2_data[7] & !GB43L1);


--GB30L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~1919
--operation mode is normal

GB30L12 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[6]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[6] # !BB2_sum[10]);


--GB30L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~1920
--operation mode is normal

GB30L13 = GB30L12 & (Z2_data[5] & (!GB46L1) # !Z2_data[5] & !GB45L1);


--GB29L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1799
--operation mode is normal

GB29L6 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[4]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[4] # !BB2_sum[12]);


--GB29L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1800
--operation mode is normal

GB29L7 = GB29L6 & (Z2_data[3] & (!GB48L1) # !Z2_data[3] & !GB47L1);


--GB28L3 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~1917
--operation mode is normal

GB28L3 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[2]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[2] # !BB2_sum[14]);


--GB28L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~1918
--operation mode is normal

GB28L4 = GB28L3 & (Z2_data[1] & (!GB50L1) # !Z2_data[1] & !GB50L3);


--C1_differentiator[0][39] is cic_decim:cic_decim_i|differentiator[0][39]
--operation mode is normal

C1_differentiator[0][39]_lut_out = clk_enable & C1_sampler[39];
C1_differentiator[0][39] = DFFEAS(C1_differentiator[0][39]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[39] is cic_decim:cic_decim_i|sampler[39]
--operation mode is normal

C1_sampler[39]_lut_out = C1_integrator[3][39] & clk_enable;
C1_sampler[39] = DFFEAS(C1_sampler[39]_lut_out, clock, VCC, , C2L760, , , , );


--GB5L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[14]~1927
--operation mode is normal

GB5L28 = !GB21L2 & (Z2_data[14] & (!GB21L1) # !Z2_data[14] & !GB20L1);


--GB23L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00057|left_bit[0]~58
--operation mode is normal

GB23L2 = BB1_sum[11] & !BB1_sum[12] & (BB1_sum[13] $ Z2_data[13]) # !BB1_sum[11] & BB1_sum[12] & (BB1_sum[13] $ Z2_data[13]);


--GB4L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1801
--operation mode is normal

GB4L24 = !GB23L2 & (Z2_data[12] & (!GB23L1) # !Z2_data[12] & !GB22L1);


--GB3L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~1919
--operation mode is normal

GB3L21 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[11]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[11] # !BB1_sum[14]);


--GB3L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~1920
--operation mode is normal

GB3L22 = GB3L21 & (Z2_data[10] & (!GB25L1) # !Z2_data[10] & !GB25L3);


--C2_differentiator[0][39] is cic_decim:cic_decim_q|differentiator[0][39]
--operation mode is normal

C2_differentiator[0][39]_lut_out = clk_enable & C2_sampler[39];
C2_differentiator[0][39] = DFFEAS(C2_differentiator[0][39]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[39] is cic_decim:cic_decim_q|sampler[39]
--operation mode is normal

C2_sampler[39]_lut_out = C2_integrator[3][39] & clk_enable;
C2_sampler[39] = DFFEAS(C2_sampler[39]_lut_out, clock, VCC, , C2L760, , , , );


--GB30L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[14]~1921
--operation mode is normal

GB30L29 = !GB30L1 & (Z2_data[14] & (!GB46L1) # !Z2_data[14] & !GB45L1);


--GB48L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00057|left_bit[0]~58
--operation mode is normal

GB48L2 = BB2_sum[11] & !BB2_sum[12] & (BB2_sum[13] $ Z2_data[13]) # !BB2_sum[11] & BB2_sum[12] & (BB2_sum[13] $ Z2_data[13]);


--GB29L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1801
--operation mode is normal

GB29L24 = !GB48L2 & (Z2_data[12] & (!GB48L1) # !Z2_data[12] & !GB47L1);


--GB28L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~1919
--operation mode is normal

GB28L21 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[11]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[11] # !BB2_sum[14]);


--GB28L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~1920
--operation mode is normal

GB28L22 = GB28L21 & (Z2_data[10] & (!GB50L1) # !Z2_data[10] & !GB50L3);


--C1_differentiator[0][31] is cic_decim:cic_decim_i|differentiator[0][31]
--operation mode is normal

C1_differentiator[0][31]_lut_out = clk_enable & C1_sampler[31];
C1_differentiator[0][31] = DFFEAS(C1_differentiator[0][31]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[31] is cic_decim:cic_decim_i|sampler[31]
--operation mode is normal

C1_sampler[31]_lut_out = C1_integrator[3][31] & clk_enable;
C1_sampler[31] = DFFEAS(C1_sampler[31]_lut_out, clock, VCC, , C2L760, , , , );


--GB9L29 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[14]~1936
--operation mode is normal

GB9L29 = !GB13L1 & (Z2_data[14] & (!GB9L1) # !Z2_data[14] & !GB12L1);


--GB15L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00041|left_bit[0]~58
--operation mode is normal

GB15L1 = BB1_sum[3] & !BB1_sum[4] & (BB1_sum[5] $ Z2_data[13]) # !BB1_sum[3] & BB1_sum[4] & (BB1_sum[5] $ Z2_data[13]);


--GB8L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1813
--operation mode is normal

GB8L25 = !GB15L1 & (Z2_data[12] & (!GB8L1) # !Z2_data[12] & !GB14L1);


--GB7L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~1931
--operation mode is normal

GB7L21 = BB1_sum[7] & (Z2_data[11] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[11]);


--GB7L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~1932
--operation mode is normal

GB7L22 = GB7L21 & (Z2_data[10] & (!GB17L1) # !Z2_data[10] & !GB16L1);


--GB6L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1806
--operation mode is normal

GB6L17 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[9]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[9] # !BB1_sum[8]);


--GB6L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1807
--operation mode is normal

GB6L18 = GB6L17 & (Z2_data[8] & (!GB6L1) # !Z2_data[8] & !GB18L1);


--GB5L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~1928
--operation mode is normal

GB5L13 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[7]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[7] # !BB1_sum[10]);


--GB5L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~1929
--operation mode is normal

GB5L14 = GB5L13 & (Z2_data[6] & (!GB21L1) # !Z2_data[6] & !GB20L1);


--GB4L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1802
--operation mode is normal

GB4L8 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[5]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[5] # !BB1_sum[12]);


--GB4L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1803
--operation mode is normal

GB4L9 = GB4L8 & (Z2_data[4] & (!GB23L1) # !Z2_data[4] & !GB22L1);


--GB3L5 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~1921
--operation mode is normal

GB3L5 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[3]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[3] # !BB1_sum[14]);


--GB3L6 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~1922
--operation mode is normal

GB3L6 = GB3L5 & (Z2_data[2] & (!GB25L1) # !Z2_data[2] & !GB25L3);


--C2_differentiator[0][31] is cic_decim:cic_decim_q|differentiator[0][31]
--operation mode is normal

C2_differentiator[0][31]_lut_out = clk_enable & C2_sampler[31];
C2_differentiator[0][31] = DFFEAS(C2_differentiator[0][31]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[31] is cic_decim:cic_decim_q|sampler[31]
--operation mode is normal

C2_sampler[31]_lut_out = C2_integrator[3][31] & clk_enable;
C2_sampler[31] = DFFEAS(C2_sampler[31]_lut_out, clock, VCC, , C2L760, , , , );


--GB34L29 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[14]~1936
--operation mode is normal

GB34L29 = !GB38L1 & (Z2_data[14] & (!GB34L1) # !Z2_data[14] & !GB37L1);


--GB40L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00041|left_bit[0]~58
--operation mode is normal

GB40L1 = BB2_sum[3] & !BB2_sum[4] & (BB2_sum[5] $ Z2_data[13]) # !BB2_sum[3] & BB2_sum[4] & (BB2_sum[5] $ Z2_data[13]);


--GB33L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1813
--operation mode is normal

GB33L25 = !GB40L1 & (Z2_data[12] & (!GB33L1) # !Z2_data[12] & !GB39L1);


--GB32L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~1908
--operation mode is normal

GB32L21 = BB2_sum[7] & (Z2_data[11] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[11]);


--GB32L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~1909
--operation mode is normal

GB32L22 = GB32L21 & (Z2_data[10] & (!GB42L1) # !Z2_data[10] & !GB41L1);


--GB31L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1806
--operation mode is normal

GB31L18 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[9]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[9] # !BB2_sum[8]);


--GB31L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1807
--operation mode is normal

GB31L19 = GB31L18 & (Z2_data[8] & (!GB31L1) # !Z2_data[8] & !GB43L1);


--GB30L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~1922
--operation mode is normal

GB30L14 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[7]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[7] # !BB2_sum[10]);


--GB30L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~1923
--operation mode is normal

GB30L15 = GB30L14 & (Z2_data[6] & (!GB46L1) # !Z2_data[6] & !GB45L1);


--GB29L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1802
--operation mode is normal

GB29L8 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[5]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[5] # !BB2_sum[12]);


--GB29L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1803
--operation mode is normal

GB29L9 = GB29L8 & (Z2_data[4] & (!GB48L1) # !Z2_data[4] & !GB47L1);


--GB28L5 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~1921
--operation mode is normal

GB28L5 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[3]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[3] # !BB2_sum[14]);


--GB28L6 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~1922
--operation mode is normal

GB28L6 = GB28L5 & (Z2_data[2] & (!GB50L1) # !Z2_data[2] & !GB50L3);


--C1_differentiator[0][40] is cic_decim:cic_decim_i|differentiator[0][40]
--operation mode is normal

C1_differentiator[0][40]_lut_out = clk_enable & C1_sampler[40];
C1_differentiator[0][40] = DFFEAS(C1_differentiator[0][40]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[40] is cic_decim:cic_decim_i|sampler[40]
--operation mode is normal

C1_sampler[40]_lut_out = C1_integrator[3][40] & clk_enable;
C1_sampler[40] = DFFEAS(C1_sampler[40]_lut_out, clock, VCC, , C2L760, , , , );


--GB3L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~1923
--operation mode is normal

GB3L23 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[12]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[12] # !BB1_sum[14]);


--GB3L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~1924
--operation mode is normal

GB3L24 = GB3L23 & (Z2_data[11] & (!GB25L1) # !Z2_data[11] & !GB25L3);


--C2_differentiator[0][40] is cic_decim:cic_decim_q|differentiator[0][40]
--operation mode is normal

C2_differentiator[0][40]_lut_out = clk_enable & C2_sampler[40];
C2_differentiator[0][40] = DFFEAS(C2_differentiator[0][40]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[40] is cic_decim:cic_decim_q|sampler[40]
--operation mode is normal

C2_sampler[40]_lut_out = C2_integrator[3][40] & clk_enable;
C2_sampler[40] = DFFEAS(C2_sampler[40]_lut_out, clock, VCC, , C2L760, , , , );


--GB28L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~1923
--operation mode is normal

GB28L23 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[12]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[12] # !BB2_sum[14]);


--GB28L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~1924
--operation mode is normal

GB28L24 = GB28L23 & (Z2_data[11] & (!GB50L1) # !Z2_data[11] & !GB50L3);


--C1_differentiator[0][32] is cic_decim:cic_decim_i|differentiator[0][32]
--operation mode is normal

C1_differentiator[0][32]_lut_out = clk_enable & C1_sampler[32];
C1_differentiator[0][32] = DFFEAS(C1_differentiator[0][32]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[32] is cic_decim:cic_decim_i|sampler[32]
--operation mode is normal

C1_sampler[32]_lut_out = C1_integrator[3][32] & clk_enable;
C1_sampler[32] = DFFEAS(C1_sampler[32]_lut_out, clock, VCC, , C2L760, , , , );


--GB7L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~1933
--operation mode is normal

GB7L23 = BB1_sum[7] & (Z2_data[12] # BB1_sum[6] $ !BB1_sum[5]) # !BB1_sum[7] & (BB1_sum[6] $ !BB1_sum[5] # !Z2_data[12]);


--GB7L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~1934
--operation mode is normal

GB7L24 = GB7L23 & (Z2_data[11] & (!GB17L1) # !Z2_data[11] & !GB16L1);


--GB6L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1808
--operation mode is normal

GB6L19 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[10]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[10] # !BB1_sum[8]);


--GB6L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1809
--operation mode is normal

GB6L20 = GB6L19 & (Z2_data[9] & (!GB6L1) # !Z2_data[9] & !GB18L1);


--GB5L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~1930
--operation mode is normal

GB5L15 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[8]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[8] # !BB1_sum[10]);


--GB5L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~1931
--operation mode is normal

GB5L16 = GB5L15 & (Z2_data[7] & (!GB21L1) # !Z2_data[7] & !GB20L1);


--GB4L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1804
--operation mode is normal

GB4L10 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[6]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[6] # !BB1_sum[12]);


--GB4L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1805
--operation mode is normal

GB4L11 = GB4L10 & (Z2_data[5] & (!GB23L1) # !Z2_data[5] & !GB22L1);


--GB3L7 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~1925
--operation mode is normal

GB3L7 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[4]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[4] # !BB1_sum[14]);


--GB3L8 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~1926
--operation mode is normal

GB3L8 = GB3L7 & (Z2_data[3] & (!GB25L1) # !Z2_data[3] & !GB25L3);


--C2_differentiator[0][32] is cic_decim:cic_decim_q|differentiator[0][32]
--operation mode is normal

C2_differentiator[0][32]_lut_out = clk_enable & C2_sampler[32];
C2_differentiator[0][32] = DFFEAS(C2_differentiator[0][32]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[32] is cic_decim:cic_decim_q|sampler[32]
--operation mode is normal

C2_sampler[32]_lut_out = C2_integrator[3][32] & clk_enable;
C2_sampler[32] = DFFEAS(C2_sampler[32]_lut_out, clock, VCC, , C2L760, , , , );


--GB32L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~1910
--operation mode is normal

GB32L23 = BB2_sum[7] & (Z2_data[12] # BB2_sum[6] $ !BB2_sum[5]) # !BB2_sum[7] & (BB2_sum[6] $ !BB2_sum[5] # !Z2_data[12]);


--GB32L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~1911
--operation mode is normal

GB32L24 = GB32L23 & (Z2_data[11] & (!GB42L1) # !Z2_data[11] & !GB41L1);


--GB31L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1808
--operation mode is normal

GB31L20 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[10]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[10] # !BB2_sum[8]);


--GB31L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1809
--operation mode is normal

GB31L21 = GB31L20 & (Z2_data[9] & (!GB31L1) # !Z2_data[9] & !GB43L1);


--GB30L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~1924
--operation mode is normal

GB30L16 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[8]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[8] # !BB2_sum[10]);


--GB30L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~1925
--operation mode is normal

GB30L17 = GB30L16 & (Z2_data[7] & (!GB46L1) # !Z2_data[7] & !GB45L1);


--GB29L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1804
--operation mode is normal

GB29L10 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[6]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[6] # !BB2_sum[12]);


--GB29L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1805
--operation mode is normal

GB29L11 = GB29L10 & (Z2_data[5] & (!GB48L1) # !Z2_data[5] & !GB47L1);


--GB28L7 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~1925
--operation mode is normal

GB28L7 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[4]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[4] # !BB2_sum[14]);


--GB28L8 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~1926
--operation mode is normal

GB28L8 = GB28L7 & (Z2_data[3] & (!GB50L1) # !Z2_data[3] & !GB50L3);


--C1_differentiator[0][41] is cic_decim:cic_decim_i|differentiator[0][41]
--operation mode is normal

C1_differentiator[0][41]_lut_out = clk_enable & C1_sampler[41];
C1_differentiator[0][41] = DFFEAS(C1_differentiator[0][41]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[41] is cic_decim:cic_decim_i|sampler[41]
--operation mode is normal

C1_sampler[41]_lut_out = C1_integrator[3][41] & clk_enable;
C1_sampler[41] = DFFEAS(C1_sampler[41]_lut_out, clock, VCC, , C2L760, , , , );


--GB4L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[14]~1806
--operation mode is normal

GB4L27 = !GB23L2 & (Z2_data[14] & (!GB23L1) # !Z2_data[14] & !GB22L1);


--GB25L4 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00061|left_bit[0]~58
--operation mode is normal

GB25L4 = BB1_sum[13] & !BB1_sum[14] & (BB1_sum[15] $ Z2_data[13]) # !BB1_sum[13] & BB1_sum[14] & (BB1_sum[15] $ Z2_data[13]);


--GB3L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~1927
--operation mode is normal

GB3L25 = !GB25L4 & (Z2_data[12] & (!GB25L1) # !Z2_data[12] & !GB25L3);


--C2_differentiator[0][41] is cic_decim:cic_decim_q|differentiator[0][41]
--operation mode is normal

C2_differentiator[0][41]_lut_out = clk_enable & C2_sampler[41];
C2_differentiator[0][41] = DFFEAS(C2_differentiator[0][41]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[41] is cic_decim:cic_decim_q|sampler[41]
--operation mode is normal

C2_sampler[41]_lut_out = C2_integrator[3][41] & clk_enable;
C2_sampler[41] = DFFEAS(C2_sampler[41]_lut_out, clock, VCC, , C2L760, , , , );


--GB29L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[14]~1806
--operation mode is normal

GB29L27 = !GB48L2 & (Z2_data[14] & (!GB48L1) # !Z2_data[14] & !GB47L1);


--GB50L4 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00061|left_bit[0]~58
--operation mode is normal

GB50L4 = BB2_sum[13] & !BB2_sum[14] & (BB2_sum[15] $ Z2_data[13]) # !BB2_sum[13] & BB2_sum[14] & (BB2_sum[15] $ Z2_data[13]);


--GB28L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~1927
--operation mode is normal

GB28L25 = !GB50L4 & (Z2_data[12] & (!GB50L1) # !Z2_data[12] & !GB50L3);


--C1_differentiator[0][33] is cic_decim:cic_decim_i|differentiator[0][33]
--operation mode is normal

C1_differentiator[0][33]_lut_out = clk_enable & C1_sampler[33];
C1_differentiator[0][33] = DFFEAS(C1_differentiator[0][33]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[33] is cic_decim:cic_decim_i|sampler[33]
--operation mode is normal

C1_sampler[33]_lut_out = C1_integrator[3][33] & clk_enable;
C1_sampler[33] = DFFEAS(C1_sampler[33]_lut_out, clock, VCC, , C2L760, , , , );


--GB8L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[14]~1814
--operation mode is normal

GB8L28 = !GB15L1 & (Z2_data[14] & (!GB8L1) # !Z2_data[14] & !GB14L1);


--GB17L2 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:$00045|left_bit[0]~58
--operation mode is normal

GB17L2 = BB1_sum[7] & !Z2_data[13] & (BB1_sum[6] $ BB1_sum[5]) # !BB1_sum[7] & Z2_data[13] & (BB1_sum[6] $ BB1_sum[5]);


--GB7L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~1935
--operation mode is normal

GB7L25 = !GB17L2 & (Z2_data[12] & (!GB17L1) # !Z2_data[12] & !GB16L1);


--GB6L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1810
--operation mode is normal

GB6L21 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[11]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[11] # !BB1_sum[8]);


--GB6L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1811
--operation mode is normal

GB6L22 = GB6L21 & (Z2_data[10] & (!GB6L1) # !Z2_data[10] & !GB18L1);


--GB5L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~1932
--operation mode is normal

GB5L17 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[9]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[9] # !BB1_sum[10]);


--GB5L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~1933
--operation mode is normal

GB5L18 = GB5L17 & (Z2_data[8] & (!GB21L1) # !Z2_data[8] & !GB20L1);


--GB4L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1807
--operation mode is normal

GB4L12 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[7]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[7] # !BB1_sum[12]);


--GB4L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1808
--operation mode is normal

GB4L13 = GB4L12 & (Z2_data[6] & (!GB23L1) # !Z2_data[6] & !GB22L1);


--GB3L9 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~1928
--operation mode is normal

GB3L9 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[5]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[5] # !BB1_sum[14]);


--GB3L10 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~1929
--operation mode is normal

GB3L10 = GB3L9 & (Z2_data[4] & (!GB25L1) # !Z2_data[4] & !GB25L3);


--C2_differentiator[0][33] is cic_decim:cic_decim_q|differentiator[0][33]
--operation mode is normal

C2_differentiator[0][33]_lut_out = clk_enable & C2_sampler[33];
C2_differentiator[0][33] = DFFEAS(C2_differentiator[0][33]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[33] is cic_decim:cic_decim_q|sampler[33]
--operation mode is normal

C2_sampler[33]_lut_out = C2_integrator[3][33] & clk_enable;
C2_sampler[33] = DFFEAS(C2_sampler[33]_lut_out, clock, VCC, , C2L760, , , , );


--GB33L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[14]~1814
--operation mode is normal

GB33L28 = !GB40L1 & (Z2_data[14] & (!GB33L1) # !Z2_data[14] & !GB39L1);


--GB42L2 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:$00045|left_bit[0]~58
--operation mode is normal

GB42L2 = BB2_sum[7] & !Z2_data[13] & (BB2_sum[6] $ BB2_sum[5]) # !BB2_sum[7] & Z2_data[13] & (BB2_sum[6] $ BB2_sum[5]);


--GB32L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~1912
--operation mode is normal

GB32L25 = !GB42L2 & (Z2_data[12] & (!GB42L1) # !Z2_data[12] & !GB41L1);


--GB31L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1810
--operation mode is normal

GB31L22 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[11]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[11] # !BB2_sum[8]);


--GB31L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1811
--operation mode is normal

GB31L23 = GB31L22 & (Z2_data[10] & (!GB31L1) # !Z2_data[10] & !GB43L1);


--GB30L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~1926
--operation mode is normal

GB30L18 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[9]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[9] # !BB2_sum[10]);


--GB30L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~1927
--operation mode is normal

GB30L19 = GB30L18 & (Z2_data[8] & (!GB46L1) # !Z2_data[8] & !GB45L1);


--GB29L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1807
--operation mode is normal

GB29L12 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[7]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[7] # !BB2_sum[12]);


--GB29L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1808
--operation mode is normal

GB29L13 = GB29L12 & (Z2_data[6] & (!GB48L1) # !Z2_data[6] & !GB47L1);


--GB28L9 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~1928
--operation mode is normal

GB28L9 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[5]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[5] # !BB2_sum[14]);


--GB28L10 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~1929
--operation mode is normal

GB28L10 = GB28L9 & (Z2_data[4] & (!GB50L1) # !Z2_data[4] & !GB50L3);


--C1_differentiator[0][42] is cic_decim:cic_decim_i|differentiator[0][42]
--operation mode is normal

C1_differentiator[0][42]_lut_out = clk_enable & C1_sampler[42];
C1_differentiator[0][42] = DFFEAS(C1_differentiator[0][42]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[42] is cic_decim:cic_decim_i|sampler[42]
--operation mode is normal

C1_sampler[42]_lut_out = C1_integrator[3][42] & clk_enable;
C1_sampler[42] = DFFEAS(C1_sampler[42]_lut_out, clock, VCC, , C2L760, , , , );


--C2_differentiator[0][42] is cic_decim:cic_decim_q|differentiator[0][42]
--operation mode is normal

C2_differentiator[0][42]_lut_out = clk_enable & C2_sampler[42];
C2_differentiator[0][42] = DFFEAS(C2_differentiator[0][42]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[42] is cic_decim:cic_decim_q|sampler[42]
--operation mode is normal

C2_sampler[42]_lut_out = C2_integrator[3][42] & clk_enable;
C2_sampler[42] = DFFEAS(C2_sampler[42]_lut_out, clock, VCC, , C2L760, , , , );


--C1_differentiator[0][34] is cic_decim:cic_decim_i|differentiator[0][34]
--operation mode is normal

C1_differentiator[0][34]_lut_out = clk_enable & C1_sampler[34];
C1_differentiator[0][34] = DFFEAS(C1_differentiator[0][34]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[34] is cic_decim:cic_decim_i|sampler[34]
--operation mode is normal

C1_sampler[34]_lut_out = C1_integrator[3][34] & clk_enable;
C1_sampler[34] = DFFEAS(C1_sampler[34]_lut_out, clock, VCC, , C2L760, , , , );


--GB6L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1812
--operation mode is normal

GB6L23 = BB1_sum[7] & (BB1_sum[8] # BB1_sum[9] $ !Z2_data[12]) # !BB1_sum[7] & (BB1_sum[9] $ !Z2_data[12] # !BB1_sum[8]);


--GB6L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1813
--operation mode is normal

GB6L24 = GB6L23 & (Z2_data[11] & (!GB6L1) # !Z2_data[11] & !GB18L1);


--GB5L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~1934
--operation mode is normal

GB5L19 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[10]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[10] # !BB1_sum[10]);


--GB5L20 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~1935
--operation mode is normal

GB5L20 = GB5L19 & (Z2_data[9] & (!GB21L1) # !Z2_data[9] & !GB20L1);


--GB4L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1809
--operation mode is normal

GB4L14 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[8]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[8] # !BB1_sum[12]);


--GB4L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1810
--operation mode is normal

GB4L15 = GB4L14 & (Z2_data[7] & (!GB23L1) # !Z2_data[7] & !GB22L1);


--GB3L11 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~1930
--operation mode is normal

GB3L11 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[6]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[6] # !BB1_sum[14]);


--GB3L12 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~1931
--operation mode is normal

GB3L12 = GB3L11 & (Z2_data[5] & (!GB25L1) # !Z2_data[5] & !GB25L3);


--C2_differentiator[0][34] is cic_decim:cic_decim_q|differentiator[0][34]
--operation mode is normal

C2_differentiator[0][34]_lut_out = clk_enable & C2_sampler[34];
C2_differentiator[0][34] = DFFEAS(C2_differentiator[0][34]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[34] is cic_decim:cic_decim_q|sampler[34]
--operation mode is normal

C2_sampler[34]_lut_out = C2_integrator[3][34] & clk_enable;
C2_sampler[34] = DFFEAS(C2_sampler[34]_lut_out, clock, VCC, , C2L760, , , , );


--GB31L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1812
--operation mode is normal

GB31L24 = BB2_sum[7] & (BB2_sum[8] # BB2_sum[9] $ !Z2_data[12]) # !BB2_sum[7] & (BB2_sum[9] $ !Z2_data[12] # !BB2_sum[8]);


--GB31L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1813
--operation mode is normal

GB31L25 = GB31L24 & (Z2_data[11] & (!GB31L1) # !Z2_data[11] & !GB43L1);


--GB30L20 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~1928
--operation mode is normal

GB30L20 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[10]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[10] # !BB2_sum[10]);


--GB30L21 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~1929
--operation mode is normal

GB30L21 = GB30L20 & (Z2_data[9] & (!GB46L1) # !Z2_data[9] & !GB45L1);


--GB29L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1809
--operation mode is normal

GB29L14 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[8]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[8] # !BB2_sum[12]);


--GB29L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1810
--operation mode is normal

GB29L15 = GB29L14 & (Z2_data[7] & (!GB48L1) # !Z2_data[7] & !GB47L1);


--GB28L11 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~1930
--operation mode is normal

GB28L11 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[6]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[6] # !BB2_sum[14]);


--GB28L12 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~1931
--operation mode is normal

GB28L12 = GB28L11 & (Z2_data[5] & (!GB50L1) # !Z2_data[5] & !GB50L3);


--GB3L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[14]~1932
--operation mode is normal

GB3L28 = !GB25L4 & (Z2_data[14] & (!GB25L1) # !Z2_data[14] & !GB25L3);


--GB28L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[14]~1932
--operation mode is normal

GB28L28 = !GB50L4 & (Z2_data[14] & (!GB50L1) # !Z2_data[14] & !GB50L3);


--C1_differentiator[0][35] is cic_decim:cic_decim_i|differentiator[0][35]
--operation mode is normal

C1_differentiator[0][35]_lut_out = clk_enable & C1_sampler[35];
C1_differentiator[0][35] = DFFEAS(C1_differentiator[0][35]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[35] is cic_decim:cic_decim_i|sampler[35]
--operation mode is normal

C1_sampler[35]_lut_out = C1_integrator[3][35] & clk_enable;
C1_sampler[35] = DFFEAS(C1_sampler[35]_lut_out, clock, VCC, , C2L760, , , , );


--GB7L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[14]~1936
--operation mode is normal

GB7L28 = !GB17L2 & (Z2_data[14] & (!GB17L1) # !Z2_data[14] & !GB16L1);


--GB6L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1814
--operation mode is normal

GB6L25 = !GB19L1 & (Z2_data[12] & (!GB6L1) # !Z2_data[12] & !GB18L1);


--GB5L21 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~1936
--operation mode is normal

GB5L21 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[11]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[11] # !BB1_sum[10]);


--GB5L22 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~1937
--operation mode is normal

GB5L22 = GB5L21 & (Z2_data[10] & (!GB21L1) # !Z2_data[10] & !GB20L1);


--GB4L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1811
--operation mode is normal

GB4L16 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[9]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[9] # !BB1_sum[12]);


--GB4L17 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1812
--operation mode is normal

GB4L17 = GB4L16 & (Z2_data[8] & (!GB23L1) # !Z2_data[8] & !GB22L1);


--GB3L13 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~1933
--operation mode is normal

GB3L13 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[7]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[7] # !BB1_sum[14]);


--GB3L14 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~1934
--operation mode is normal

GB3L14 = GB3L13 & (Z2_data[6] & (!GB25L1) # !Z2_data[6] & !GB25L3);


--C2_differentiator[0][35] is cic_decim:cic_decim_q|differentiator[0][35]
--operation mode is normal

C2_differentiator[0][35]_lut_out = clk_enable & C2_sampler[35];
C2_differentiator[0][35] = DFFEAS(C2_differentiator[0][35]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[35] is cic_decim:cic_decim_q|sampler[35]
--operation mode is normal

C2_sampler[35]_lut_out = C2_integrator[3][35] & clk_enable;
C2_sampler[35] = DFFEAS(C2_sampler[35]_lut_out, clock, VCC, , C2L760, , , , );


--GB32L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[14]~1913
--operation mode is normal

GB32L28 = !GB42L2 & (Z2_data[14] & (!GB42L1) # !Z2_data[14] & !GB41L1);


--GB31L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1814
--operation mode is normal

GB31L26 = !GB31L3 & (Z2_data[12] & (!GB31L1) # !Z2_data[12] & !GB43L1);


--GB30L22 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~1930
--operation mode is normal

GB30L22 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[11]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[11] # !BB2_sum[10]);


--GB30L23 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~1931
--operation mode is normal

GB30L23 = GB30L22 & (Z2_data[10] & (!GB46L1) # !Z2_data[10] & !GB45L1);


--GB29L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1811
--operation mode is normal

GB29L16 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[9]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[9] # !BB2_sum[12]);


--GB29L17 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1812
--operation mode is normal

GB29L17 = GB29L16 & (Z2_data[8] & (!GB48L1) # !Z2_data[8] & !GB47L1);


--GB28L13 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~1933
--operation mode is normal

GB28L13 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[7]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[7] # !BB2_sum[14]);


--GB28L14 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~1934
--operation mode is normal

GB28L14 = GB28L13 & (Z2_data[6] & (!GB50L1) # !Z2_data[6] & !GB50L3);


--C2_differentiator[0][36] is cic_decim:cic_decim_q|differentiator[0][36]
--operation mode is normal

C2_differentiator[0][36]_lut_out = clk_enable & C2_sampler[36];
C2_differentiator[0][36] = DFFEAS(C2_differentiator[0][36]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[36] is cic_decim:cic_decim_q|sampler[36]
--operation mode is normal

C2_sampler[36]_lut_out = C2_integrator[3][36] & clk_enable;
C2_sampler[36] = DFFEAS(C2_sampler[36]_lut_out, clock, VCC, , C2L760, , , , );


--GB30L24 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~1932
--operation mode is normal

GB30L24 = BB2_sum[9] & (BB2_sum[10] # BB2_sum[11] $ !Z2_data[12]) # !BB2_sum[9] & (BB2_sum[11] $ !Z2_data[12] # !BB2_sum[10]);


--GB30L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~1933
--operation mode is normal

GB30L25 = GB30L24 & (Z2_data[11] & (!GB46L1) # !Z2_data[11] & !GB45L1);


--GB29L18 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1813
--operation mode is normal

GB29L18 = BB2_sum[11] & (BB2_sum[12] # BB2_sum[13] $ !Z2_data[10]) # !BB2_sum[11] & (BB2_sum[13] $ !Z2_data[10] # !BB2_sum[12]);


--GB29L19 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1814
--operation mode is normal

GB29L19 = GB29L18 & (Z2_data[9] & (!GB48L1) # !Z2_data[9] & !GB47L1);


--GB28L15 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~1935
--operation mode is normal

GB28L15 = BB2_sum[13] & (BB2_sum[14] # BB2_sum[15] $ !Z2_data[8]) # !BB2_sum[13] & (BB2_sum[15] $ !Z2_data[8] # !BB2_sum[14]);


--GB28L16 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~1936
--operation mode is normal

GB28L16 = GB28L15 & (Z2_data[7] & (!GB50L1) # !Z2_data[7] & !GB50L3);


--C1_differentiator[0][36] is cic_decim:cic_decim_i|differentiator[0][36]
--operation mode is normal

C1_differentiator[0][36]_lut_out = clk_enable & C1_sampler[36];
C1_differentiator[0][36] = DFFEAS(C1_differentiator[0][36]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[36] is cic_decim:cic_decim_i|sampler[36]
--operation mode is normal

C1_sampler[36]_lut_out = C1_integrator[3][36] & clk_enable;
C1_sampler[36] = DFFEAS(C1_sampler[36]_lut_out, clock, VCC, , C2L760, , , , );


--GB5L23 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~1938
--operation mode is normal

GB5L23 = BB1_sum[9] & (BB1_sum[10] # BB1_sum[11] $ !Z2_data[12]) # !BB1_sum[9] & (BB1_sum[11] $ !Z2_data[12] # !BB1_sum[10]);


--GB5L24 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~1939
--operation mode is normal

GB5L24 = GB5L23 & (Z2_data[11] & (!GB21L1) # !Z2_data[11] & !GB20L1);


--GB4L18 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1813
--operation mode is normal

GB4L18 = BB1_sum[11] & (BB1_sum[12] # BB1_sum[13] $ !Z2_data[10]) # !BB1_sum[11] & (BB1_sum[13] $ !Z2_data[10] # !BB1_sum[12]);


--GB4L19 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1814
--operation mode is normal

GB4L19 = GB4L18 & (Z2_data[9] & (!GB23L1) # !Z2_data[9] & !GB22L1);


--GB3L15 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~1935
--operation mode is normal

GB3L15 = BB1_sum[13] & (BB1_sum[14] # BB1_sum[15] $ !Z2_data[8]) # !BB1_sum[13] & (BB1_sum[15] $ !Z2_data[8] # !BB1_sum[14]);


--GB3L16 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~1936
--operation mode is normal

GB3L16 = GB3L15 & (Z2_data[7] & (!GB25L1) # !Z2_data[7] & !GB25L3);


--reset_count[4] is reset_count[4]
--operation mode is arithmetic

reset_count[4]_carry_eqn = A1L178;
reset_count[4]_lut_out = reset_count[4] $ (!reset_count[4]_carry_eqn);
reset_count[4] = DFFEAS(reset_count[4]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L180 is reset_count[4]~115
--operation mode is arithmetic

A1L180 = CARRY(reset_count[4] & (!A1L178));


--C1_integrator[3][43] is cic_decim:cic_decim_i|integrator[3][43]
--operation mode is normal

C1_integrator[3][43]_carry_eqn = C1L531;
C1_integrator[3][43]_lut_out = C1_integrator[3][43] $ C1_integrator[2][43] $ C1_integrator[3][43]_carry_eqn;
C1_integrator[3][43] = DFFEAS(C1_integrator[3][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C1_integrator[3][37] is cic_decim:cic_decim_i|integrator[3][37]
--operation mode is arithmetic

C1_integrator[3][37]_carry_eqn = C1L519;
C1_integrator[3][37]_lut_out = C1_integrator[3][37] $ C1_integrator[2][37] $ C1_integrator[3][37]_carry_eqn;
C1_integrator[3][37] = DFFEAS(C1_integrator[3][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L521 is cic_decim:cic_decim_i|integrator[3][37]~2501
--operation mode is arithmetic

C1L521 = CARRY(C1_integrator[3][37] & !C1_integrator[2][37] & !C1L519 # !C1_integrator[3][37] & (!C1L519 # !C1_integrator[2][37]));


--C2_integrator[3][37] is cic_decim:cic_decim_q|integrator[3][37]
--operation mode is arithmetic

C2_integrator[3][37]_carry_eqn = C2L520;
C2_integrator[3][37]_lut_out = C2_integrator[3][37] $ C2_integrator[2][37] $ C2_integrator[3][37]_carry_eqn;
C2_integrator[3][37] = DFFEAS(C2_integrator[3][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L522 is cic_decim:cic_decim_q|integrator[3][37]~2511
--operation mode is arithmetic

C2L522 = CARRY(C2_integrator[3][37] & !C2_integrator[2][37] & !C2L520 # !C2_integrator[3][37] & (!C2L520 # !C2_integrator[2][37]));


--C2_integrator[3][43] is cic_decim:cic_decim_q|integrator[3][43]
--operation mode is normal

C2_integrator[3][43]_carry_eqn = C2L532;
C2_integrator[3][43]_lut_out = C2_integrator[3][43] $ C2_integrator[2][43] $ C2_integrator[3][43]_carry_eqn;
C2_integrator[3][43] = DFFEAS(C2_integrator[3][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C1_integrator[3][28] is cic_decim:cic_decim_i|integrator[3][28]
--operation mode is arithmetic

C1_integrator[3][28]_carry_eqn = C1L501;
C1_integrator[3][28]_lut_out = C1_integrator[3][28] $ C1_integrator[2][28] $ !C1_integrator[3][28]_carry_eqn;
C1_integrator[3][28] = DFFEAS(C1_integrator[3][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L503 is cic_decim:cic_decim_i|integrator[3][28]~2505
--operation mode is arithmetic

C1L503 = CARRY(C1_integrator[3][28] & (C1_integrator[2][28] # !C1L501) # !C1_integrator[3][28] & C1_integrator[2][28] & !C1L501);


--C1_differentiator[0][27] is cic_decim:cic_decim_i|differentiator[0][27]
--operation mode is normal

C1_differentiator[0][27]_lut_out = clk_enable & C1_sampler[27];
C1_differentiator[0][27] = DFFEAS(C1_differentiator[0][27]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[27] is cic_decim:cic_decim_i|sampler[27]
--operation mode is normal

C1_sampler[27]_lut_out = C1_integrator[3][27] & clk_enable;
C1_sampler[27] = DFFEAS(C1_sampler[27]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][26] is cic_decim:cic_decim_i|pipeline[0][26]
--operation mode is arithmetic

C1_pipeline[0][26]_carry_eqn = C1L585;
C1_pipeline[0][26]_lut_out = C1_differentiator[0][26] $ C1_sampler[26] $ C1_pipeline[0][26]_carry_eqn;
C1_pipeline[0][26] = DFFEAS(C1_pipeline[0][26]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L587 is cic_decim:cic_decim_i|pipeline[0][26]~2493
--operation mode is arithmetic

C1L587 = CARRY(C1_differentiator[0][26] & C1_sampler[26] & !C1L585 # !C1_differentiator[0][26] & (C1_sampler[26] # !C1L585));


--C1_differentiator[1][26] is cic_decim:cic_decim_i|differentiator[1][26]
--operation mode is normal

C1_differentiator[1][26]_lut_out = C1_pipeline[0][26] & clk_enable;
C1_differentiator[1][26] = DFFEAS(C1_differentiator[1][26]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][25] is cic_decim:cic_decim_i|pipeline[1][25]
--operation mode is arithmetic

C1_pipeline[1][25]_carry_eqn = C1L671;
C1_pipeline[1][25]_lut_out = C1_differentiator[1][25] $ C1_pipeline[0][25] $ !C1_pipeline[1][25]_carry_eqn;
C1_pipeline[1][25] = DFFEAS(C1_pipeline[1][25]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L673 is cic_decim:cic_decim_i|pipeline[1][25]~2497
--operation mode is arithmetic

C1L673 = CARRY(C1_differentiator[1][25] & (!C1L671 # !C1_pipeline[0][25]) # !C1_differentiator[1][25] & !C1_pipeline[0][25] & !C1L671);


--C1_differentiator[2][25] is cic_decim:cic_decim_i|differentiator[2][25]
--operation mode is normal

C1_differentiator[2][25]_lut_out = C1_pipeline[1][25] & clk_enable;
C1_differentiator[2][25] = DFFEAS(C1_differentiator[2][25]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][24] is cic_decim:cic_decim_i|pipeline[2][24]
--operation mode is arithmetic

C1_pipeline[2][24]_carry_eqn = C1L757;
C1_pipeline[2][24]_lut_out = C1_differentiator[2][24] $ C1_pipeline[1][24] $ C1_pipeline[2][24]_carry_eqn;
C1_pipeline[2][24] = DFFEAS(C1_pipeline[2][24]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L759 is cic_decim:cic_decim_i|pipeline[2][24]~2501
--operation mode is arithmetic

C1L759 = CARRY(C1_differentiator[2][24] & C1_pipeline[1][24] & !C1L757 # !C1_differentiator[2][24] & (C1_pipeline[1][24] # !C1L757));


--C1_differentiator[3][24] is cic_decim:cic_decim_i|differentiator[3][24]
--operation mode is normal

C1_differentiator[3][24]_lut_out = C1_pipeline[2][24] & clk_enable;
C1_differentiator[3][24] = DFFEAS(C1_differentiator[3][24]_lut_out, clock, VCC, , C2L760, , , , );


--C1L804 is cic_decim:cic_decim_i|pipeline[3][28]~2506
--operation mode is arithmetic

C1L804 = CARRY(C1_differentiator[3][23] & (!C1L805 # !C1_pipeline[2][23]) # !C1_differentiator[3][23] & !C1_pipeline[2][23] & !C1L805);


--NB4_q_b[14] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[14]_PORT_A_data_in = C1_pipeline[3][42];
NB4_q_b[14]_PORT_A_data_in_reg = DFFE(NB4_q_b[14]_PORT_A_data_in, NB4_q_b[14]_clock_0, , , NB4_q_b[14]_clock_enable_0);
NB4_q_b[14]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[14]_PORT_A_address_reg = DFFE(NB4_q_b[14]_PORT_A_address, NB4_q_b[14]_clock_0, , , NB4_q_b[14]_clock_enable_0);
NB4_q_b[14]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[14]_PORT_B_address_reg = DFFE(NB4_q_b[14]_PORT_B_address, NB4_q_b[14]_clock_1, , , );
NB4_q_b[14]_PORT_A_write_enable = VCC;
NB4_q_b[14]_PORT_A_write_enable_reg = DFFE(NB4_q_b[14]_PORT_A_write_enable, NB4_q_b[14]_clock_0, , , NB4_q_b[14]_clock_enable_0);
NB4_q_b[14]_PORT_B_read_enable = VCC;
NB4_q_b[14]_PORT_B_read_enable_reg = DFFE(NB4_q_b[14]_PORT_B_read_enable, NB4_q_b[14]_clock_1, , , );
NB4_q_b[14]_clock_0 = clock;
NB4_q_b[14]_clock_1 = clock;
NB4_q_b[14]_clock_enable_0 = D1L56;
NB4_q_b[14]_PORT_B_data_out = MEMORY(NB4_q_b[14]_PORT_A_data_in_reg, , NB4_q_b[14]_PORT_A_address_reg, NB4_q_b[14]_PORT_B_address_reg, NB4_q_b[14]_PORT_A_write_enable_reg, NB4_q_b[14]_PORT_B_read_enable_reg, , , NB4_q_b[14]_clock_0, NB4_q_b[14]_clock_1, NB4_q_b[14]_clock_enable_0, , , );
NB4_q_b[14] = NB4_q_b[14]_PORT_B_data_out[0];


--NB3_q_b[14] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[14]_PORT_A_data_in = C1_pipeline[3][42];
NB3_q_b[14]_PORT_A_data_in_reg = DFFE(NB3_q_b[14]_PORT_A_data_in, NB3_q_b[14]_clock_0, , , NB3_q_b[14]_clock_enable_0);
NB3_q_b[14]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[14]_PORT_A_address_reg = DFFE(NB3_q_b[14]_PORT_A_address, NB3_q_b[14]_clock_0, , , NB3_q_b[14]_clock_enable_0);
NB3_q_b[14]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[14]_PORT_B_address_reg = DFFE(NB3_q_b[14]_PORT_B_address, NB3_q_b[14]_clock_1, , , );
NB3_q_b[14]_PORT_A_write_enable = VCC;
NB3_q_b[14]_PORT_A_write_enable_reg = DFFE(NB3_q_b[14]_PORT_A_write_enable, NB3_q_b[14]_clock_0, , , NB3_q_b[14]_clock_enable_0);
NB3_q_b[14]_PORT_B_read_enable = VCC;
NB3_q_b[14]_PORT_B_read_enable_reg = DFFE(NB3_q_b[14]_PORT_B_read_enable, NB3_q_b[14]_clock_1, , , );
NB3_q_b[14]_clock_0 = clock;
NB3_q_b[14]_clock_1 = clock;
NB3_q_b[14]_clock_enable_0 = D1L56;
NB3_q_b[14]_PORT_B_data_out = MEMORY(NB3_q_b[14]_PORT_A_data_in_reg, , NB3_q_b[14]_PORT_A_address_reg, NB3_q_b[14]_PORT_B_address_reg, NB3_q_b[14]_PORT_A_write_enable_reg, NB3_q_b[14]_PORT_B_read_enable_reg, , , NB3_q_b[14]_clock_0, NB3_q_b[14]_clock_1, NB3_q_b[14]_clock_enable_0, , , );
NB3_q_b[14] = NB3_q_b[14]_PORT_B_data_out[0];


--NB4_q_b[13] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_3|altsyncram_5fb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[13]_PORT_A_data_in = C1_pipeline[3][41];
NB4_q_b[13]_PORT_A_data_in_reg = DFFE(NB4_q_b[13]_PORT_A_data_in, NB4_q_b[13]_clock_0, , , NB4_q_b[13]_clock_enable_0);
NB4_q_b[13]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB4_q_b[13]_PORT_A_address_reg = DFFE(NB4_q_b[13]_PORT_A_address, NB4_q_b[13]_clock_0, , , NB4_q_b[13]_clock_enable_0);
NB4_q_b[13]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB4_q_b[13]_PORT_B_address_reg = DFFE(NB4_q_b[13]_PORT_B_address, NB4_q_b[13]_clock_1, , , );
NB4_q_b[13]_PORT_A_write_enable = VCC;
NB4_q_b[13]_PORT_A_write_enable_reg = DFFE(NB4_q_b[13]_PORT_A_write_enable, NB4_q_b[13]_clock_0, , , NB4_q_b[13]_clock_enable_0);
NB4_q_b[13]_PORT_B_read_enable = VCC;
NB4_q_b[13]_PORT_B_read_enable_reg = DFFE(NB4_q_b[13]_PORT_B_read_enable, NB4_q_b[13]_clock_1, , , );
NB4_q_b[13]_clock_0 = clock;
NB4_q_b[13]_clock_1 = clock;
NB4_q_b[13]_clock_enable_0 = D1L56;
NB4_q_b[13]_PORT_B_data_out = MEMORY(NB4_q_b[13]_PORT_A_data_in_reg, , NB4_q_b[13]_PORT_A_address_reg, NB4_q_b[13]_PORT_B_address_reg, NB4_q_b[13]_PORT_A_write_enable_reg, NB4_q_b[13]_PORT_B_read_enable_reg, , , NB4_q_b[13]_clock_0, NB4_q_b[13]_clock_1, NB4_q_b[13]_clock_enable_0, , , );
NB4_q_b[13] = NB4_q_b[13]_PORT_B_data_out[0];


--NB3_q_b[13] is halfband_decim:hbd_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_2|altsyncram_5fb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[13]_PORT_A_data_in = C1_pipeline[3][41];
NB3_q_b[13]_PORT_A_data_in_reg = DFFE(NB3_q_b[13]_PORT_A_data_in, NB3_q_b[13]_clock_0, , , NB3_q_b[13]_clock_enable_0);
NB3_q_b[13]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB3_q_b[13]_PORT_A_address_reg = DFFE(NB3_q_b[13]_PORT_A_address, NB3_q_b[13]_clock_0, , , NB3_q_b[13]_clock_enable_0);
NB3_q_b[13]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB3_q_b[13]_PORT_B_address_reg = DFFE(NB3_q_b[13]_PORT_B_address, NB3_q_b[13]_clock_1, , , );
NB3_q_b[13]_PORT_A_write_enable = VCC;
NB3_q_b[13]_PORT_A_write_enable_reg = DFFE(NB3_q_b[13]_PORT_A_write_enable, NB3_q_b[13]_clock_0, , , NB3_q_b[13]_clock_enable_0);
NB3_q_b[13]_PORT_B_read_enable = VCC;
NB3_q_b[13]_PORT_B_read_enable_reg = DFFE(NB3_q_b[13]_PORT_B_read_enable, NB3_q_b[13]_clock_1, , , );
NB3_q_b[13]_clock_0 = clock;
NB3_q_b[13]_clock_1 = clock;
NB3_q_b[13]_clock_enable_0 = D1L56;
NB3_q_b[13]_PORT_B_data_out = MEMORY(NB3_q_b[13]_PORT_A_data_in_reg, , NB3_q_b[13]_PORT_A_address_reg, NB3_q_b[13]_PORT_B_address_reg, NB3_q_b[13]_PORT_A_write_enable_reg, NB3_q_b[13]_PORT_B_read_enable_reg, , , NB3_q_b[13]_clock_0, NB3_q_b[13]_clock_1, NB3_q_b[13]_clock_enable_0, , , );
NB3_q_b[13] = NB3_q_b[13]_PORT_B_data_out[0];


--C1_integrator[3][29] is cic_decim:cic_decim_i|integrator[3][29]
--operation mode is arithmetic

C1_integrator[3][29]_carry_eqn = C1L503;
C1_integrator[3][29]_lut_out = C1_integrator[3][29] $ C1_integrator[2][29] $ C1_integrator[3][29]_carry_eqn;
C1_integrator[3][29] = DFFEAS(C1_integrator[3][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L505 is cic_decim:cic_decim_i|integrator[3][29]~2509
--operation mode is arithmetic

C1L505 = CARRY(C1_integrator[3][29] & !C1_integrator[2][29] & !C1L503 # !C1_integrator[3][29] & (!C1L503 # !C1_integrator[2][29]));


--C2_integrator[3][28] is cic_decim:cic_decim_q|integrator[3][28]
--operation mode is arithmetic

C2_integrator[3][28]_carry_eqn = C2L502;
C2_integrator[3][28]_lut_out = C2_integrator[3][28] $ C2_integrator[2][28] $ !C2_integrator[3][28]_carry_eqn;
C2_integrator[3][28] = DFFEAS(C2_integrator[3][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L504 is cic_decim:cic_decim_q|integrator[3][28]~2519
--operation mode is arithmetic

C2L504 = CARRY(C2_integrator[3][28] & (C2_integrator[2][28] # !C2L502) # !C2_integrator[3][28] & C2_integrator[2][28] & !C2L502);


--C2_differentiator[0][27] is cic_decim:cic_decim_q|differentiator[0][27]
--operation mode is normal

C2_differentiator[0][27]_lut_out = clk_enable & C2_sampler[27];
C2_differentiator[0][27] = DFFEAS(C2_differentiator[0][27]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[27] is cic_decim:cic_decim_q|sampler[27]
--operation mode is normal

C2_sampler[27]_lut_out = C2_integrator[3][27] & clk_enable;
C2_sampler[27] = DFFEAS(C2_sampler[27]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][26] is cic_decim:cic_decim_q|pipeline[0][26]
--operation mode is arithmetic

C2_pipeline[0][26]_carry_eqn = C2L586;
C2_pipeline[0][26]_lut_out = C2_differentiator[0][26] $ C2_sampler[26] $ C2_pipeline[0][26]_carry_eqn;
C2_pipeline[0][26] = DFFEAS(C2_pipeline[0][26]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L588 is cic_decim:cic_decim_q|pipeline[0][26]~2508
--operation mode is arithmetic

C2L588 = CARRY(C2_differentiator[0][26] & C2_sampler[26] & !C2L586 # !C2_differentiator[0][26] & (C2_sampler[26] # !C2L586));


--C2_differentiator[1][26] is cic_decim:cic_decim_q|differentiator[1][26]
--operation mode is normal

C2_differentiator[1][26]_lut_out = C2_pipeline[0][26] & clk_enable;
C2_differentiator[1][26] = DFFEAS(C2_differentiator[1][26]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][25] is cic_decim:cic_decim_q|pipeline[1][25]
--operation mode is arithmetic

C2_pipeline[1][25]_carry_eqn = C2L672;
C2_pipeline[1][25]_lut_out = C2_differentiator[1][25] $ C2_pipeline[0][25] $ !C2_pipeline[1][25]_carry_eqn;
C2_pipeline[1][25] = DFFEAS(C2_pipeline[1][25]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L674 is cic_decim:cic_decim_q|pipeline[1][25]~2512
--operation mode is arithmetic

C2L674 = CARRY(C2_differentiator[1][25] & (!C2L672 # !C2_pipeline[0][25]) # !C2_differentiator[1][25] & !C2_pipeline[0][25] & !C2L672);


--C2_differentiator[2][25] is cic_decim:cic_decim_q|differentiator[2][25]
--operation mode is normal

C2_differentiator[2][25]_lut_out = C2_pipeline[1][25] & clk_enable;
C2_differentiator[2][25] = DFFEAS(C2_differentiator[2][25]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][24] is cic_decim:cic_decim_q|pipeline[2][24]
--operation mode is arithmetic

C2_pipeline[2][24]_carry_eqn = C2L758;
C2_pipeline[2][24]_lut_out = C2_differentiator[2][24] $ C2_pipeline[1][24] $ C2_pipeline[2][24]_carry_eqn;
C2_pipeline[2][24] = DFFEAS(C2_pipeline[2][24]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L761 is cic_decim:cic_decim_q|pipeline[2][24]~2516
--operation mode is arithmetic

C2L761 = CARRY(C2_differentiator[2][24] & C2_pipeline[1][24] & !C2L758 # !C2_differentiator[2][24] & (C2_pipeline[1][24] # !C2L758));


--C2_differentiator[3][24] is cic_decim:cic_decim_q|differentiator[3][24]
--operation mode is normal

C2_differentiator[3][24]_lut_out = C2_pipeline[2][24] & clk_enable;
C2_differentiator[3][24] = DFFEAS(C2_differentiator[3][24]_lut_out, clock, VCC, , C2L760, , , , );


--C2L806 is cic_decim:cic_decim_q|pipeline[3][28]~2521
--operation mode is arithmetic

C2L806 = CARRY(C2_differentiator[3][23] & (!C2L807 # !C2_pipeline[2][23]) # !C2_differentiator[3][23] & !C2_pipeline[2][23] & !C2L807);


--NB6_q_b[14] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[14]_PORT_A_data_in = C2_pipeline[3][42];
NB6_q_b[14]_PORT_A_data_in_reg = DFFE(NB6_q_b[14]_PORT_A_data_in, NB6_q_b[14]_clock_0, , , NB6_q_b[14]_clock_enable_0);
NB6_q_b[14]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[14]_PORT_A_address_reg = DFFE(NB6_q_b[14]_PORT_A_address, NB6_q_b[14]_clock_0, , , NB6_q_b[14]_clock_enable_0);
NB6_q_b[14]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[14]_PORT_B_address_reg = DFFE(NB6_q_b[14]_PORT_B_address, NB6_q_b[14]_clock_1, , , );
NB6_q_b[14]_PORT_A_write_enable = VCC;
NB6_q_b[14]_PORT_A_write_enable_reg = DFFE(NB6_q_b[14]_PORT_A_write_enable, NB6_q_b[14]_clock_0, , , NB6_q_b[14]_clock_enable_0);
NB6_q_b[14]_PORT_B_read_enable = VCC;
NB6_q_b[14]_PORT_B_read_enable_reg = DFFE(NB6_q_b[14]_PORT_B_read_enable, NB6_q_b[14]_clock_1, , , );
NB6_q_b[14]_clock_0 = clock;
NB6_q_b[14]_clock_1 = clock;
NB6_q_b[14]_clock_enable_0 = D1L56;
NB6_q_b[14]_PORT_B_data_out = MEMORY(NB6_q_b[14]_PORT_A_data_in_reg, , NB6_q_b[14]_PORT_A_address_reg, NB6_q_b[14]_PORT_B_address_reg, NB6_q_b[14]_PORT_A_write_enable_reg, NB6_q_b[14]_PORT_B_read_enable_reg, , , NB6_q_b[14]_clock_0, NB6_q_b[14]_clock_1, NB6_q_b[14]_clock_enable_0, , , );
NB6_q_b[14] = NB6_q_b[14]_PORT_B_data_out[0];


--NB5_q_b[14] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[14]_PORT_A_data_in = C2_pipeline[3][42];
NB5_q_b[14]_PORT_A_data_in_reg = DFFE(NB5_q_b[14]_PORT_A_data_in, NB5_q_b[14]_clock_0, , , NB5_q_b[14]_clock_enable_0);
NB5_q_b[14]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[14]_PORT_A_address_reg = DFFE(NB5_q_b[14]_PORT_A_address, NB5_q_b[14]_clock_0, , , NB5_q_b[14]_clock_enable_0);
NB5_q_b[14]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[14]_PORT_B_address_reg = DFFE(NB5_q_b[14]_PORT_B_address, NB5_q_b[14]_clock_1, , , );
NB5_q_b[14]_PORT_A_write_enable = VCC;
NB5_q_b[14]_PORT_A_write_enable_reg = DFFE(NB5_q_b[14]_PORT_A_write_enable, NB5_q_b[14]_clock_0, , , NB5_q_b[14]_clock_enable_0);
NB5_q_b[14]_PORT_B_read_enable = VCC;
NB5_q_b[14]_PORT_B_read_enable_reg = DFFE(NB5_q_b[14]_PORT_B_read_enable, NB5_q_b[14]_clock_1, , , );
NB5_q_b[14]_clock_0 = clock;
NB5_q_b[14]_clock_1 = clock;
NB5_q_b[14]_clock_enable_0 = D1L56;
NB5_q_b[14]_PORT_B_data_out = MEMORY(NB5_q_b[14]_PORT_A_data_in_reg, , NB5_q_b[14]_PORT_A_address_reg, NB5_q_b[14]_PORT_B_address_reg, NB5_q_b[14]_PORT_A_write_enable_reg, NB5_q_b[14]_PORT_B_read_enable_reg, , , NB5_q_b[14]_clock_0, NB5_q_b[14]_clock_1, NB5_q_b[14]_clock_enable_0, , , );
NB5_q_b[14] = NB5_q_b[14]_PORT_B_data_out[0];


--NB6_q_b[13] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_5|altsyncram_5fb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB6_q_b[13]_PORT_A_data_in = C2_pipeline[3][41];
NB6_q_b[13]_PORT_A_data_in_reg = DFFE(NB6_q_b[13]_PORT_A_data_in, NB6_q_b[13]_clock_0, , , NB6_q_b[13]_clock_enable_0);
NB6_q_b[13]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB6_q_b[13]_PORT_A_address_reg = DFFE(NB6_q_b[13]_PORT_A_address, NB6_q_b[13]_clock_0, , , NB6_q_b[13]_clock_enable_0);
NB6_q_b[13]_PORT_B_address = BUS(D1L105, D1L95, D1L98, D1L103);
NB6_q_b[13]_PORT_B_address_reg = DFFE(NB6_q_b[13]_PORT_B_address, NB6_q_b[13]_clock_1, , , );
NB6_q_b[13]_PORT_A_write_enable = VCC;
NB6_q_b[13]_PORT_A_write_enable_reg = DFFE(NB6_q_b[13]_PORT_A_write_enable, NB6_q_b[13]_clock_0, , , NB6_q_b[13]_clock_enable_0);
NB6_q_b[13]_PORT_B_read_enable = VCC;
NB6_q_b[13]_PORT_B_read_enable_reg = DFFE(NB6_q_b[13]_PORT_B_read_enable, NB6_q_b[13]_clock_1, , , );
NB6_q_b[13]_clock_0 = clock;
NB6_q_b[13]_clock_1 = clock;
NB6_q_b[13]_clock_enable_0 = D1L56;
NB6_q_b[13]_PORT_B_data_out = MEMORY(NB6_q_b[13]_PORT_A_data_in_reg, , NB6_q_b[13]_PORT_A_address_reg, NB6_q_b[13]_PORT_B_address_reg, NB6_q_b[13]_PORT_A_write_enable_reg, NB6_q_b[13]_PORT_B_read_enable_reg, , , NB6_q_b[13]_clock_0, NB6_q_b[13]_clock_1, NB6_q_b[13]_clock_enable_0, , , );
NB6_q_b[13] = NB6_q_b[13]_PORT_B_data_out[0];


--NB5_q_b[13] is halfband_decim:hbd_q|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_4|altsyncram_5fb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 16, Port B Logical Depth: 16, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB5_q_b[13]_PORT_A_data_in = C2_pipeline[3][41];
NB5_q_b[13]_PORT_A_data_in_reg = DFFE(NB5_q_b[13]_PORT_A_data_in, NB5_q_b[13]_clock_0, , , NB5_q_b[13]_clock_enable_0);
NB5_q_b[13]_PORT_A_address = BUS(D2_base_addr[0], D2_base_addr[1], D2_base_addr[2], D2_base_addr[3]);
NB5_q_b[13]_PORT_A_address_reg = DFFE(NB5_q_b[13]_PORT_A_address, NB5_q_b[13]_clock_0, , , NB5_q_b[13]_clock_enable_0);
NB5_q_b[13]_PORT_B_address = BUS(D1L104, D1L106, D1L109, D1L113);
NB5_q_b[13]_PORT_B_address_reg = DFFE(NB5_q_b[13]_PORT_B_address, NB5_q_b[13]_clock_1, , , );
NB5_q_b[13]_PORT_A_write_enable = VCC;
NB5_q_b[13]_PORT_A_write_enable_reg = DFFE(NB5_q_b[13]_PORT_A_write_enable, NB5_q_b[13]_clock_0, , , NB5_q_b[13]_clock_enable_0);
NB5_q_b[13]_PORT_B_read_enable = VCC;
NB5_q_b[13]_PORT_B_read_enable_reg = DFFE(NB5_q_b[13]_PORT_B_read_enable, NB5_q_b[13]_clock_1, , , );
NB5_q_b[13]_clock_0 = clock;
NB5_q_b[13]_clock_1 = clock;
NB5_q_b[13]_clock_enable_0 = D1L56;
NB5_q_b[13]_PORT_B_data_out = MEMORY(NB5_q_b[13]_PORT_A_data_in_reg, , NB5_q_b[13]_PORT_A_address_reg, NB5_q_b[13]_PORT_B_address_reg, NB5_q_b[13]_PORT_A_write_enable_reg, NB5_q_b[13]_PORT_B_read_enable_reg, , , NB5_q_b[13]_clock_0, NB5_q_b[13]_clock_1, NB5_q_b[13]_clock_enable_0, , , );
NB5_q_b[13] = NB5_q_b[13]_PORT_B_data_out[0];


--C2_integrator[3][29] is cic_decim:cic_decim_q|integrator[3][29]
--operation mode is arithmetic

C2_integrator[3][29]_carry_eqn = C2L504;
C2_integrator[3][29]_lut_out = C2_integrator[3][29] $ C2_integrator[2][29] $ C2_integrator[3][29]_carry_eqn;
C2_integrator[3][29] = DFFEAS(C2_integrator[3][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L506 is cic_decim:cic_decim_q|integrator[3][29]~2523
--operation mode is arithmetic

C2L506 = CARRY(C2_integrator[3][29] & !C2_integrator[2][29] & !C2L504 # !C2_integrator[3][29] & (!C2L504 # !C2_integrator[2][29]));


--C1_integrator[3][38] is cic_decim:cic_decim_i|integrator[3][38]
--operation mode is arithmetic

C1_integrator[3][38]_carry_eqn = C1L521;
C1_integrator[3][38]_lut_out = C1_integrator[3][38] $ C1_integrator[2][38] $ !C1_integrator[3][38]_carry_eqn;
C1_integrator[3][38] = DFFEAS(C1_integrator[3][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L523 is cic_decim:cic_decim_i|integrator[3][38]~2513
--operation mode is arithmetic

C1L523 = CARRY(C1_integrator[3][38] & (C1_integrator[2][38] # !C1L521) # !C1_integrator[3][38] & C1_integrator[2][38] & !C1L521);


--C2_integrator[3][38] is cic_decim:cic_decim_q|integrator[3][38]
--operation mode is arithmetic

C2_integrator[3][38]_carry_eqn = C2L522;
C2_integrator[3][38]_lut_out = C2_integrator[3][38] $ C2_integrator[2][38] $ !C2_integrator[3][38]_carry_eqn;
C2_integrator[3][38] = DFFEAS(C2_integrator[3][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L524 is cic_decim:cic_decim_q|integrator[3][38]~2527
--operation mode is arithmetic

C2L524 = CARRY(C2_integrator[3][38] & (C2_integrator[2][38] # !C2L522) # !C2_integrator[3][38] & C2_integrator[2][38] & !C2L522);


--C1_integrator[3][30] is cic_decim:cic_decim_i|integrator[3][30]
--operation mode is arithmetic

C1_integrator[3][30]_carry_eqn = C1L505;
C1_integrator[3][30]_lut_out = C1_integrator[3][30] $ C1_integrator[2][30] $ !C1_integrator[3][30]_carry_eqn;
C1_integrator[3][30] = DFFEAS(C1_integrator[3][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L507 is cic_decim:cic_decim_i|integrator[3][30]~2517
--operation mode is arithmetic

C1L507 = CARRY(C1_integrator[3][30] & (C1_integrator[2][30] # !C1L505) # !C1_integrator[3][30] & C1_integrator[2][30] & !C1L505);


--C2_integrator[3][30] is cic_decim:cic_decim_q|integrator[3][30]
--operation mode is arithmetic

C2_integrator[3][30]_carry_eqn = C2L506;
C2_integrator[3][30]_lut_out = C2_integrator[3][30] $ C2_integrator[2][30] $ !C2_integrator[3][30]_carry_eqn;
C2_integrator[3][30] = DFFEAS(C2_integrator[3][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L508 is cic_decim:cic_decim_q|integrator[3][30]~2531
--operation mode is arithmetic

C2L508 = CARRY(C2_integrator[3][30] & (C2_integrator[2][30] # !C2L506) # !C2_integrator[3][30] & C2_integrator[2][30] & !C2L506);


--C1_integrator[3][39] is cic_decim:cic_decim_i|integrator[3][39]
--operation mode is arithmetic

C1_integrator[3][39]_carry_eqn = C1L523;
C1_integrator[3][39]_lut_out = C1_integrator[3][39] $ C1_integrator[2][39] $ C1_integrator[3][39]_carry_eqn;
C1_integrator[3][39] = DFFEAS(C1_integrator[3][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L525 is cic_decim:cic_decim_i|integrator[3][39]~2521
--operation mode is arithmetic

C1L525 = CARRY(C1_integrator[3][39] & !C1_integrator[2][39] & !C1L523 # !C1_integrator[3][39] & (!C1L523 # !C1_integrator[2][39]));


--C2_integrator[3][39] is cic_decim:cic_decim_q|integrator[3][39]
--operation mode is arithmetic

C2_integrator[3][39]_carry_eqn = C2L524;
C2_integrator[3][39]_lut_out = C2_integrator[3][39] $ C2_integrator[2][39] $ C2_integrator[3][39]_carry_eqn;
C2_integrator[3][39] = DFFEAS(C2_integrator[3][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L526 is cic_decim:cic_decim_q|integrator[3][39]~2535
--operation mode is arithmetic

C2L526 = CARRY(C2_integrator[3][39] & !C2_integrator[2][39] & !C2L524 # !C2_integrator[3][39] & (!C2L524 # !C2_integrator[2][39]));


--C1_integrator[3][31] is cic_decim:cic_decim_i|integrator[3][31]
--operation mode is arithmetic

C1_integrator[3][31]_carry_eqn = C1L507;
C1_integrator[3][31]_lut_out = C1_integrator[3][31] $ C1_integrator[2][31] $ C1_integrator[3][31]_carry_eqn;
C1_integrator[3][31] = DFFEAS(C1_integrator[3][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L509 is cic_decim:cic_decim_i|integrator[3][31]~2525
--operation mode is arithmetic

C1L509 = CARRY(C1_integrator[3][31] & !C1_integrator[2][31] & !C1L507 # !C1_integrator[3][31] & (!C1L507 # !C1_integrator[2][31]));


--C2_integrator[3][31] is cic_decim:cic_decim_q|integrator[3][31]
--operation mode is arithmetic

C2_integrator[3][31]_carry_eqn = C2L508;
C2_integrator[3][31]_lut_out = C2_integrator[3][31] $ C2_integrator[2][31] $ C2_integrator[3][31]_carry_eqn;
C2_integrator[3][31] = DFFEAS(C2_integrator[3][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L510 is cic_decim:cic_decim_q|integrator[3][31]~2539
--operation mode is arithmetic

C2L510 = CARRY(C2_integrator[3][31] & !C2_integrator[2][31] & !C2L508 # !C2_integrator[3][31] & (!C2L508 # !C2_integrator[2][31]));


--C1_integrator[3][40] is cic_decim:cic_decim_i|integrator[3][40]
--operation mode is arithmetic

C1_integrator[3][40]_carry_eqn = C1L525;
C1_integrator[3][40]_lut_out = C1_integrator[3][40] $ C1_integrator[2][40] $ !C1_integrator[3][40]_carry_eqn;
C1_integrator[3][40] = DFFEAS(C1_integrator[3][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L527 is cic_decim:cic_decim_i|integrator[3][40]~2529
--operation mode is arithmetic

C1L527 = CARRY(C1_integrator[3][40] & (C1_integrator[2][40] # !C1L525) # !C1_integrator[3][40] & C1_integrator[2][40] & !C1L525);


--C2_integrator[3][40] is cic_decim:cic_decim_q|integrator[3][40]
--operation mode is arithmetic

C2_integrator[3][40]_carry_eqn = C2L526;
C2_integrator[3][40]_lut_out = C2_integrator[3][40] $ C2_integrator[2][40] $ !C2_integrator[3][40]_carry_eqn;
C2_integrator[3][40] = DFFEAS(C2_integrator[3][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L528 is cic_decim:cic_decim_q|integrator[3][40]~2543
--operation mode is arithmetic

C2L528 = CARRY(C2_integrator[3][40] & (C2_integrator[2][40] # !C2L526) # !C2_integrator[3][40] & C2_integrator[2][40] & !C2L526);


--C1_integrator[3][32] is cic_decim:cic_decim_i|integrator[3][32]
--operation mode is arithmetic

C1_integrator[3][32]_carry_eqn = C1L509;
C1_integrator[3][32]_lut_out = C1_integrator[3][32] $ C1_integrator[2][32] $ !C1_integrator[3][32]_carry_eqn;
C1_integrator[3][32] = DFFEAS(C1_integrator[3][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L511 is cic_decim:cic_decim_i|integrator[3][32]~2533
--operation mode is arithmetic

C1L511 = CARRY(C1_integrator[3][32] & (C1_integrator[2][32] # !C1L509) # !C1_integrator[3][32] & C1_integrator[2][32] & !C1L509);


--C2_integrator[3][32] is cic_decim:cic_decim_q|integrator[3][32]
--operation mode is arithmetic

C2_integrator[3][32]_carry_eqn = C2L510;
C2_integrator[3][32]_lut_out = C2_integrator[3][32] $ C2_integrator[2][32] $ !C2_integrator[3][32]_carry_eqn;
C2_integrator[3][32] = DFFEAS(C2_integrator[3][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L512 is cic_decim:cic_decim_q|integrator[3][32]~2547
--operation mode is arithmetic

C2L512 = CARRY(C2_integrator[3][32] & (C2_integrator[2][32] # !C2L510) # !C2_integrator[3][32] & C2_integrator[2][32] & !C2L510);


--C1_integrator[3][41] is cic_decim:cic_decim_i|integrator[3][41]
--operation mode is arithmetic

C1_integrator[3][41]_carry_eqn = C1L527;
C1_integrator[3][41]_lut_out = C1_integrator[3][41] $ C1_integrator[2][41] $ C1_integrator[3][41]_carry_eqn;
C1_integrator[3][41] = DFFEAS(C1_integrator[3][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L529 is cic_decim:cic_decim_i|integrator[3][41]~2537
--operation mode is arithmetic

C1L529 = CARRY(C1_integrator[3][41] & !C1_integrator[2][41] & !C1L527 # !C1_integrator[3][41] & (!C1L527 # !C1_integrator[2][41]));


--C2_integrator[3][41] is cic_decim:cic_decim_q|integrator[3][41]
--operation mode is arithmetic

C2_integrator[3][41]_carry_eqn = C2L528;
C2_integrator[3][41]_lut_out = C2_integrator[3][41] $ C2_integrator[2][41] $ C2_integrator[3][41]_carry_eqn;
C2_integrator[3][41] = DFFEAS(C2_integrator[3][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L530 is cic_decim:cic_decim_q|integrator[3][41]~2551
--operation mode is arithmetic

C2L530 = CARRY(C2_integrator[3][41] & !C2_integrator[2][41] & !C2L528 # !C2_integrator[3][41] & (!C2L528 # !C2_integrator[2][41]));


--C1_integrator[3][33] is cic_decim:cic_decim_i|integrator[3][33]
--operation mode is arithmetic

C1_integrator[3][33]_carry_eqn = C1L511;
C1_integrator[3][33]_lut_out = C1_integrator[3][33] $ C1_integrator[2][33] $ C1_integrator[3][33]_carry_eqn;
C1_integrator[3][33] = DFFEAS(C1_integrator[3][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L513 is cic_decim:cic_decim_i|integrator[3][33]~2541
--operation mode is arithmetic

C1L513 = CARRY(C1_integrator[3][33] & !C1_integrator[2][33] & !C1L511 # !C1_integrator[3][33] & (!C1L511 # !C1_integrator[2][33]));


--C2_integrator[3][33] is cic_decim:cic_decim_q|integrator[3][33]
--operation mode is arithmetic

C2_integrator[3][33]_carry_eqn = C2L512;
C2_integrator[3][33]_lut_out = C2_integrator[3][33] $ C2_integrator[2][33] $ C2_integrator[3][33]_carry_eqn;
C2_integrator[3][33] = DFFEAS(C2_integrator[3][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L514 is cic_decim:cic_decim_q|integrator[3][33]~2555
--operation mode is arithmetic

C2L514 = CARRY(C2_integrator[3][33] & !C2_integrator[2][33] & !C2L512 # !C2_integrator[3][33] & (!C2L512 # !C2_integrator[2][33]));


--C1_integrator[3][42] is cic_decim:cic_decim_i|integrator[3][42]
--operation mode is arithmetic

C1_integrator[3][42]_carry_eqn = C1L529;
C1_integrator[3][42]_lut_out = C1_integrator[3][42] $ C1_integrator[2][42] $ !C1_integrator[3][42]_carry_eqn;
C1_integrator[3][42] = DFFEAS(C1_integrator[3][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L531 is cic_decim:cic_decim_i|integrator[3][42]~2545
--operation mode is arithmetic

C1L531 = CARRY(C1_integrator[3][42] & (C1_integrator[2][42] # !C1L529) # !C1_integrator[3][42] & C1_integrator[2][42] & !C1L529);


--C2_integrator[3][42] is cic_decim:cic_decim_q|integrator[3][42]
--operation mode is arithmetic

C2_integrator[3][42]_carry_eqn = C2L530;
C2_integrator[3][42]_lut_out = C2_integrator[3][42] $ C2_integrator[2][42] $ !C2_integrator[3][42]_carry_eqn;
C2_integrator[3][42] = DFFEAS(C2_integrator[3][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L532 is cic_decim:cic_decim_q|integrator[3][42]~2559
--operation mode is arithmetic

C2L532 = CARRY(C2_integrator[3][42] & (C2_integrator[2][42] # !C2L530) # !C2_integrator[3][42] & C2_integrator[2][42] & !C2L530);


--C1_integrator[3][34] is cic_decim:cic_decim_i|integrator[3][34]
--operation mode is arithmetic

C1_integrator[3][34]_carry_eqn = C1L513;
C1_integrator[3][34]_lut_out = C1_integrator[3][34] $ C1_integrator[2][34] $ !C1_integrator[3][34]_carry_eqn;
C1_integrator[3][34] = DFFEAS(C1_integrator[3][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L515 is cic_decim:cic_decim_i|integrator[3][34]~2549
--operation mode is arithmetic

C1L515 = CARRY(C1_integrator[3][34] & (C1_integrator[2][34] # !C1L513) # !C1_integrator[3][34] & C1_integrator[2][34] & !C1L513);


--C2_integrator[3][34] is cic_decim:cic_decim_q|integrator[3][34]
--operation mode is arithmetic

C2_integrator[3][34]_carry_eqn = C2L514;
C2_integrator[3][34]_lut_out = C2_integrator[3][34] $ C2_integrator[2][34] $ !C2_integrator[3][34]_carry_eqn;
C2_integrator[3][34] = DFFEAS(C2_integrator[3][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L516 is cic_decim:cic_decim_q|integrator[3][34]~2563
--operation mode is arithmetic

C2L516 = CARRY(C2_integrator[3][34] & (C2_integrator[2][34] # !C2L514) # !C2_integrator[3][34] & C2_integrator[2][34] & !C2L514);


--C1_integrator[3][35] is cic_decim:cic_decim_i|integrator[3][35]
--operation mode is arithmetic

C1_integrator[3][35]_carry_eqn = C1L515;
C1_integrator[3][35]_lut_out = C1_integrator[3][35] $ C1_integrator[2][35] $ C1_integrator[3][35]_carry_eqn;
C1_integrator[3][35] = DFFEAS(C1_integrator[3][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L517 is cic_decim:cic_decim_i|integrator[3][35]~2553
--operation mode is arithmetic

C1L517 = CARRY(C1_integrator[3][35] & !C1_integrator[2][35] & !C1L515 # !C1_integrator[3][35] & (!C1L515 # !C1_integrator[2][35]));


--C2_integrator[3][35] is cic_decim:cic_decim_q|integrator[3][35]
--operation mode is arithmetic

C2_integrator[3][35]_carry_eqn = C2L516;
C2_integrator[3][35]_lut_out = C2_integrator[3][35] $ C2_integrator[2][35] $ C2_integrator[3][35]_carry_eqn;
C2_integrator[3][35] = DFFEAS(C2_integrator[3][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L518 is cic_decim:cic_decim_q|integrator[3][35]~2567
--operation mode is arithmetic

C2L518 = CARRY(C2_integrator[3][35] & !C2_integrator[2][35] & !C2L516 # !C2_integrator[3][35] & (!C2L516 # !C2_integrator[2][35]));


--C2_integrator[3][36] is cic_decim:cic_decim_q|integrator[3][36]
--operation mode is arithmetic

C2_integrator[3][36]_carry_eqn = C2L518;
C2_integrator[3][36]_lut_out = C2_integrator[3][36] $ C2_integrator[2][36] $ !C2_integrator[3][36]_carry_eqn;
C2_integrator[3][36] = DFFEAS(C2_integrator[3][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L520 is cic_decim:cic_decim_q|integrator[3][36]~2571
--operation mode is arithmetic

C2L520 = CARRY(C2_integrator[3][36] & (C2_integrator[2][36] # !C2L518) # !C2_integrator[3][36] & C2_integrator[2][36] & !C2L518);


--C1_integrator[3][36] is cic_decim:cic_decim_i|integrator[3][36]
--operation mode is arithmetic

C1_integrator[3][36]_carry_eqn = C1L517;
C1_integrator[3][36]_lut_out = C1_integrator[3][36] $ C1_integrator[2][36] $ !C1_integrator[3][36]_carry_eqn;
C1_integrator[3][36] = DFFEAS(C1_integrator[3][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L519 is cic_decim:cic_decim_i|integrator[3][36]~2557
--operation mode is arithmetic

C1L519 = CARRY(C1_integrator[3][36] & (C1_integrator[2][36] # !C1L517) # !C1_integrator[3][36] & C1_integrator[2][36] & !C1L517);


--reset_count[3] is reset_count[3]
--operation mode is arithmetic

reset_count[3]_carry_eqn = A1L176;
reset_count[3]_lut_out = reset_count[3] $ (reset_count[3]_carry_eqn);
reset_count[3] = DFFEAS(reset_count[3]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L178 is reset_count[3]~119
--operation mode is arithmetic

A1L178 = CARRY(!A1L176 # !reset_count[3]);


--C1_integrator[2][43] is cic_decim:cic_decim_i|integrator[2][43]
--operation mode is normal

C1_integrator[2][43]_carry_eqn = C1L443;
C1_integrator[2][43]_lut_out = C1_integrator[2][43] $ C1_integrator[1][43] $ C1_integrator[2][43]_carry_eqn;
C1_integrator[2][43] = DFFEAS(C1_integrator[2][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C2L403 is cic_decim:cic_decim_q|integrator[2][22]~2574
--operation mode is normal

C2L403 = clock # !clk_enable;


--C1_integrator[2][37] is cic_decim:cic_decim_i|integrator[2][37]
--operation mode is arithmetic

C1_integrator[2][37]_carry_eqn = C1L431;
C1_integrator[2][37]_lut_out = C1_integrator[2][37] $ C1_integrator[1][37] $ C1_integrator[2][37]_carry_eqn;
C1_integrator[2][37] = DFFEAS(C1_integrator[2][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L433 is cic_decim:cic_decim_i|integrator[2][37]~2565
--operation mode is arithmetic

C1L433 = CARRY(C1_integrator[2][37] & !C1_integrator[1][37] & !C1L431 # !C1_integrator[2][37] & (!C1L431 # !C1_integrator[1][37]));


--C2_integrator[2][37] is cic_decim:cic_decim_q|integrator[2][37]
--operation mode is arithmetic

C2_integrator[2][37]_carry_eqn = C2L432;
C2_integrator[2][37]_lut_out = C2_integrator[2][37] $ C2_integrator[1][37] $ C2_integrator[2][37]_carry_eqn;
C2_integrator[2][37] = DFFEAS(C2_integrator[2][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L434 is cic_decim:cic_decim_q|integrator[2][37]~2576
--operation mode is arithmetic

C2L434 = CARRY(C2_integrator[2][37] & !C2_integrator[1][37] & !C2L432 # !C2_integrator[2][37] & (!C2L432 # !C2_integrator[1][37]));


--C2_integrator[2][43] is cic_decim:cic_decim_q|integrator[2][43]
--operation mode is normal

C2_integrator[2][43]_carry_eqn = C2L444;
C2_integrator[2][43]_lut_out = C2_integrator[2][43] $ C2_integrator[1][43] $ C2_integrator[2][43]_carry_eqn;
C2_integrator[2][43] = DFFEAS(C2_integrator[2][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C1_integrator[2][28] is cic_decim:cic_decim_i|integrator[2][28]
--operation mode is arithmetic

C1_integrator[2][28]_carry_eqn = C1L413;
C1_integrator[2][28]_lut_out = C1_integrator[2][28] $ C1_integrator[1][28] $ !C1_integrator[2][28]_carry_eqn;
C1_integrator[2][28] = DFFEAS(C1_integrator[2][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L415 is cic_decim:cic_decim_i|integrator[2][28]~2569
--operation mode is arithmetic

C1L415 = CARRY(C1_integrator[2][28] & (C1_integrator[1][28] # !C1L413) # !C1_integrator[2][28] & C1_integrator[1][28] & !C1L413);


--C1_integrator[3][27] is cic_decim:cic_decim_i|integrator[3][27]
--operation mode is arithmetic

C1_integrator[3][27]_carry_eqn = C1L499;
C1_integrator[3][27]_lut_out = C1_integrator[3][27] $ C1_integrator[2][27] $ C1_integrator[3][27]_carry_eqn;
C1_integrator[3][27] = DFFEAS(C1_integrator[3][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L501 is cic_decim:cic_decim_i|integrator[3][27]~2573
--operation mode is arithmetic

C1L501 = CARRY(C1_integrator[3][27] & !C1_integrator[2][27] & !C1L499 # !C1_integrator[3][27] & (!C1L499 # !C1_integrator[2][27]));


--C1_differentiator[0][26] is cic_decim:cic_decim_i|differentiator[0][26]
--operation mode is normal

C1_differentiator[0][26]_lut_out = clk_enable & C1_sampler[26];
C1_differentiator[0][26] = DFFEAS(C1_differentiator[0][26]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[26] is cic_decim:cic_decim_i|sampler[26]
--operation mode is normal

C1_sampler[26]_lut_out = C1_integrator[3][26] & clk_enable;
C1_sampler[26] = DFFEAS(C1_sampler[26]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][25] is cic_decim:cic_decim_i|pipeline[0][25]
--operation mode is arithmetic

C1_pipeline[0][25]_carry_eqn = C1L583;
C1_pipeline[0][25]_lut_out = C1_differentiator[0][25] $ C1_sampler[25] $ !C1_pipeline[0][25]_carry_eqn;
C1_pipeline[0][25] = DFFEAS(C1_pipeline[0][25]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L585 is cic_decim:cic_decim_i|pipeline[0][25]~2510
--operation mode is arithmetic

C1L585 = CARRY(C1_differentiator[0][25] & (!C1L583 # !C1_sampler[25]) # !C1_differentiator[0][25] & !C1_sampler[25] & !C1L583);


--C1_differentiator[1][25] is cic_decim:cic_decim_i|differentiator[1][25]
--operation mode is normal

C1_differentiator[1][25]_lut_out = C1_pipeline[0][25] & clk_enable;
C1_differentiator[1][25] = DFFEAS(C1_differentiator[1][25]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][24] is cic_decim:cic_decim_i|pipeline[1][24]
--operation mode is arithmetic

C1_pipeline[1][24]_carry_eqn = C1L669;
C1_pipeline[1][24]_lut_out = C1_differentiator[1][24] $ C1_pipeline[0][24] $ C1_pipeline[1][24]_carry_eqn;
C1_pipeline[1][24] = DFFEAS(C1_pipeline[1][24]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L671 is cic_decim:cic_decim_i|pipeline[1][24]~2514
--operation mode is arithmetic

C1L671 = CARRY(C1_differentiator[1][24] & C1_pipeline[0][24] & !C1L669 # !C1_differentiator[1][24] & (C1_pipeline[0][24] # !C1L669));


--C1_differentiator[2][24] is cic_decim:cic_decim_i|differentiator[2][24]
--operation mode is normal

C1_differentiator[2][24]_lut_out = C1_pipeline[1][24] & clk_enable;
C1_differentiator[2][24] = DFFEAS(C1_differentiator[2][24]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][23] is cic_decim:cic_decim_i|pipeline[2][23]
--operation mode is arithmetic

C1_pipeline[2][23]_carry_eqn = C1L755;
C1_pipeline[2][23]_lut_out = C1_differentiator[2][23] $ C1_pipeline[1][23] $ !C1_pipeline[2][23]_carry_eqn;
C1_pipeline[2][23] = DFFEAS(C1_pipeline[2][23]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L757 is cic_decim:cic_decim_i|pipeline[2][23]~2518
--operation mode is arithmetic

C1L757 = CARRY(C1_differentiator[2][23] & (!C1L755 # !C1_pipeline[1][23]) # !C1_differentiator[2][23] & !C1_pipeline[1][23] & !C1L755);


--C1_differentiator[3][23] is cic_decim:cic_decim_i|differentiator[3][23]
--operation mode is normal

C1_differentiator[3][23]_lut_out = C1_pipeline[2][23] & clk_enable;
C1_differentiator[3][23] = DFFEAS(C1_differentiator[3][23]_lut_out, clock, VCC, , C2L760, , , , );


--C1L805 is cic_decim:cic_decim_i|pipeline[3][28]~2523
--operation mode is arithmetic

C1L805 = CARRY(C1_differentiator[3][22] & C1_pipeline[2][22] & !C1L806 # !C1_differentiator[3][22] & (C1_pipeline[2][22] # !C1L806));


--C1_integrator[2][29] is cic_decim:cic_decim_i|integrator[2][29]
--operation mode is arithmetic

C1_integrator[2][29]_carry_eqn = C1L415;
C1_integrator[2][29]_lut_out = C1_integrator[2][29] $ C1_integrator[1][29] $ C1_integrator[2][29]_carry_eqn;
C1_integrator[2][29] = DFFEAS(C1_integrator[2][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L417 is cic_decim:cic_decim_i|integrator[2][29]~2577
--operation mode is arithmetic

C1L417 = CARRY(C1_integrator[2][29] & !C1_integrator[1][29] & !C1L415 # !C1_integrator[2][29] & (!C1L415 # !C1_integrator[1][29]));


--C2_integrator[2][28] is cic_decim:cic_decim_q|integrator[2][28]
--operation mode is arithmetic

C2_integrator[2][28]_carry_eqn = C2L414;
C2_integrator[2][28]_lut_out = C2_integrator[2][28] $ C2_integrator[1][28] $ !C2_integrator[2][28]_carry_eqn;
C2_integrator[2][28] = DFFEAS(C2_integrator[2][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L416 is cic_decim:cic_decim_q|integrator[2][28]~2584
--operation mode is arithmetic

C2L416 = CARRY(C2_integrator[2][28] & (C2_integrator[1][28] # !C2L414) # !C2_integrator[2][28] & C2_integrator[1][28] & !C2L414);


--C2_integrator[3][27] is cic_decim:cic_decim_q|integrator[3][27]
--operation mode is arithmetic

C2_integrator[3][27]_carry_eqn = C2L500;
C2_integrator[3][27]_lut_out = C2_integrator[3][27] $ C2_integrator[2][27] $ C2_integrator[3][27]_carry_eqn;
C2_integrator[3][27] = DFFEAS(C2_integrator[3][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L502 is cic_decim:cic_decim_q|integrator[3][27]~2588
--operation mode is arithmetic

C2L502 = CARRY(C2_integrator[3][27] & !C2_integrator[2][27] & !C2L500 # !C2_integrator[3][27] & (!C2L500 # !C2_integrator[2][27]));


--C2_differentiator[0][26] is cic_decim:cic_decim_q|differentiator[0][26]
--operation mode is normal

C2_differentiator[0][26]_lut_out = clk_enable & C2_sampler[26];
C2_differentiator[0][26] = DFFEAS(C2_differentiator[0][26]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[26] is cic_decim:cic_decim_q|sampler[26]
--operation mode is normal

C2_sampler[26]_lut_out = C2_integrator[3][26] & clk_enable;
C2_sampler[26] = DFFEAS(C2_sampler[26]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][25] is cic_decim:cic_decim_q|pipeline[0][25]
--operation mode is arithmetic

C2_pipeline[0][25]_carry_eqn = C2L584;
C2_pipeline[0][25]_lut_out = C2_differentiator[0][25] $ C2_sampler[25] $ !C2_pipeline[0][25]_carry_eqn;
C2_pipeline[0][25] = DFFEAS(C2_pipeline[0][25]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L586 is cic_decim:cic_decim_q|pipeline[0][25]~2525
--operation mode is arithmetic

C2L586 = CARRY(C2_differentiator[0][25] & (!C2L584 # !C2_sampler[25]) # !C2_differentiator[0][25] & !C2_sampler[25] & !C2L584);


--C2_differentiator[1][25] is cic_decim:cic_decim_q|differentiator[1][25]
--operation mode is normal

C2_differentiator[1][25]_lut_out = C2_pipeline[0][25] & clk_enable;
C2_differentiator[1][25] = DFFEAS(C2_differentiator[1][25]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][24] is cic_decim:cic_decim_q|pipeline[1][24]
--operation mode is arithmetic

C2_pipeline[1][24]_carry_eqn = C2L670;
C2_pipeline[1][24]_lut_out = C2_differentiator[1][24] $ C2_pipeline[0][24] $ C2_pipeline[1][24]_carry_eqn;
C2_pipeline[1][24] = DFFEAS(C2_pipeline[1][24]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L672 is cic_decim:cic_decim_q|pipeline[1][24]~2529
--operation mode is arithmetic

C2L672 = CARRY(C2_differentiator[1][24] & C2_pipeline[0][24] & !C2L670 # !C2_differentiator[1][24] & (C2_pipeline[0][24] # !C2L670));


--C2_differentiator[2][24] is cic_decim:cic_decim_q|differentiator[2][24]
--operation mode is normal

C2_differentiator[2][24]_lut_out = C2_pipeline[1][24] & clk_enable;
C2_differentiator[2][24] = DFFEAS(C2_differentiator[2][24]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][23] is cic_decim:cic_decim_q|pipeline[2][23]
--operation mode is arithmetic

C2_pipeline[2][23]_carry_eqn = C2L756;
C2_pipeline[2][23]_lut_out = C2_differentiator[2][23] $ C2_pipeline[1][23] $ !C2_pipeline[2][23]_carry_eqn;
C2_pipeline[2][23] = DFFEAS(C2_pipeline[2][23]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L758 is cic_decim:cic_decim_q|pipeline[2][23]~2533
--operation mode is arithmetic

C2L758 = CARRY(C2_differentiator[2][23] & (!C2L756 # !C2_pipeline[1][23]) # !C2_differentiator[2][23] & !C2_pipeline[1][23] & !C2L756);


--C2_differentiator[3][23] is cic_decim:cic_decim_q|differentiator[3][23]
--operation mode is normal

C2_differentiator[3][23]_lut_out = C2_pipeline[2][23] & clk_enable;
C2_differentiator[3][23] = DFFEAS(C2_differentiator[3][23]_lut_out, clock, VCC, , C2L760, , , , );


--C2L807 is cic_decim:cic_decim_q|pipeline[3][28]~2538
--operation mode is arithmetic

C2L807 = CARRY(C2_differentiator[3][22] & C2_pipeline[2][22] & !C2L808 # !C2_differentiator[3][22] & (C2_pipeline[2][22] # !C2L808));


--C2_integrator[2][29] is cic_decim:cic_decim_q|integrator[2][29]
--operation mode is arithmetic

C2_integrator[2][29]_carry_eqn = C2L416;
C2_integrator[2][29]_lut_out = C2_integrator[2][29] $ C2_integrator[1][29] $ C2_integrator[2][29]_carry_eqn;
C2_integrator[2][29] = DFFEAS(C2_integrator[2][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L418 is cic_decim:cic_decim_q|integrator[2][29]~2592
--operation mode is arithmetic

C2L418 = CARRY(C2_integrator[2][29] & !C2_integrator[1][29] & !C2L416 # !C2_integrator[2][29] & (!C2L416 # !C2_integrator[1][29]));


--C1_integrator[2][38] is cic_decim:cic_decim_i|integrator[2][38]
--operation mode is arithmetic

C1_integrator[2][38]_carry_eqn = C1L433;
C1_integrator[2][38]_lut_out = C1_integrator[2][38] $ C1_integrator[1][38] $ !C1_integrator[2][38]_carry_eqn;
C1_integrator[2][38] = DFFEAS(C1_integrator[2][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L435 is cic_decim:cic_decim_i|integrator[2][38]~2581
--operation mode is arithmetic

C1L435 = CARRY(C1_integrator[2][38] & (C1_integrator[1][38] # !C1L433) # !C1_integrator[2][38] & C1_integrator[1][38] & !C1L433);


--C2_integrator[2][38] is cic_decim:cic_decim_q|integrator[2][38]
--operation mode is arithmetic

C2_integrator[2][38]_carry_eqn = C2L434;
C2_integrator[2][38]_lut_out = C2_integrator[2][38] $ C2_integrator[1][38] $ !C2_integrator[2][38]_carry_eqn;
C2_integrator[2][38] = DFFEAS(C2_integrator[2][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L436 is cic_decim:cic_decim_q|integrator[2][38]~2596
--operation mode is arithmetic

C2L436 = CARRY(C2_integrator[2][38] & (C2_integrator[1][38] # !C2L434) # !C2_integrator[2][38] & C2_integrator[1][38] & !C2L434);


--C1_integrator[2][30] is cic_decim:cic_decim_i|integrator[2][30]
--operation mode is arithmetic

C1_integrator[2][30]_carry_eqn = C1L417;
C1_integrator[2][30]_lut_out = C1_integrator[2][30] $ C1_integrator[1][30] $ !C1_integrator[2][30]_carry_eqn;
C1_integrator[2][30] = DFFEAS(C1_integrator[2][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L419 is cic_decim:cic_decim_i|integrator[2][30]~2585
--operation mode is arithmetic

C1L419 = CARRY(C1_integrator[2][30] & (C1_integrator[1][30] # !C1L417) # !C1_integrator[2][30] & C1_integrator[1][30] & !C1L417);


--C2_integrator[2][30] is cic_decim:cic_decim_q|integrator[2][30]
--operation mode is arithmetic

C2_integrator[2][30]_carry_eqn = C2L418;
C2_integrator[2][30]_lut_out = C2_integrator[2][30] $ C2_integrator[1][30] $ !C2_integrator[2][30]_carry_eqn;
C2_integrator[2][30] = DFFEAS(C2_integrator[2][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L420 is cic_decim:cic_decim_q|integrator[2][30]~2600
--operation mode is arithmetic

C2L420 = CARRY(C2_integrator[2][30] & (C2_integrator[1][30] # !C2L418) # !C2_integrator[2][30] & C2_integrator[1][30] & !C2L418);


--C1_integrator[2][39] is cic_decim:cic_decim_i|integrator[2][39]
--operation mode is arithmetic

C1_integrator[2][39]_carry_eqn = C1L435;
C1_integrator[2][39]_lut_out = C1_integrator[2][39] $ C1_integrator[1][39] $ C1_integrator[2][39]_carry_eqn;
C1_integrator[2][39] = DFFEAS(C1_integrator[2][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L437 is cic_decim:cic_decim_i|integrator[2][39]~2589
--operation mode is arithmetic

C1L437 = CARRY(C1_integrator[2][39] & !C1_integrator[1][39] & !C1L435 # !C1_integrator[2][39] & (!C1L435 # !C1_integrator[1][39]));


--C2_integrator[2][39] is cic_decim:cic_decim_q|integrator[2][39]
--operation mode is arithmetic

C2_integrator[2][39]_carry_eqn = C2L436;
C2_integrator[2][39]_lut_out = C2_integrator[2][39] $ C2_integrator[1][39] $ C2_integrator[2][39]_carry_eqn;
C2_integrator[2][39] = DFFEAS(C2_integrator[2][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L438 is cic_decim:cic_decim_q|integrator[2][39]~2604
--operation mode is arithmetic

C2L438 = CARRY(C2_integrator[2][39] & !C2_integrator[1][39] & !C2L436 # !C2_integrator[2][39] & (!C2L436 # !C2_integrator[1][39]));


--C1_integrator[2][31] is cic_decim:cic_decim_i|integrator[2][31]
--operation mode is arithmetic

C1_integrator[2][31]_carry_eqn = C1L419;
C1_integrator[2][31]_lut_out = C1_integrator[2][31] $ C1_integrator[1][31] $ C1_integrator[2][31]_carry_eqn;
C1_integrator[2][31] = DFFEAS(C1_integrator[2][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L421 is cic_decim:cic_decim_i|integrator[2][31]~2593
--operation mode is arithmetic

C1L421 = CARRY(C1_integrator[2][31] & !C1_integrator[1][31] & !C1L419 # !C1_integrator[2][31] & (!C1L419 # !C1_integrator[1][31]));


--C2_integrator[2][31] is cic_decim:cic_decim_q|integrator[2][31]
--operation mode is arithmetic

C2_integrator[2][31]_carry_eqn = C2L420;
C2_integrator[2][31]_lut_out = C2_integrator[2][31] $ C2_integrator[1][31] $ C2_integrator[2][31]_carry_eqn;
C2_integrator[2][31] = DFFEAS(C2_integrator[2][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L422 is cic_decim:cic_decim_q|integrator[2][31]~2608
--operation mode is arithmetic

C2L422 = CARRY(C2_integrator[2][31] & !C2_integrator[1][31] & !C2L420 # !C2_integrator[2][31] & (!C2L420 # !C2_integrator[1][31]));


--C1_integrator[2][40] is cic_decim:cic_decim_i|integrator[2][40]
--operation mode is arithmetic

C1_integrator[2][40]_carry_eqn = C1L437;
C1_integrator[2][40]_lut_out = C1_integrator[2][40] $ C1_integrator[1][40] $ !C1_integrator[2][40]_carry_eqn;
C1_integrator[2][40] = DFFEAS(C1_integrator[2][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L439 is cic_decim:cic_decim_i|integrator[2][40]~2597
--operation mode is arithmetic

C1L439 = CARRY(C1_integrator[2][40] & (C1_integrator[1][40] # !C1L437) # !C1_integrator[2][40] & C1_integrator[1][40] & !C1L437);


--C2_integrator[2][40] is cic_decim:cic_decim_q|integrator[2][40]
--operation mode is arithmetic

C2_integrator[2][40]_carry_eqn = C2L438;
C2_integrator[2][40]_lut_out = C2_integrator[2][40] $ C2_integrator[1][40] $ !C2_integrator[2][40]_carry_eqn;
C2_integrator[2][40] = DFFEAS(C2_integrator[2][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L440 is cic_decim:cic_decim_q|integrator[2][40]~2612
--operation mode is arithmetic

C2L440 = CARRY(C2_integrator[2][40] & (C2_integrator[1][40] # !C2L438) # !C2_integrator[2][40] & C2_integrator[1][40] & !C2L438);


--C1_integrator[2][32] is cic_decim:cic_decim_i|integrator[2][32]
--operation mode is arithmetic

C1_integrator[2][32]_carry_eqn = C1L421;
C1_integrator[2][32]_lut_out = C1_integrator[2][32] $ C1_integrator[1][32] $ !C1_integrator[2][32]_carry_eqn;
C1_integrator[2][32] = DFFEAS(C1_integrator[2][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L423 is cic_decim:cic_decim_i|integrator[2][32]~2601
--operation mode is arithmetic

C1L423 = CARRY(C1_integrator[2][32] & (C1_integrator[1][32] # !C1L421) # !C1_integrator[2][32] & C1_integrator[1][32] & !C1L421);


--C2_integrator[2][32] is cic_decim:cic_decim_q|integrator[2][32]
--operation mode is arithmetic

C2_integrator[2][32]_carry_eqn = C2L422;
C2_integrator[2][32]_lut_out = C2_integrator[2][32] $ C2_integrator[1][32] $ !C2_integrator[2][32]_carry_eqn;
C2_integrator[2][32] = DFFEAS(C2_integrator[2][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L424 is cic_decim:cic_decim_q|integrator[2][32]~2616
--operation mode is arithmetic

C2L424 = CARRY(C2_integrator[2][32] & (C2_integrator[1][32] # !C2L422) # !C2_integrator[2][32] & C2_integrator[1][32] & !C2L422);


--C1_integrator[2][41] is cic_decim:cic_decim_i|integrator[2][41]
--operation mode is arithmetic

C1_integrator[2][41]_carry_eqn = C1L439;
C1_integrator[2][41]_lut_out = C1_integrator[2][41] $ C1_integrator[1][41] $ C1_integrator[2][41]_carry_eqn;
C1_integrator[2][41] = DFFEAS(C1_integrator[2][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L441 is cic_decim:cic_decim_i|integrator[2][41]~2605
--operation mode is arithmetic

C1L441 = CARRY(C1_integrator[2][41] & !C1_integrator[1][41] & !C1L439 # !C1_integrator[2][41] & (!C1L439 # !C1_integrator[1][41]));


--C2_integrator[2][41] is cic_decim:cic_decim_q|integrator[2][41]
--operation mode is arithmetic

C2_integrator[2][41]_carry_eqn = C2L440;
C2_integrator[2][41]_lut_out = C2_integrator[2][41] $ C2_integrator[1][41] $ C2_integrator[2][41]_carry_eqn;
C2_integrator[2][41] = DFFEAS(C2_integrator[2][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L442 is cic_decim:cic_decim_q|integrator[2][41]~2620
--operation mode is arithmetic

C2L442 = CARRY(C2_integrator[2][41] & !C2_integrator[1][41] & !C2L440 # !C2_integrator[2][41] & (!C2L440 # !C2_integrator[1][41]));


--C1_integrator[2][33] is cic_decim:cic_decim_i|integrator[2][33]
--operation mode is arithmetic

C1_integrator[2][33]_carry_eqn = C1L423;
C1_integrator[2][33]_lut_out = C1_integrator[2][33] $ C1_integrator[1][33] $ C1_integrator[2][33]_carry_eqn;
C1_integrator[2][33] = DFFEAS(C1_integrator[2][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L425 is cic_decim:cic_decim_i|integrator[2][33]~2609
--operation mode is arithmetic

C1L425 = CARRY(C1_integrator[2][33] & !C1_integrator[1][33] & !C1L423 # !C1_integrator[2][33] & (!C1L423 # !C1_integrator[1][33]));


--C2_integrator[2][33] is cic_decim:cic_decim_q|integrator[2][33]
--operation mode is arithmetic

C2_integrator[2][33]_carry_eqn = C2L424;
C2_integrator[2][33]_lut_out = C2_integrator[2][33] $ C2_integrator[1][33] $ C2_integrator[2][33]_carry_eqn;
C2_integrator[2][33] = DFFEAS(C2_integrator[2][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L426 is cic_decim:cic_decim_q|integrator[2][33]~2624
--operation mode is arithmetic

C2L426 = CARRY(C2_integrator[2][33] & !C2_integrator[1][33] & !C2L424 # !C2_integrator[2][33] & (!C2L424 # !C2_integrator[1][33]));


--C1_integrator[2][42] is cic_decim:cic_decim_i|integrator[2][42]
--operation mode is arithmetic

C1_integrator[2][42]_carry_eqn = C1L441;
C1_integrator[2][42]_lut_out = C1_integrator[2][42] $ C1_integrator[1][42] $ !C1_integrator[2][42]_carry_eqn;
C1_integrator[2][42] = DFFEAS(C1_integrator[2][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L443 is cic_decim:cic_decim_i|integrator[2][42]~2613
--operation mode is arithmetic

C1L443 = CARRY(C1_integrator[2][42] & (C1_integrator[1][42] # !C1L441) # !C1_integrator[2][42] & C1_integrator[1][42] & !C1L441);


--C2_integrator[2][42] is cic_decim:cic_decim_q|integrator[2][42]
--operation mode is arithmetic

C2_integrator[2][42]_carry_eqn = C2L442;
C2_integrator[2][42]_lut_out = C2_integrator[2][42] $ C2_integrator[1][42] $ !C2_integrator[2][42]_carry_eqn;
C2_integrator[2][42] = DFFEAS(C2_integrator[2][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L444 is cic_decim:cic_decim_q|integrator[2][42]~2628
--operation mode is arithmetic

C2L444 = CARRY(C2_integrator[2][42] & (C2_integrator[1][42] # !C2L442) # !C2_integrator[2][42] & C2_integrator[1][42] & !C2L442);


--C1_integrator[2][34] is cic_decim:cic_decim_i|integrator[2][34]
--operation mode is arithmetic

C1_integrator[2][34]_carry_eqn = C1L425;
C1_integrator[2][34]_lut_out = C1_integrator[2][34] $ C1_integrator[1][34] $ !C1_integrator[2][34]_carry_eqn;
C1_integrator[2][34] = DFFEAS(C1_integrator[2][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L427 is cic_decim:cic_decim_i|integrator[2][34]~2617
--operation mode is arithmetic

C1L427 = CARRY(C1_integrator[2][34] & (C1_integrator[1][34] # !C1L425) # !C1_integrator[2][34] & C1_integrator[1][34] & !C1L425);


--C2_integrator[2][34] is cic_decim:cic_decim_q|integrator[2][34]
--operation mode is arithmetic

C2_integrator[2][34]_carry_eqn = C2L426;
C2_integrator[2][34]_lut_out = C2_integrator[2][34] $ C2_integrator[1][34] $ !C2_integrator[2][34]_carry_eqn;
C2_integrator[2][34] = DFFEAS(C2_integrator[2][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L428 is cic_decim:cic_decim_q|integrator[2][34]~2632
--operation mode is arithmetic

C2L428 = CARRY(C2_integrator[2][34] & (C2_integrator[1][34] # !C2L426) # !C2_integrator[2][34] & C2_integrator[1][34] & !C2L426);


--C1_integrator[2][35] is cic_decim:cic_decim_i|integrator[2][35]
--operation mode is arithmetic

C1_integrator[2][35]_carry_eqn = C1L427;
C1_integrator[2][35]_lut_out = C1_integrator[2][35] $ C1_integrator[1][35] $ C1_integrator[2][35]_carry_eqn;
C1_integrator[2][35] = DFFEAS(C1_integrator[2][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L429 is cic_decim:cic_decim_i|integrator[2][35]~2621
--operation mode is arithmetic

C1L429 = CARRY(C1_integrator[2][35] & !C1_integrator[1][35] & !C1L427 # !C1_integrator[2][35] & (!C1L427 # !C1_integrator[1][35]));


--C2_integrator[2][35] is cic_decim:cic_decim_q|integrator[2][35]
--operation mode is arithmetic

C2_integrator[2][35]_carry_eqn = C2L428;
C2_integrator[2][35]_lut_out = C2_integrator[2][35] $ C2_integrator[1][35] $ C2_integrator[2][35]_carry_eqn;
C2_integrator[2][35] = DFFEAS(C2_integrator[2][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L430 is cic_decim:cic_decim_q|integrator[2][35]~2636
--operation mode is arithmetic

C2L430 = CARRY(C2_integrator[2][35] & !C2_integrator[1][35] & !C2L428 # !C2_integrator[2][35] & (!C2L428 # !C2_integrator[1][35]));


--C2_integrator[2][36] is cic_decim:cic_decim_q|integrator[2][36]
--operation mode is arithmetic

C2_integrator[2][36]_carry_eqn = C2L430;
C2_integrator[2][36]_lut_out = C2_integrator[2][36] $ C2_integrator[1][36] $ !C2_integrator[2][36]_carry_eqn;
C2_integrator[2][36] = DFFEAS(C2_integrator[2][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L432 is cic_decim:cic_decim_q|integrator[2][36]~2640
--operation mode is arithmetic

C2L432 = CARRY(C2_integrator[2][36] & (C2_integrator[1][36] # !C2L430) # !C2_integrator[2][36] & C2_integrator[1][36] & !C2L430);


--C1_integrator[2][36] is cic_decim:cic_decim_i|integrator[2][36]
--operation mode is arithmetic

C1_integrator[2][36]_carry_eqn = C1L429;
C1_integrator[2][36]_lut_out = C1_integrator[2][36] $ C1_integrator[1][36] $ !C1_integrator[2][36]_carry_eqn;
C1_integrator[2][36] = DFFEAS(C1_integrator[2][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L431 is cic_decim:cic_decim_i|integrator[2][36]~2625
--operation mode is arithmetic

C1L431 = CARRY(C1_integrator[2][36] & (C1_integrator[1][36] # !C1L429) # !C1_integrator[2][36] & C1_integrator[1][36] & !C1L429);


--reset_count[2] is reset_count[2]
--operation mode is arithmetic

reset_count[2]_carry_eqn = A1L174;
reset_count[2]_lut_out = reset_count[2] $ (!reset_count[2]_carry_eqn);
reset_count[2] = DFFEAS(reset_count[2]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L176 is reset_count[2]~123
--operation mode is arithmetic

A1L176 = CARRY(reset_count[2] & (!A1L174));


--C1_integrator[1][43] is cic_decim:cic_decim_i|integrator[1][43]
--operation mode is normal

C1_integrator[1][43]_carry_eqn = C1L355;
C1_integrator[1][43]_lut_out = C1_integrator[1][43] $ C1_integrator[0][43] $ C1_integrator[1][43]_carry_eqn;
C1_integrator[1][43] = DFFEAS(C1_integrator[1][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C1_integrator[1][37] is cic_decim:cic_decim_i|integrator[1][37]
--operation mode is arithmetic

C1_integrator[1][37]_carry_eqn = C1L343;
C1_integrator[1][37]_lut_out = C1_integrator[1][37] $ C1_integrator[0][37] $ C1_integrator[1][37]_carry_eqn;
C1_integrator[1][37] = DFFEAS(C1_integrator[1][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L345 is cic_decim:cic_decim_i|integrator[1][37]~2633
--operation mode is arithmetic

C1L345 = CARRY(C1_integrator[1][37] & !C1_integrator[0][37] & !C1L343 # !C1_integrator[1][37] & (!C1L343 # !C1_integrator[0][37]));


--C2_integrator[1][37] is cic_decim:cic_decim_q|integrator[1][37]
--operation mode is arithmetic

C2_integrator[1][37]_carry_eqn = C2L343;
C2_integrator[1][37]_lut_out = C2_integrator[1][37] $ C2_integrator[0][37] $ C2_integrator[1][37]_carry_eqn;
C2_integrator[1][37] = DFFEAS(C2_integrator[1][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L345 is cic_decim:cic_decim_q|integrator[1][37]~2644
--operation mode is arithmetic

C2L345 = CARRY(C2_integrator[1][37] & !C2_integrator[0][37] & !C2L343 # !C2_integrator[1][37] & (!C2L343 # !C2_integrator[0][37]));


--C2_integrator[1][43] is cic_decim:cic_decim_q|integrator[1][43]
--operation mode is normal

C2_integrator[1][43]_carry_eqn = C2L355;
C2_integrator[1][43]_lut_out = C2_integrator[1][43] $ C2_integrator[0][43] $ C2_integrator[1][43]_carry_eqn;
C2_integrator[1][43] = DFFEAS(C2_integrator[1][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C1_integrator[1][28] is cic_decim:cic_decim_i|integrator[1][28]
--operation mode is arithmetic

C1_integrator[1][28]_carry_eqn = C1L325;
C1_integrator[1][28]_lut_out = C1_integrator[1][28] $ C1_integrator[0][28] $ !C1_integrator[1][28]_carry_eqn;
C1_integrator[1][28] = DFFEAS(C1_integrator[1][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L327 is cic_decim:cic_decim_i|integrator[1][28]~2637
--operation mode is arithmetic

C1L327 = CARRY(C1_integrator[1][28] & (C1_integrator[0][28] # !C1L325) # !C1_integrator[1][28] & C1_integrator[0][28] & !C1L325);


--C1_integrator[2][27] is cic_decim:cic_decim_i|integrator[2][27]
--operation mode is arithmetic

C1_integrator[2][27]_carry_eqn = C1L411;
C1_integrator[2][27]_lut_out = C1_integrator[2][27] $ C1_integrator[1][27] $ C1_integrator[2][27]_carry_eqn;
C1_integrator[2][27] = DFFEAS(C1_integrator[2][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L413 is cic_decim:cic_decim_i|integrator[2][27]~2641
--operation mode is arithmetic

C1L413 = CARRY(C1_integrator[2][27] & !C1_integrator[1][27] & !C1L411 # !C1_integrator[2][27] & (!C1L411 # !C1_integrator[1][27]));


--C1_integrator[3][26] is cic_decim:cic_decim_i|integrator[3][26]
--operation mode is arithmetic

C1_integrator[3][26]_carry_eqn = C1L497;
C1_integrator[3][26]_lut_out = C1_integrator[3][26] $ C1_integrator[2][26] $ !C1_integrator[3][26]_carry_eqn;
C1_integrator[3][26] = DFFEAS(C1_integrator[3][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L499 is cic_decim:cic_decim_i|integrator[3][26]~2645
--operation mode is arithmetic

C1L499 = CARRY(C1_integrator[3][26] & (C1_integrator[2][26] # !C1L497) # !C1_integrator[3][26] & C1_integrator[2][26] & !C1L497);


--C1_differentiator[0][25] is cic_decim:cic_decim_i|differentiator[0][25]
--operation mode is normal

C1_differentiator[0][25]_lut_out = clk_enable & C1_sampler[25];
C1_differentiator[0][25] = DFFEAS(C1_differentiator[0][25]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[25] is cic_decim:cic_decim_i|sampler[25]
--operation mode is normal

C1_sampler[25]_lut_out = C1_integrator[3][25] & clk_enable;
C1_sampler[25] = DFFEAS(C1_sampler[25]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][24] is cic_decim:cic_decim_i|pipeline[0][24]
--operation mode is arithmetic

C1_pipeline[0][24]_carry_eqn = C1L581;
C1_pipeline[0][24]_lut_out = C1_differentiator[0][24] $ C1_sampler[24] $ C1_pipeline[0][24]_carry_eqn;
C1_pipeline[0][24] = DFFEAS(C1_pipeline[0][24]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L583 is cic_decim:cic_decim_i|pipeline[0][24]~2527
--operation mode is arithmetic

C1L583 = CARRY(C1_differentiator[0][24] & C1_sampler[24] & !C1L581 # !C1_differentiator[0][24] & (C1_sampler[24] # !C1L581));


--C1_differentiator[1][24] is cic_decim:cic_decim_i|differentiator[1][24]
--operation mode is normal

C1_differentiator[1][24]_lut_out = C1_pipeline[0][24] & clk_enable;
C1_differentiator[1][24] = DFFEAS(C1_differentiator[1][24]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][23] is cic_decim:cic_decim_i|pipeline[1][23]
--operation mode is arithmetic

C1_pipeline[1][23]_carry_eqn = C1L667;
C1_pipeline[1][23]_lut_out = C1_differentiator[1][23] $ C1_pipeline[0][23] $ !C1_pipeline[1][23]_carry_eqn;
C1_pipeline[1][23] = DFFEAS(C1_pipeline[1][23]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L669 is cic_decim:cic_decim_i|pipeline[1][23]~2531
--operation mode is arithmetic

C1L669 = CARRY(C1_differentiator[1][23] & (!C1L667 # !C1_pipeline[0][23]) # !C1_differentiator[1][23] & !C1_pipeline[0][23] & !C1L667);


--C1_differentiator[2][23] is cic_decim:cic_decim_i|differentiator[2][23]
--operation mode is normal

C1_differentiator[2][23]_lut_out = C1_pipeline[1][23] & clk_enable;
C1_differentiator[2][23] = DFFEAS(C1_differentiator[2][23]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][22] is cic_decim:cic_decim_i|pipeline[2][22]
--operation mode is arithmetic

C1_pipeline[2][22]_carry_eqn = C1L753;
C1_pipeline[2][22]_lut_out = C1_differentiator[2][22] $ C1_pipeline[1][22] $ C1_pipeline[2][22]_carry_eqn;
C1_pipeline[2][22] = DFFEAS(C1_pipeline[2][22]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L755 is cic_decim:cic_decim_i|pipeline[2][22]~2535
--operation mode is arithmetic

C1L755 = CARRY(C1_differentiator[2][22] & C1_pipeline[1][22] & !C1L753 # !C1_differentiator[2][22] & (C1_pipeline[1][22] # !C1L753));


--C1_differentiator[3][22] is cic_decim:cic_decim_i|differentiator[3][22]
--operation mode is normal

C1_differentiator[3][22]_lut_out = C1_pipeline[2][22] & clk_enable;
C1_differentiator[3][22] = DFFEAS(C1_differentiator[3][22]_lut_out, clock, VCC, , C2L760, , , , );


--C1L806 is cic_decim:cic_decim_i|pipeline[3][28]~2540
--operation mode is arithmetic

C1L806 = CARRY(C1_differentiator[3][21] & (!C1L807 # !C1_pipeline[2][21]) # !C1_differentiator[3][21] & !C1_pipeline[2][21] & !C1L807);


--C1_integrator[1][29] is cic_decim:cic_decim_i|integrator[1][29]
--operation mode is arithmetic

C1_integrator[1][29]_carry_eqn = C1L327;
C1_integrator[1][29]_lut_out = C1_integrator[1][29] $ C1_integrator[0][29] $ C1_integrator[1][29]_carry_eqn;
C1_integrator[1][29] = DFFEAS(C1_integrator[1][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L329 is cic_decim:cic_decim_i|integrator[1][29]~2649
--operation mode is arithmetic

C1L329 = CARRY(C1_integrator[1][29] & !C1_integrator[0][29] & !C1L327 # !C1_integrator[1][29] & (!C1L327 # !C1_integrator[0][29]));


--C2_integrator[1][28] is cic_decim:cic_decim_q|integrator[1][28]
--operation mode is arithmetic

C2_integrator[1][28]_carry_eqn = C2L325;
C2_integrator[1][28]_lut_out = C2_integrator[1][28] $ C2_integrator[0][28] $ !C2_integrator[1][28]_carry_eqn;
C2_integrator[1][28] = DFFEAS(C2_integrator[1][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L327 is cic_decim:cic_decim_q|integrator[1][28]~2652
--operation mode is arithmetic

C2L327 = CARRY(C2_integrator[1][28] & (C2_integrator[0][28] # !C2L325) # !C2_integrator[1][28] & C2_integrator[0][28] & !C2L325);


--C2_integrator[2][27] is cic_decim:cic_decim_q|integrator[2][27]
--operation mode is arithmetic

C2_integrator[2][27]_carry_eqn = C2L412;
C2_integrator[2][27]_lut_out = C2_integrator[2][27] $ C2_integrator[1][27] $ C2_integrator[2][27]_carry_eqn;
C2_integrator[2][27] = DFFEAS(C2_integrator[2][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L414 is cic_decim:cic_decim_q|integrator[2][27]~2656
--operation mode is arithmetic

C2L414 = CARRY(C2_integrator[2][27] & !C2_integrator[1][27] & !C2L412 # !C2_integrator[2][27] & (!C2L412 # !C2_integrator[1][27]));


--C2_integrator[3][26] is cic_decim:cic_decim_q|integrator[3][26]
--operation mode is arithmetic

C2_integrator[3][26]_carry_eqn = C2L498;
C2_integrator[3][26]_lut_out = C2_integrator[3][26] $ C2_integrator[2][26] $ !C2_integrator[3][26]_carry_eqn;
C2_integrator[3][26] = DFFEAS(C2_integrator[3][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L500 is cic_decim:cic_decim_q|integrator[3][26]~2660
--operation mode is arithmetic

C2L500 = CARRY(C2_integrator[3][26] & (C2_integrator[2][26] # !C2L498) # !C2_integrator[3][26] & C2_integrator[2][26] & !C2L498);


--C2_differentiator[0][25] is cic_decim:cic_decim_q|differentiator[0][25]
--operation mode is normal

C2_differentiator[0][25]_lut_out = clk_enable & C2_sampler[25];
C2_differentiator[0][25] = DFFEAS(C2_differentiator[0][25]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[25] is cic_decim:cic_decim_q|sampler[25]
--operation mode is normal

C2_sampler[25]_lut_out = C2_integrator[3][25] & clk_enable;
C2_sampler[25] = DFFEAS(C2_sampler[25]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][24] is cic_decim:cic_decim_q|pipeline[0][24]
--operation mode is arithmetic

C2_pipeline[0][24]_carry_eqn = C2L582;
C2_pipeline[0][24]_lut_out = C2_differentiator[0][24] $ C2_sampler[24] $ C2_pipeline[0][24]_carry_eqn;
C2_pipeline[0][24] = DFFEAS(C2_pipeline[0][24]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L584 is cic_decim:cic_decim_q|pipeline[0][24]~2542
--operation mode is arithmetic

C2L584 = CARRY(C2_differentiator[0][24] & C2_sampler[24] & !C2L582 # !C2_differentiator[0][24] & (C2_sampler[24] # !C2L582));


--C2_differentiator[1][24] is cic_decim:cic_decim_q|differentiator[1][24]
--operation mode is normal

C2_differentiator[1][24]_lut_out = C2_pipeline[0][24] & clk_enable;
C2_differentiator[1][24] = DFFEAS(C2_differentiator[1][24]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][23] is cic_decim:cic_decim_q|pipeline[1][23]
--operation mode is arithmetic

C2_pipeline[1][23]_carry_eqn = C2L668;
C2_pipeline[1][23]_lut_out = C2_differentiator[1][23] $ C2_pipeline[0][23] $ !C2_pipeline[1][23]_carry_eqn;
C2_pipeline[1][23] = DFFEAS(C2_pipeline[1][23]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L670 is cic_decim:cic_decim_q|pipeline[1][23]~2546
--operation mode is arithmetic

C2L670 = CARRY(C2_differentiator[1][23] & (!C2L668 # !C2_pipeline[0][23]) # !C2_differentiator[1][23] & !C2_pipeline[0][23] & !C2L668);


--C2_differentiator[2][23] is cic_decim:cic_decim_q|differentiator[2][23]
--operation mode is normal

C2_differentiator[2][23]_lut_out = C2_pipeline[1][23] & clk_enable;
C2_differentiator[2][23] = DFFEAS(C2_differentiator[2][23]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][22] is cic_decim:cic_decim_q|pipeline[2][22]
--operation mode is arithmetic

C2_pipeline[2][22]_carry_eqn = C2L754;
C2_pipeline[2][22]_lut_out = C2_differentiator[2][22] $ C2_pipeline[1][22] $ C2_pipeline[2][22]_carry_eqn;
C2_pipeline[2][22] = DFFEAS(C2_pipeline[2][22]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L756 is cic_decim:cic_decim_q|pipeline[2][22]~2550
--operation mode is arithmetic

C2L756 = CARRY(C2_differentiator[2][22] & C2_pipeline[1][22] & !C2L754 # !C2_differentiator[2][22] & (C2_pipeline[1][22] # !C2L754));


--C2_differentiator[3][22] is cic_decim:cic_decim_q|differentiator[3][22]
--operation mode is normal

C2_differentiator[3][22]_lut_out = C2_pipeline[2][22] & clk_enable;
C2_differentiator[3][22] = DFFEAS(C2_differentiator[3][22]_lut_out, clock, VCC, , C2L760, , , , );


--C2L808 is cic_decim:cic_decim_q|pipeline[3][28]~2555
--operation mode is arithmetic

C2L808 = CARRY(C2_differentiator[3][21] & (!C2L809 # !C2_pipeline[2][21]) # !C2_differentiator[3][21] & !C2_pipeline[2][21] & !C2L809);


--C2_integrator[1][29] is cic_decim:cic_decim_q|integrator[1][29]
--operation mode is arithmetic

C2_integrator[1][29]_carry_eqn = C2L327;
C2_integrator[1][29]_lut_out = C2_integrator[1][29] $ C2_integrator[0][29] $ C2_integrator[1][29]_carry_eqn;
C2_integrator[1][29] = DFFEAS(C2_integrator[1][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L329 is cic_decim:cic_decim_q|integrator[1][29]~2664
--operation mode is arithmetic

C2L329 = CARRY(C2_integrator[1][29] & !C2_integrator[0][29] & !C2L327 # !C2_integrator[1][29] & (!C2L327 # !C2_integrator[0][29]));


--C1_integrator[1][38] is cic_decim:cic_decim_i|integrator[1][38]
--operation mode is arithmetic

C1_integrator[1][38]_carry_eqn = C1L345;
C1_integrator[1][38]_lut_out = C1_integrator[1][38] $ C1_integrator[0][38] $ !C1_integrator[1][38]_carry_eqn;
C1_integrator[1][38] = DFFEAS(C1_integrator[1][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L347 is cic_decim:cic_decim_i|integrator[1][38]~2653
--operation mode is arithmetic

C1L347 = CARRY(C1_integrator[1][38] & (C1_integrator[0][38] # !C1L345) # !C1_integrator[1][38] & C1_integrator[0][38] & !C1L345);


--C2_integrator[1][38] is cic_decim:cic_decim_q|integrator[1][38]
--operation mode is arithmetic

C2_integrator[1][38]_carry_eqn = C2L345;
C2_integrator[1][38]_lut_out = C2_integrator[1][38] $ C2_integrator[0][38] $ !C2_integrator[1][38]_carry_eqn;
C2_integrator[1][38] = DFFEAS(C2_integrator[1][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L347 is cic_decim:cic_decim_q|integrator[1][38]~2668
--operation mode is arithmetic

C2L347 = CARRY(C2_integrator[1][38] & (C2_integrator[0][38] # !C2L345) # !C2_integrator[1][38] & C2_integrator[0][38] & !C2L345);


--C1_integrator[1][30] is cic_decim:cic_decim_i|integrator[1][30]
--operation mode is arithmetic

C1_integrator[1][30]_carry_eqn = C1L329;
C1_integrator[1][30]_lut_out = C1_integrator[1][30] $ C1_integrator[0][30] $ !C1_integrator[1][30]_carry_eqn;
C1_integrator[1][30] = DFFEAS(C1_integrator[1][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L331 is cic_decim:cic_decim_i|integrator[1][30]~2657
--operation mode is arithmetic

C1L331 = CARRY(C1_integrator[1][30] & (C1_integrator[0][30] # !C1L329) # !C1_integrator[1][30] & C1_integrator[0][30] & !C1L329);


--C2_integrator[1][30] is cic_decim:cic_decim_q|integrator[1][30]
--operation mode is arithmetic

C2_integrator[1][30]_carry_eqn = C2L329;
C2_integrator[1][30]_lut_out = C2_integrator[1][30] $ C2_integrator[0][30] $ !C2_integrator[1][30]_carry_eqn;
C2_integrator[1][30] = DFFEAS(C2_integrator[1][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L331 is cic_decim:cic_decim_q|integrator[1][30]~2672
--operation mode is arithmetic

C2L331 = CARRY(C2_integrator[1][30] & (C2_integrator[0][30] # !C2L329) # !C2_integrator[1][30] & C2_integrator[0][30] & !C2L329);


--C1_integrator[1][39] is cic_decim:cic_decim_i|integrator[1][39]
--operation mode is arithmetic

C1_integrator[1][39]_carry_eqn = C1L347;
C1_integrator[1][39]_lut_out = C1_integrator[1][39] $ C1_integrator[0][39] $ C1_integrator[1][39]_carry_eqn;
C1_integrator[1][39] = DFFEAS(C1_integrator[1][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L349 is cic_decim:cic_decim_i|integrator[1][39]~2661
--operation mode is arithmetic

C1L349 = CARRY(C1_integrator[1][39] & !C1_integrator[0][39] & !C1L347 # !C1_integrator[1][39] & (!C1L347 # !C1_integrator[0][39]));


--C2_integrator[1][39] is cic_decim:cic_decim_q|integrator[1][39]
--operation mode is arithmetic

C2_integrator[1][39]_carry_eqn = C2L347;
C2_integrator[1][39]_lut_out = C2_integrator[1][39] $ C2_integrator[0][39] $ C2_integrator[1][39]_carry_eqn;
C2_integrator[1][39] = DFFEAS(C2_integrator[1][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L349 is cic_decim:cic_decim_q|integrator[1][39]~2676
--operation mode is arithmetic

C2L349 = CARRY(C2_integrator[1][39] & !C2_integrator[0][39] & !C2L347 # !C2_integrator[1][39] & (!C2L347 # !C2_integrator[0][39]));


--C1_integrator[1][31] is cic_decim:cic_decim_i|integrator[1][31]
--operation mode is arithmetic

C1_integrator[1][31]_carry_eqn = C1L331;
C1_integrator[1][31]_lut_out = C1_integrator[1][31] $ C1_integrator[0][31] $ C1_integrator[1][31]_carry_eqn;
C1_integrator[1][31] = DFFEAS(C1_integrator[1][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L333 is cic_decim:cic_decim_i|integrator[1][31]~2665
--operation mode is arithmetic

C1L333 = CARRY(C1_integrator[1][31] & !C1_integrator[0][31] & !C1L331 # !C1_integrator[1][31] & (!C1L331 # !C1_integrator[0][31]));


--C2_integrator[1][31] is cic_decim:cic_decim_q|integrator[1][31]
--operation mode is arithmetic

C2_integrator[1][31]_carry_eqn = C2L331;
C2_integrator[1][31]_lut_out = C2_integrator[1][31] $ C2_integrator[0][31] $ C2_integrator[1][31]_carry_eqn;
C2_integrator[1][31] = DFFEAS(C2_integrator[1][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L333 is cic_decim:cic_decim_q|integrator[1][31]~2680
--operation mode is arithmetic

C2L333 = CARRY(C2_integrator[1][31] & !C2_integrator[0][31] & !C2L331 # !C2_integrator[1][31] & (!C2L331 # !C2_integrator[0][31]));


--C1_integrator[1][40] is cic_decim:cic_decim_i|integrator[1][40]
--operation mode is arithmetic

C1_integrator[1][40]_carry_eqn = C1L349;
C1_integrator[1][40]_lut_out = C1_integrator[1][40] $ C1_integrator[0][40] $ !C1_integrator[1][40]_carry_eqn;
C1_integrator[1][40] = DFFEAS(C1_integrator[1][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L351 is cic_decim:cic_decim_i|integrator[1][40]~2669
--operation mode is arithmetic

C1L351 = CARRY(C1_integrator[1][40] & (C1_integrator[0][40] # !C1L349) # !C1_integrator[1][40] & C1_integrator[0][40] & !C1L349);


--C2_integrator[1][40] is cic_decim:cic_decim_q|integrator[1][40]
--operation mode is arithmetic

C2_integrator[1][40]_carry_eqn = C2L349;
C2_integrator[1][40]_lut_out = C2_integrator[1][40] $ C2_integrator[0][40] $ !C2_integrator[1][40]_carry_eqn;
C2_integrator[1][40] = DFFEAS(C2_integrator[1][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L351 is cic_decim:cic_decim_q|integrator[1][40]~2684
--operation mode is arithmetic

C2L351 = CARRY(C2_integrator[1][40] & (C2_integrator[0][40] # !C2L349) # !C2_integrator[1][40] & C2_integrator[0][40] & !C2L349);


--C1_integrator[1][32] is cic_decim:cic_decim_i|integrator[1][32]
--operation mode is arithmetic

C1_integrator[1][32]_carry_eqn = C1L333;
C1_integrator[1][32]_lut_out = C1_integrator[1][32] $ C1_integrator[0][32] $ !C1_integrator[1][32]_carry_eqn;
C1_integrator[1][32] = DFFEAS(C1_integrator[1][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L335 is cic_decim:cic_decim_i|integrator[1][32]~2673
--operation mode is arithmetic

C1L335 = CARRY(C1_integrator[1][32] & (C1_integrator[0][32] # !C1L333) # !C1_integrator[1][32] & C1_integrator[0][32] & !C1L333);


--C2_integrator[1][32] is cic_decim:cic_decim_q|integrator[1][32]
--operation mode is arithmetic

C2_integrator[1][32]_carry_eqn = C2L333;
C2_integrator[1][32]_lut_out = C2_integrator[1][32] $ C2_integrator[0][32] $ !C2_integrator[1][32]_carry_eqn;
C2_integrator[1][32] = DFFEAS(C2_integrator[1][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L335 is cic_decim:cic_decim_q|integrator[1][32]~2688
--operation mode is arithmetic

C2L335 = CARRY(C2_integrator[1][32] & (C2_integrator[0][32] # !C2L333) # !C2_integrator[1][32] & C2_integrator[0][32] & !C2L333);


--C1_integrator[1][41] is cic_decim:cic_decim_i|integrator[1][41]
--operation mode is arithmetic

C1_integrator[1][41]_carry_eqn = C1L351;
C1_integrator[1][41]_lut_out = C1_integrator[1][41] $ C1_integrator[0][41] $ C1_integrator[1][41]_carry_eqn;
C1_integrator[1][41] = DFFEAS(C1_integrator[1][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L353 is cic_decim:cic_decim_i|integrator[1][41]~2677
--operation mode is arithmetic

C1L353 = CARRY(C1_integrator[1][41] & !C1_integrator[0][41] & !C1L351 # !C1_integrator[1][41] & (!C1L351 # !C1_integrator[0][41]));


--C2_integrator[1][41] is cic_decim:cic_decim_q|integrator[1][41]
--operation mode is arithmetic

C2_integrator[1][41]_carry_eqn = C2L351;
C2_integrator[1][41]_lut_out = C2_integrator[1][41] $ C2_integrator[0][41] $ C2_integrator[1][41]_carry_eqn;
C2_integrator[1][41] = DFFEAS(C2_integrator[1][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L353 is cic_decim:cic_decim_q|integrator[1][41]~2692
--operation mode is arithmetic

C2L353 = CARRY(C2_integrator[1][41] & !C2_integrator[0][41] & !C2L351 # !C2_integrator[1][41] & (!C2L351 # !C2_integrator[0][41]));


--C1_integrator[1][33] is cic_decim:cic_decim_i|integrator[1][33]
--operation mode is arithmetic

C1_integrator[1][33]_carry_eqn = C1L335;
C1_integrator[1][33]_lut_out = C1_integrator[1][33] $ C1_integrator[0][33] $ C1_integrator[1][33]_carry_eqn;
C1_integrator[1][33] = DFFEAS(C1_integrator[1][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L337 is cic_decim:cic_decim_i|integrator[1][33]~2681
--operation mode is arithmetic

C1L337 = CARRY(C1_integrator[1][33] & !C1_integrator[0][33] & !C1L335 # !C1_integrator[1][33] & (!C1L335 # !C1_integrator[0][33]));


--C2_integrator[1][33] is cic_decim:cic_decim_q|integrator[1][33]
--operation mode is arithmetic

C2_integrator[1][33]_carry_eqn = C2L335;
C2_integrator[1][33]_lut_out = C2_integrator[1][33] $ C2_integrator[0][33] $ C2_integrator[1][33]_carry_eqn;
C2_integrator[1][33] = DFFEAS(C2_integrator[1][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L337 is cic_decim:cic_decim_q|integrator[1][33]~2696
--operation mode is arithmetic

C2L337 = CARRY(C2_integrator[1][33] & !C2_integrator[0][33] & !C2L335 # !C2_integrator[1][33] & (!C2L335 # !C2_integrator[0][33]));


--C1_integrator[1][42] is cic_decim:cic_decim_i|integrator[1][42]
--operation mode is arithmetic

C1_integrator[1][42]_carry_eqn = C1L353;
C1_integrator[1][42]_lut_out = C1_integrator[1][42] $ C1_integrator[0][42] $ !C1_integrator[1][42]_carry_eqn;
C1_integrator[1][42] = DFFEAS(C1_integrator[1][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L355 is cic_decim:cic_decim_i|integrator[1][42]~2685
--operation mode is arithmetic

C1L355 = CARRY(C1_integrator[1][42] & (C1_integrator[0][42] # !C1L353) # !C1_integrator[1][42] & C1_integrator[0][42] & !C1L353);


--C2_integrator[1][42] is cic_decim:cic_decim_q|integrator[1][42]
--operation mode is arithmetic

C2_integrator[1][42]_carry_eqn = C2L353;
C2_integrator[1][42]_lut_out = C2_integrator[1][42] $ C2_integrator[0][42] $ !C2_integrator[1][42]_carry_eqn;
C2_integrator[1][42] = DFFEAS(C2_integrator[1][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L355 is cic_decim:cic_decim_q|integrator[1][42]~2700
--operation mode is arithmetic

C2L355 = CARRY(C2_integrator[1][42] & (C2_integrator[0][42] # !C2L353) # !C2_integrator[1][42] & C2_integrator[0][42] & !C2L353);


--C1_integrator[1][34] is cic_decim:cic_decim_i|integrator[1][34]
--operation mode is arithmetic

C1_integrator[1][34]_carry_eqn = C1L337;
C1_integrator[1][34]_lut_out = C1_integrator[1][34] $ C1_integrator[0][34] $ !C1_integrator[1][34]_carry_eqn;
C1_integrator[1][34] = DFFEAS(C1_integrator[1][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L339 is cic_decim:cic_decim_i|integrator[1][34]~2689
--operation mode is arithmetic

C1L339 = CARRY(C1_integrator[1][34] & (C1_integrator[0][34] # !C1L337) # !C1_integrator[1][34] & C1_integrator[0][34] & !C1L337);


--C2_integrator[1][34] is cic_decim:cic_decim_q|integrator[1][34]
--operation mode is arithmetic

C2_integrator[1][34]_carry_eqn = C2L337;
C2_integrator[1][34]_lut_out = C2_integrator[1][34] $ C2_integrator[0][34] $ !C2_integrator[1][34]_carry_eqn;
C2_integrator[1][34] = DFFEAS(C2_integrator[1][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L339 is cic_decim:cic_decim_q|integrator[1][34]~2704
--operation mode is arithmetic

C2L339 = CARRY(C2_integrator[1][34] & (C2_integrator[0][34] # !C2L337) # !C2_integrator[1][34] & C2_integrator[0][34] & !C2L337);


--C1_integrator[1][35] is cic_decim:cic_decim_i|integrator[1][35]
--operation mode is arithmetic

C1_integrator[1][35]_carry_eqn = C1L339;
C1_integrator[1][35]_lut_out = C1_integrator[1][35] $ C1_integrator[0][35] $ C1_integrator[1][35]_carry_eqn;
C1_integrator[1][35] = DFFEAS(C1_integrator[1][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L341 is cic_decim:cic_decim_i|integrator[1][35]~2693
--operation mode is arithmetic

C1L341 = CARRY(C1_integrator[1][35] & !C1_integrator[0][35] & !C1L339 # !C1_integrator[1][35] & (!C1L339 # !C1_integrator[0][35]));


--C2_integrator[1][35] is cic_decim:cic_decim_q|integrator[1][35]
--operation mode is arithmetic

C2_integrator[1][35]_carry_eqn = C2L339;
C2_integrator[1][35]_lut_out = C2_integrator[1][35] $ C2_integrator[0][35] $ C2_integrator[1][35]_carry_eqn;
C2_integrator[1][35] = DFFEAS(C2_integrator[1][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L341 is cic_decim:cic_decim_q|integrator[1][35]~2708
--operation mode is arithmetic

C2L341 = CARRY(C2_integrator[1][35] & !C2_integrator[0][35] & !C2L339 # !C2_integrator[1][35] & (!C2L339 # !C2_integrator[0][35]));


--C2_integrator[1][36] is cic_decim:cic_decim_q|integrator[1][36]
--operation mode is arithmetic

C2_integrator[1][36]_carry_eqn = C2L341;
C2_integrator[1][36]_lut_out = C2_integrator[1][36] $ C2_integrator[0][36] $ !C2_integrator[1][36]_carry_eqn;
C2_integrator[1][36] = DFFEAS(C2_integrator[1][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L343 is cic_decim:cic_decim_q|integrator[1][36]~2712
--operation mode is arithmetic

C2L343 = CARRY(C2_integrator[1][36] & (C2_integrator[0][36] # !C2L341) # !C2_integrator[1][36] & C2_integrator[0][36] & !C2L341);


--C1_integrator[1][36] is cic_decim:cic_decim_i|integrator[1][36]
--operation mode is arithmetic

C1_integrator[1][36]_carry_eqn = C1L341;
C1_integrator[1][36]_lut_out = C1_integrator[1][36] $ C1_integrator[0][36] $ !C1_integrator[1][36]_carry_eqn;
C1_integrator[1][36] = DFFEAS(C1_integrator[1][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L343 is cic_decim:cic_decim_i|integrator[1][36]~2697
--operation mode is arithmetic

C1L343 = CARRY(C1_integrator[1][36] & (C1_integrator[0][36] # !C1L341) # !C1_integrator[1][36] & C1_integrator[0][36] & !C1L341);


--reset_count[1] is reset_count[1]
--operation mode is arithmetic

reset_count[1]_carry_eqn = A1L172;
reset_count[1]_lut_out = reset_count[1] $ (reset_count[1]_carry_eqn);
reset_count[1] = DFFEAS(reset_count[1]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L174 is reset_count[1]~127
--operation mode is arithmetic

A1L174 = CARRY(!A1L172 # !reset_count[1]);


--C1_integrator[0][43] is cic_decim:cic_decim_i|integrator[0][43]
--operation mode is normal

C1_integrator[0][43]_carry_eqn = C1L267;
C1_integrator[0][43]_lut_out = C1_integrator[0][43] $ PB16_Iout[16] $ C1_integrator[0][43]_carry_eqn;
C1_integrator[0][43] = DFFEAS(C1_integrator[0][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C1_integrator[0][37] is cic_decim:cic_decim_i|integrator[0][37]
--operation mode is arithmetic

C1_integrator[0][37]_carry_eqn = C1L255;
C1_integrator[0][37]_lut_out = C1_integrator[0][37] $ PB16_Iout[16] $ C1_integrator[0][37]_carry_eqn;
C1_integrator[0][37] = DFFEAS(C1_integrator[0][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L257 is cic_decim:cic_decim_i|integrator[0][37]~2705
--operation mode is arithmetic

C1L257 = CARRY(C1_integrator[0][37] & !PB16_Iout[16] & !C1L255 # !C1_integrator[0][37] & (!C1L255 # !PB16_Iout[16]));


--C2_integrator[0][37] is cic_decim:cic_decim_q|integrator[0][37]
--operation mode is arithmetic

C2_integrator[0][37]_carry_eqn = C2L255;
C2_integrator[0][37]_lut_out = C2_integrator[0][37] $ PB16_Qout[16] $ C2_integrator[0][37]_carry_eqn;
C2_integrator[0][37] = DFFEAS(C2_integrator[0][37]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L257 is cic_decim:cic_decim_q|integrator[0][37]~2716
--operation mode is arithmetic

C2L257 = CARRY(C2_integrator[0][37] & !PB16_Qout[16] & !C2L255 # !C2_integrator[0][37] & (!C2L255 # !PB16_Qout[16]));


--C2_integrator[0][43] is cic_decim:cic_decim_q|integrator[0][43]
--operation mode is normal

C2_integrator[0][43]_carry_eqn = C2L267;
C2_integrator[0][43]_lut_out = C2_integrator[0][43] $ PB16_Qout[16] $ C2_integrator[0][43]_carry_eqn;
C2_integrator[0][43] = DFFEAS(C2_integrator[0][43]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );


--C1_integrator[0][28] is cic_decim:cic_decim_i|integrator[0][28]
--operation mode is arithmetic

C1_integrator[0][28]_carry_eqn = C1L237;
C1_integrator[0][28]_lut_out = C1_integrator[0][28] $ PB16_Iout[16] $ !C1_integrator[0][28]_carry_eqn;
C1_integrator[0][28] = DFFEAS(C1_integrator[0][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L239 is cic_decim:cic_decim_i|integrator[0][28]~2709
--operation mode is arithmetic

C1L239 = CARRY(C1_integrator[0][28] & (PB16_Iout[16] # !C1L237) # !C1_integrator[0][28] & PB16_Iout[16] & !C1L237);


--C1_integrator[1][27] is cic_decim:cic_decim_i|integrator[1][27]
--operation mode is arithmetic

C1_integrator[1][27]_carry_eqn = C1L323;
C1_integrator[1][27]_lut_out = C1_integrator[1][27] $ C1_integrator[0][27] $ C1_integrator[1][27]_carry_eqn;
C1_integrator[1][27] = DFFEAS(C1_integrator[1][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L325 is cic_decim:cic_decim_i|integrator[1][27]~2713
--operation mode is arithmetic

C1L325 = CARRY(C1_integrator[1][27] & !C1_integrator[0][27] & !C1L323 # !C1_integrator[1][27] & (!C1L323 # !C1_integrator[0][27]));


--C1_integrator[2][26] is cic_decim:cic_decim_i|integrator[2][26]
--operation mode is arithmetic

C1_integrator[2][26]_carry_eqn = C1L409;
C1_integrator[2][26]_lut_out = C1_integrator[2][26] $ C1_integrator[1][26] $ !C1_integrator[2][26]_carry_eqn;
C1_integrator[2][26] = DFFEAS(C1_integrator[2][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L411 is cic_decim:cic_decim_i|integrator[2][26]~2717
--operation mode is arithmetic

C1L411 = CARRY(C1_integrator[2][26] & (C1_integrator[1][26] # !C1L409) # !C1_integrator[2][26] & C1_integrator[1][26] & !C1L409);


--C1_integrator[3][25] is cic_decim:cic_decim_i|integrator[3][25]
--operation mode is arithmetic

C1_integrator[3][25]_carry_eqn = C1L495;
C1_integrator[3][25]_lut_out = C1_integrator[3][25] $ C1_integrator[2][25] $ C1_integrator[3][25]_carry_eqn;
C1_integrator[3][25] = DFFEAS(C1_integrator[3][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L497 is cic_decim:cic_decim_i|integrator[3][25]~2721
--operation mode is arithmetic

C1L497 = CARRY(C1_integrator[3][25] & !C1_integrator[2][25] & !C1L495 # !C1_integrator[3][25] & (!C1L495 # !C1_integrator[2][25]));


--C1_differentiator[0][24] is cic_decim:cic_decim_i|differentiator[0][24]
--operation mode is normal

C1_differentiator[0][24]_lut_out = clk_enable & C1_sampler[24];
C1_differentiator[0][24] = DFFEAS(C1_differentiator[0][24]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[24] is cic_decim:cic_decim_i|sampler[24]
--operation mode is normal

C1_sampler[24]_lut_out = C1_integrator[3][24] & clk_enable;
C1_sampler[24] = DFFEAS(C1_sampler[24]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][23] is cic_decim:cic_decim_i|pipeline[0][23]
--operation mode is arithmetic

C1_pipeline[0][23]_carry_eqn = C1L579;
C1_pipeline[0][23]_lut_out = C1_differentiator[0][23] $ C1_sampler[23] $ !C1_pipeline[0][23]_carry_eqn;
C1_pipeline[0][23] = DFFEAS(C1_pipeline[0][23]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L581 is cic_decim:cic_decim_i|pipeline[0][23]~2544
--operation mode is arithmetic

C1L581 = CARRY(C1_differentiator[0][23] & (!C1L579 # !C1_sampler[23]) # !C1_differentiator[0][23] & !C1_sampler[23] & !C1L579);


--C1_differentiator[1][23] is cic_decim:cic_decim_i|differentiator[1][23]
--operation mode is normal

C1_differentiator[1][23]_lut_out = C1_pipeline[0][23] & clk_enable;
C1_differentiator[1][23] = DFFEAS(C1_differentiator[1][23]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][22] is cic_decim:cic_decim_i|pipeline[1][22]
--operation mode is arithmetic

C1_pipeline[1][22]_carry_eqn = C1L665;
C1_pipeline[1][22]_lut_out = C1_differentiator[1][22] $ C1_pipeline[0][22] $ C1_pipeline[1][22]_carry_eqn;
C1_pipeline[1][22] = DFFEAS(C1_pipeline[1][22]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L667 is cic_decim:cic_decim_i|pipeline[1][22]~2548
--operation mode is arithmetic

C1L667 = CARRY(C1_differentiator[1][22] & C1_pipeline[0][22] & !C1L665 # !C1_differentiator[1][22] & (C1_pipeline[0][22] # !C1L665));


--C1_differentiator[2][22] is cic_decim:cic_decim_i|differentiator[2][22]
--operation mode is normal

C1_differentiator[2][22]_lut_out = C1_pipeline[1][22] & clk_enable;
C1_differentiator[2][22] = DFFEAS(C1_differentiator[2][22]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][21] is cic_decim:cic_decim_i|pipeline[2][21]
--operation mode is arithmetic

C1_pipeline[2][21]_carry_eqn = C1L751;
C1_pipeline[2][21]_lut_out = C1_differentiator[2][21] $ C1_pipeline[1][21] $ !C1_pipeline[2][21]_carry_eqn;
C1_pipeline[2][21] = DFFEAS(C1_pipeline[2][21]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L753 is cic_decim:cic_decim_i|pipeline[2][21]~2552
--operation mode is arithmetic

C1L753 = CARRY(C1_differentiator[2][21] & (!C1L751 # !C1_pipeline[1][21]) # !C1_differentiator[2][21] & !C1_pipeline[1][21] & !C1L751);


--C1_differentiator[3][21] is cic_decim:cic_decim_i|differentiator[3][21]
--operation mode is normal

C1_differentiator[3][21]_lut_out = C1_pipeline[2][21] & clk_enable;
C1_differentiator[3][21] = DFFEAS(C1_differentiator[3][21]_lut_out, clock, VCC, , C2L760, , , , );


--C1L807 is cic_decim:cic_decim_i|pipeline[3][28]~2557
--operation mode is arithmetic

C1L807 = CARRY(C1_differentiator[3][20] & C1_pipeline[2][20] & !C1L808 # !C1_differentiator[3][20] & (C1_pipeline[2][20] # !C1L808));


--C1_integrator[0][29] is cic_decim:cic_decim_i|integrator[0][29]
--operation mode is arithmetic

C1_integrator[0][29]_carry_eqn = C1L239;
C1_integrator[0][29]_lut_out = C1_integrator[0][29] $ PB16_Iout[16] $ C1_integrator[0][29]_carry_eqn;
C1_integrator[0][29] = DFFEAS(C1_integrator[0][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L241 is cic_decim:cic_decim_i|integrator[0][29]~2725
--operation mode is arithmetic

C1L241 = CARRY(C1_integrator[0][29] & !PB16_Iout[16] & !C1L239 # !C1_integrator[0][29] & (!C1L239 # !PB16_Iout[16]));


--C2_integrator[0][28] is cic_decim:cic_decim_q|integrator[0][28]
--operation mode is arithmetic

C2_integrator[0][28]_carry_eqn = C2L237;
C2_integrator[0][28]_lut_out = C2_integrator[0][28] $ PB16_Qout[16] $ !C2_integrator[0][28]_carry_eqn;
C2_integrator[0][28] = DFFEAS(C2_integrator[0][28]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L239 is cic_decim:cic_decim_q|integrator[0][28]~2724
--operation mode is arithmetic

C2L239 = CARRY(C2_integrator[0][28] & (PB16_Qout[16] # !C2L237) # !C2_integrator[0][28] & PB16_Qout[16] & !C2L237);


--C2_integrator[1][27] is cic_decim:cic_decim_q|integrator[1][27]
--operation mode is arithmetic

C2_integrator[1][27]_carry_eqn = C2L323;
C2_integrator[1][27]_lut_out = C2_integrator[1][27] $ C2_integrator[0][27] $ C2_integrator[1][27]_carry_eqn;
C2_integrator[1][27] = DFFEAS(C2_integrator[1][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L325 is cic_decim:cic_decim_q|integrator[1][27]~2728
--operation mode is arithmetic

C2L325 = CARRY(C2_integrator[1][27] & !C2_integrator[0][27] & !C2L323 # !C2_integrator[1][27] & (!C2L323 # !C2_integrator[0][27]));


--C2_integrator[2][26] is cic_decim:cic_decim_q|integrator[2][26]
--operation mode is arithmetic

C2_integrator[2][26]_carry_eqn = C2L410;
C2_integrator[2][26]_lut_out = C2_integrator[2][26] $ C2_integrator[1][26] $ !C2_integrator[2][26]_carry_eqn;
C2_integrator[2][26] = DFFEAS(C2_integrator[2][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L412 is cic_decim:cic_decim_q|integrator[2][26]~2732
--operation mode is arithmetic

C2L412 = CARRY(C2_integrator[2][26] & (C2_integrator[1][26] # !C2L410) # !C2_integrator[2][26] & C2_integrator[1][26] & !C2L410);


--C2_integrator[3][25] is cic_decim:cic_decim_q|integrator[3][25]
--operation mode is arithmetic

C2_integrator[3][25]_carry_eqn = C2L496;
C2_integrator[3][25]_lut_out = C2_integrator[3][25] $ C2_integrator[2][25] $ C2_integrator[3][25]_carry_eqn;
C2_integrator[3][25] = DFFEAS(C2_integrator[3][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L498 is cic_decim:cic_decim_q|integrator[3][25]~2736
--operation mode is arithmetic

C2L498 = CARRY(C2_integrator[3][25] & !C2_integrator[2][25] & !C2L496 # !C2_integrator[3][25] & (!C2L496 # !C2_integrator[2][25]));


--C2_differentiator[0][24] is cic_decim:cic_decim_q|differentiator[0][24]
--operation mode is normal

C2_differentiator[0][24]_lut_out = clk_enable & C2_sampler[24];
C2_differentiator[0][24] = DFFEAS(C2_differentiator[0][24]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[24] is cic_decim:cic_decim_q|sampler[24]
--operation mode is normal

C2_sampler[24]_lut_out = C2_integrator[3][24] & clk_enable;
C2_sampler[24] = DFFEAS(C2_sampler[24]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][23] is cic_decim:cic_decim_q|pipeline[0][23]
--operation mode is arithmetic

C2_pipeline[0][23]_carry_eqn = C2L580;
C2_pipeline[0][23]_lut_out = C2_differentiator[0][23] $ C2_sampler[23] $ !C2_pipeline[0][23]_carry_eqn;
C2_pipeline[0][23] = DFFEAS(C2_pipeline[0][23]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L582 is cic_decim:cic_decim_q|pipeline[0][23]~2559
--operation mode is arithmetic

C2L582 = CARRY(C2_differentiator[0][23] & (!C2L580 # !C2_sampler[23]) # !C2_differentiator[0][23] & !C2_sampler[23] & !C2L580);


--C2_differentiator[1][23] is cic_decim:cic_decim_q|differentiator[1][23]
--operation mode is normal

C2_differentiator[1][23]_lut_out = C2_pipeline[0][23] & clk_enable;
C2_differentiator[1][23] = DFFEAS(C2_differentiator[1][23]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][22] is cic_decim:cic_decim_q|pipeline[1][22]
--operation mode is arithmetic

C2_pipeline[1][22]_carry_eqn = C2L666;
C2_pipeline[1][22]_lut_out = C2_differentiator[1][22] $ C2_pipeline[0][22] $ C2_pipeline[1][22]_carry_eqn;
C2_pipeline[1][22] = DFFEAS(C2_pipeline[1][22]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L668 is cic_decim:cic_decim_q|pipeline[1][22]~2563
--operation mode is arithmetic

C2L668 = CARRY(C2_differentiator[1][22] & C2_pipeline[0][22] & !C2L666 # !C2_differentiator[1][22] & (C2_pipeline[0][22] # !C2L666));


--C2_differentiator[2][22] is cic_decim:cic_decim_q|differentiator[2][22]
--operation mode is normal

C2_differentiator[2][22]_lut_out = C2_pipeline[1][22] & clk_enable;
C2_differentiator[2][22] = DFFEAS(C2_differentiator[2][22]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][21] is cic_decim:cic_decim_q|pipeline[2][21]
--operation mode is arithmetic

C2_pipeline[2][21]_carry_eqn = C2L752;
C2_pipeline[2][21]_lut_out = C2_differentiator[2][21] $ C2_pipeline[1][21] $ !C2_pipeline[2][21]_carry_eqn;
C2_pipeline[2][21] = DFFEAS(C2_pipeline[2][21]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L754 is cic_decim:cic_decim_q|pipeline[2][21]~2567
--operation mode is arithmetic

C2L754 = CARRY(C2_differentiator[2][21] & (!C2L752 # !C2_pipeline[1][21]) # !C2_differentiator[2][21] & !C2_pipeline[1][21] & !C2L752);


--C2_differentiator[3][21] is cic_decim:cic_decim_q|differentiator[3][21]
--operation mode is normal

C2_differentiator[3][21]_lut_out = C2_pipeline[2][21] & clk_enable;
C2_differentiator[3][21] = DFFEAS(C2_differentiator[3][21]_lut_out, clock, VCC, , C2L760, , , , );


--C2L809 is cic_decim:cic_decim_q|pipeline[3][28]~2572
--operation mode is arithmetic

C2L809 = CARRY(C2_differentiator[3][20] & C2_pipeline[2][20] & !C2L810 # !C2_differentiator[3][20] & (C2_pipeline[2][20] # !C2L810));


--C2_integrator[0][29] is cic_decim:cic_decim_q|integrator[0][29]
--operation mode is arithmetic

C2_integrator[0][29]_carry_eqn = C2L239;
C2_integrator[0][29]_lut_out = C2_integrator[0][29] $ PB16_Qout[16] $ C2_integrator[0][29]_carry_eqn;
C2_integrator[0][29] = DFFEAS(C2_integrator[0][29]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L241 is cic_decim:cic_decim_q|integrator[0][29]~2740
--operation mode is arithmetic

C2L241 = CARRY(C2_integrator[0][29] & !PB16_Qout[16] & !C2L239 # !C2_integrator[0][29] & (!C2L239 # !PB16_Qout[16]));


--C1_integrator[0][38] is cic_decim:cic_decim_i|integrator[0][38]
--operation mode is arithmetic

C1_integrator[0][38]_carry_eqn = C1L257;
C1_integrator[0][38]_lut_out = C1_integrator[0][38] $ PB16_Iout[16] $ !C1_integrator[0][38]_carry_eqn;
C1_integrator[0][38] = DFFEAS(C1_integrator[0][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L259 is cic_decim:cic_decim_i|integrator[0][38]~2729
--operation mode is arithmetic

C1L259 = CARRY(C1_integrator[0][38] & (PB16_Iout[16] # !C1L257) # !C1_integrator[0][38] & PB16_Iout[16] & !C1L257);


--C2_integrator[0][38] is cic_decim:cic_decim_q|integrator[0][38]
--operation mode is arithmetic

C2_integrator[0][38]_carry_eqn = C2L257;
C2_integrator[0][38]_lut_out = C2_integrator[0][38] $ PB16_Qout[16] $ !C2_integrator[0][38]_carry_eqn;
C2_integrator[0][38] = DFFEAS(C2_integrator[0][38]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L259 is cic_decim:cic_decim_q|integrator[0][38]~2744
--operation mode is arithmetic

C2L259 = CARRY(C2_integrator[0][38] & (PB16_Qout[16] # !C2L257) # !C2_integrator[0][38] & PB16_Qout[16] & !C2L257);


--C1_integrator[0][30] is cic_decim:cic_decim_i|integrator[0][30]
--operation mode is arithmetic

C1_integrator[0][30]_carry_eqn = C1L241;
C1_integrator[0][30]_lut_out = C1_integrator[0][30] $ PB16_Iout[16] $ !C1_integrator[0][30]_carry_eqn;
C1_integrator[0][30] = DFFEAS(C1_integrator[0][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L243 is cic_decim:cic_decim_i|integrator[0][30]~2733
--operation mode is arithmetic

C1L243 = CARRY(C1_integrator[0][30] & (PB16_Iout[16] # !C1L241) # !C1_integrator[0][30] & PB16_Iout[16] & !C1L241);


--C2_integrator[0][30] is cic_decim:cic_decim_q|integrator[0][30]
--operation mode is arithmetic

C2_integrator[0][30]_carry_eqn = C2L241;
C2_integrator[0][30]_lut_out = C2_integrator[0][30] $ PB16_Qout[16] $ !C2_integrator[0][30]_carry_eqn;
C2_integrator[0][30] = DFFEAS(C2_integrator[0][30]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L243 is cic_decim:cic_decim_q|integrator[0][30]~2748
--operation mode is arithmetic

C2L243 = CARRY(C2_integrator[0][30] & (PB16_Qout[16] # !C2L241) # !C2_integrator[0][30] & PB16_Qout[16] & !C2L241);


--C1_integrator[0][39] is cic_decim:cic_decim_i|integrator[0][39]
--operation mode is arithmetic

C1_integrator[0][39]_carry_eqn = C1L259;
C1_integrator[0][39]_lut_out = C1_integrator[0][39] $ PB16_Iout[16] $ C1_integrator[0][39]_carry_eqn;
C1_integrator[0][39] = DFFEAS(C1_integrator[0][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L261 is cic_decim:cic_decim_i|integrator[0][39]~2737
--operation mode is arithmetic

C1L261 = CARRY(C1_integrator[0][39] & !PB16_Iout[16] & !C1L259 # !C1_integrator[0][39] & (!C1L259 # !PB16_Iout[16]));


--C2_integrator[0][39] is cic_decim:cic_decim_q|integrator[0][39]
--operation mode is arithmetic

C2_integrator[0][39]_carry_eqn = C2L259;
C2_integrator[0][39]_lut_out = C2_integrator[0][39] $ PB16_Qout[16] $ C2_integrator[0][39]_carry_eqn;
C2_integrator[0][39] = DFFEAS(C2_integrator[0][39]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L261 is cic_decim:cic_decim_q|integrator[0][39]~2752
--operation mode is arithmetic

C2L261 = CARRY(C2_integrator[0][39] & !PB16_Qout[16] & !C2L259 # !C2_integrator[0][39] & (!C2L259 # !PB16_Qout[16]));


--C1_integrator[0][31] is cic_decim:cic_decim_i|integrator[0][31]
--operation mode is arithmetic

C1_integrator[0][31]_carry_eqn = C1L243;
C1_integrator[0][31]_lut_out = C1_integrator[0][31] $ PB16_Iout[16] $ C1_integrator[0][31]_carry_eqn;
C1_integrator[0][31] = DFFEAS(C1_integrator[0][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L245 is cic_decim:cic_decim_i|integrator[0][31]~2741
--operation mode is arithmetic

C1L245 = CARRY(C1_integrator[0][31] & !PB16_Iout[16] & !C1L243 # !C1_integrator[0][31] & (!C1L243 # !PB16_Iout[16]));


--C2_integrator[0][31] is cic_decim:cic_decim_q|integrator[0][31]
--operation mode is arithmetic

C2_integrator[0][31]_carry_eqn = C2L243;
C2_integrator[0][31]_lut_out = C2_integrator[0][31] $ PB16_Qout[16] $ C2_integrator[0][31]_carry_eqn;
C2_integrator[0][31] = DFFEAS(C2_integrator[0][31]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L245 is cic_decim:cic_decim_q|integrator[0][31]~2756
--operation mode is arithmetic

C2L245 = CARRY(C2_integrator[0][31] & !PB16_Qout[16] & !C2L243 # !C2_integrator[0][31] & (!C2L243 # !PB16_Qout[16]));


--C1_integrator[0][40] is cic_decim:cic_decim_i|integrator[0][40]
--operation mode is arithmetic

C1_integrator[0][40]_carry_eqn = C1L261;
C1_integrator[0][40]_lut_out = C1_integrator[0][40] $ PB16_Iout[16] $ !C1_integrator[0][40]_carry_eqn;
C1_integrator[0][40] = DFFEAS(C1_integrator[0][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L263 is cic_decim:cic_decim_i|integrator[0][40]~2745
--operation mode is arithmetic

C1L263 = CARRY(C1_integrator[0][40] & (PB16_Iout[16] # !C1L261) # !C1_integrator[0][40] & PB16_Iout[16] & !C1L261);


--C2_integrator[0][40] is cic_decim:cic_decim_q|integrator[0][40]
--operation mode is arithmetic

C2_integrator[0][40]_carry_eqn = C2L261;
C2_integrator[0][40]_lut_out = C2_integrator[0][40] $ PB16_Qout[16] $ !C2_integrator[0][40]_carry_eqn;
C2_integrator[0][40] = DFFEAS(C2_integrator[0][40]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L263 is cic_decim:cic_decim_q|integrator[0][40]~2760
--operation mode is arithmetic

C2L263 = CARRY(C2_integrator[0][40] & (PB16_Qout[16] # !C2L261) # !C2_integrator[0][40] & PB16_Qout[16] & !C2L261);


--C1_integrator[0][32] is cic_decim:cic_decim_i|integrator[0][32]
--operation mode is arithmetic

C1_integrator[0][32]_carry_eqn = C1L245;
C1_integrator[0][32]_lut_out = C1_integrator[0][32] $ PB16_Iout[16] $ !C1_integrator[0][32]_carry_eqn;
C1_integrator[0][32] = DFFEAS(C1_integrator[0][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L247 is cic_decim:cic_decim_i|integrator[0][32]~2749
--operation mode is arithmetic

C1L247 = CARRY(C1_integrator[0][32] & (PB16_Iout[16] # !C1L245) # !C1_integrator[0][32] & PB16_Iout[16] & !C1L245);


--C2_integrator[0][32] is cic_decim:cic_decim_q|integrator[0][32]
--operation mode is arithmetic

C2_integrator[0][32]_carry_eqn = C2L245;
C2_integrator[0][32]_lut_out = C2_integrator[0][32] $ PB16_Qout[16] $ !C2_integrator[0][32]_carry_eqn;
C2_integrator[0][32] = DFFEAS(C2_integrator[0][32]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L247 is cic_decim:cic_decim_q|integrator[0][32]~2764
--operation mode is arithmetic

C2L247 = CARRY(C2_integrator[0][32] & (PB16_Qout[16] # !C2L245) # !C2_integrator[0][32] & PB16_Qout[16] & !C2L245);


--C1_integrator[0][41] is cic_decim:cic_decim_i|integrator[0][41]
--operation mode is arithmetic

C1_integrator[0][41]_carry_eqn = C1L263;
C1_integrator[0][41]_lut_out = C1_integrator[0][41] $ PB16_Iout[16] $ C1_integrator[0][41]_carry_eqn;
C1_integrator[0][41] = DFFEAS(C1_integrator[0][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L265 is cic_decim:cic_decim_i|integrator[0][41]~2753
--operation mode is arithmetic

C1L265 = CARRY(C1_integrator[0][41] & !PB16_Iout[16] & !C1L263 # !C1_integrator[0][41] & (!C1L263 # !PB16_Iout[16]));


--C2_integrator[0][41] is cic_decim:cic_decim_q|integrator[0][41]
--operation mode is arithmetic

C2_integrator[0][41]_carry_eqn = C2L263;
C2_integrator[0][41]_lut_out = C2_integrator[0][41] $ PB16_Qout[16] $ C2_integrator[0][41]_carry_eqn;
C2_integrator[0][41] = DFFEAS(C2_integrator[0][41]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L265 is cic_decim:cic_decim_q|integrator[0][41]~2768
--operation mode is arithmetic

C2L265 = CARRY(C2_integrator[0][41] & !PB16_Qout[16] & !C2L263 # !C2_integrator[0][41] & (!C2L263 # !PB16_Qout[16]));


--C1_integrator[0][33] is cic_decim:cic_decim_i|integrator[0][33]
--operation mode is arithmetic

C1_integrator[0][33]_carry_eqn = C1L247;
C1_integrator[0][33]_lut_out = C1_integrator[0][33] $ PB16_Iout[16] $ C1_integrator[0][33]_carry_eqn;
C1_integrator[0][33] = DFFEAS(C1_integrator[0][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L249 is cic_decim:cic_decim_i|integrator[0][33]~2757
--operation mode is arithmetic

C1L249 = CARRY(C1_integrator[0][33] & !PB16_Iout[16] & !C1L247 # !C1_integrator[0][33] & (!C1L247 # !PB16_Iout[16]));


--C2_integrator[0][33] is cic_decim:cic_decim_q|integrator[0][33]
--operation mode is arithmetic

C2_integrator[0][33]_carry_eqn = C2L247;
C2_integrator[0][33]_lut_out = C2_integrator[0][33] $ PB16_Qout[16] $ C2_integrator[0][33]_carry_eqn;
C2_integrator[0][33] = DFFEAS(C2_integrator[0][33]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L249 is cic_decim:cic_decim_q|integrator[0][33]~2772
--operation mode is arithmetic

C2L249 = CARRY(C2_integrator[0][33] & !PB16_Qout[16] & !C2L247 # !C2_integrator[0][33] & (!C2L247 # !PB16_Qout[16]));


--C1_integrator[0][42] is cic_decim:cic_decim_i|integrator[0][42]
--operation mode is arithmetic

C1_integrator[0][42]_carry_eqn = C1L265;
C1_integrator[0][42]_lut_out = C1_integrator[0][42] $ PB16_Iout[16] $ !C1_integrator[0][42]_carry_eqn;
C1_integrator[0][42] = DFFEAS(C1_integrator[0][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L267 is cic_decim:cic_decim_i|integrator[0][42]~2761
--operation mode is arithmetic

C1L267 = CARRY(C1_integrator[0][42] & (PB16_Iout[16] # !C1L265) # !C1_integrator[0][42] & PB16_Iout[16] & !C1L265);


--C2_integrator[0][42] is cic_decim:cic_decim_q|integrator[0][42]
--operation mode is arithmetic

C2_integrator[0][42]_carry_eqn = C2L265;
C2_integrator[0][42]_lut_out = C2_integrator[0][42] $ PB16_Qout[16] $ !C2_integrator[0][42]_carry_eqn;
C2_integrator[0][42] = DFFEAS(C2_integrator[0][42]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L267 is cic_decim:cic_decim_q|integrator[0][42]~2776
--operation mode is arithmetic

C2L267 = CARRY(C2_integrator[0][42] & (PB16_Qout[16] # !C2L265) # !C2_integrator[0][42] & PB16_Qout[16] & !C2L265);


--C1_integrator[0][34] is cic_decim:cic_decim_i|integrator[0][34]
--operation mode is arithmetic

C1_integrator[0][34]_carry_eqn = C1L249;
C1_integrator[0][34]_lut_out = C1_integrator[0][34] $ PB16_Iout[16] $ !C1_integrator[0][34]_carry_eqn;
C1_integrator[0][34] = DFFEAS(C1_integrator[0][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L251 is cic_decim:cic_decim_i|integrator[0][34]~2765
--operation mode is arithmetic

C1L251 = CARRY(C1_integrator[0][34] & (PB16_Iout[16] # !C1L249) # !C1_integrator[0][34] & PB16_Iout[16] & !C1L249);


--C2_integrator[0][34] is cic_decim:cic_decim_q|integrator[0][34]
--operation mode is arithmetic

C2_integrator[0][34]_carry_eqn = C2L249;
C2_integrator[0][34]_lut_out = C2_integrator[0][34] $ PB16_Qout[16] $ !C2_integrator[0][34]_carry_eqn;
C2_integrator[0][34] = DFFEAS(C2_integrator[0][34]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L251 is cic_decim:cic_decim_q|integrator[0][34]~2780
--operation mode is arithmetic

C2L251 = CARRY(C2_integrator[0][34] & (PB16_Qout[16] # !C2L249) # !C2_integrator[0][34] & PB16_Qout[16] & !C2L249);


--C1_integrator[0][35] is cic_decim:cic_decim_i|integrator[0][35]
--operation mode is arithmetic

C1_integrator[0][35]_carry_eqn = C1L251;
C1_integrator[0][35]_lut_out = C1_integrator[0][35] $ PB16_Iout[16] $ C1_integrator[0][35]_carry_eqn;
C1_integrator[0][35] = DFFEAS(C1_integrator[0][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L253 is cic_decim:cic_decim_i|integrator[0][35]~2769
--operation mode is arithmetic

C1L253 = CARRY(C1_integrator[0][35] & !PB16_Iout[16] & !C1L251 # !C1_integrator[0][35] & (!C1L251 # !PB16_Iout[16]));


--C2_integrator[0][35] is cic_decim:cic_decim_q|integrator[0][35]
--operation mode is arithmetic

C2_integrator[0][35]_carry_eqn = C2L251;
C2_integrator[0][35]_lut_out = C2_integrator[0][35] $ PB16_Qout[16] $ C2_integrator[0][35]_carry_eqn;
C2_integrator[0][35] = DFFEAS(C2_integrator[0][35]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L253 is cic_decim:cic_decim_q|integrator[0][35]~2784
--operation mode is arithmetic

C2L253 = CARRY(C2_integrator[0][35] & !PB16_Qout[16] & !C2L251 # !C2_integrator[0][35] & (!C2L251 # !PB16_Qout[16]));


--C2_integrator[0][36] is cic_decim:cic_decim_q|integrator[0][36]
--operation mode is arithmetic

C2_integrator[0][36]_carry_eqn = C2L253;
C2_integrator[0][36]_lut_out = C2_integrator[0][36] $ PB16_Qout[16] $ !C2_integrator[0][36]_carry_eqn;
C2_integrator[0][36] = DFFEAS(C2_integrator[0][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L255 is cic_decim:cic_decim_q|integrator[0][36]~2788
--operation mode is arithmetic

C2L255 = CARRY(C2_integrator[0][36] & (PB16_Qout[16] # !C2L253) # !C2_integrator[0][36] & PB16_Qout[16] & !C2L253);


--C1_integrator[0][36] is cic_decim:cic_decim_i|integrator[0][36]
--operation mode is arithmetic

C1_integrator[0][36]_carry_eqn = C1L253;
C1_integrator[0][36]_lut_out = C1_integrator[0][36] $ PB16_Iout[16] $ !C1_integrator[0][36]_carry_eqn;
C1_integrator[0][36] = DFFEAS(C1_integrator[0][36]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L255 is cic_decim:cic_decim_i|integrator[0][36]~2773
--operation mode is arithmetic

C1L255 = CARRY(C1_integrator[0][36] & (PB16_Iout[16] # !C1L253) # !C1_integrator[0][36] & PB16_Iout[16] & !C1L253);


--reset_count[0] is reset_count[0]
--operation mode is arithmetic

reset_count[0]_lut_out = !reset_count[0];
reset_count[0] = DFFEAS(reset_count[0]_lut_out, clock, VCC, , !reset_count[10], , , , );

--A1L172 is reset_count[0]~131
--operation mode is arithmetic

A1L172 = CARRY(reset_count[0]);


--PB16_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[16]
--operation mode is normal

PB16_Iout[16]_carry_eqn = PB16L33;
PB16_Iout[16]_lut_out = PB16L69 $ PB15_Iout[16] $ PB16_Iout[16]_carry_eqn;
PB16_Iout[16] = DFFEAS(PB16_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB16_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[16]
--operation mode is normal

PB16_Qout[16]_carry_eqn = PB16L67;
PB16_Qout[16]_lut_out = PB16L70 $ PB15_Qout[16] $ PB16_Qout[16]_carry_eqn;
PB16_Qout[16] = DFFEAS(PB16_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );


--C1_integrator[0][27] is cic_decim:cic_decim_i|integrator[0][27]
--operation mode is arithmetic

C1_integrator[0][27]_carry_eqn = C1L235;
C1_integrator[0][27]_lut_out = C1_integrator[0][27] $ PB16_Iout[16] $ C1_integrator[0][27]_carry_eqn;
C1_integrator[0][27] = DFFEAS(C1_integrator[0][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L237 is cic_decim:cic_decim_i|integrator[0][27]~2777
--operation mode is arithmetic

C1L237 = CARRY(C1_integrator[0][27] & !PB16_Iout[16] & !C1L235 # !C1_integrator[0][27] & (!C1L235 # !PB16_Iout[16]));


--C1_integrator[1][26] is cic_decim:cic_decim_i|integrator[1][26]
--operation mode is arithmetic

C1_integrator[1][26]_carry_eqn = C1L321;
C1_integrator[1][26]_lut_out = C1_integrator[1][26] $ C1_integrator[0][26] $ !C1_integrator[1][26]_carry_eqn;
C1_integrator[1][26] = DFFEAS(C1_integrator[1][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L323 is cic_decim:cic_decim_i|integrator[1][26]~2781
--operation mode is arithmetic

C1L323 = CARRY(C1_integrator[1][26] & (C1_integrator[0][26] # !C1L321) # !C1_integrator[1][26] & C1_integrator[0][26] & !C1L321);


--C1_integrator[2][25] is cic_decim:cic_decim_i|integrator[2][25]
--operation mode is arithmetic

C1_integrator[2][25]_carry_eqn = C1L407;
C1_integrator[2][25]_lut_out = C1_integrator[2][25] $ C1_integrator[1][25] $ C1_integrator[2][25]_carry_eqn;
C1_integrator[2][25] = DFFEAS(C1_integrator[2][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L409 is cic_decim:cic_decim_i|integrator[2][25]~2785
--operation mode is arithmetic

C1L409 = CARRY(C1_integrator[2][25] & !C1_integrator[1][25] & !C1L407 # !C1_integrator[2][25] & (!C1L407 # !C1_integrator[1][25]));


--C1_integrator[3][24] is cic_decim:cic_decim_i|integrator[3][24]
--operation mode is arithmetic

C1_integrator[3][24]_carry_eqn = C1L493;
C1_integrator[3][24]_lut_out = C1_integrator[3][24] $ C1_integrator[2][24] $ !C1_integrator[3][24]_carry_eqn;
C1_integrator[3][24] = DFFEAS(C1_integrator[3][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L495 is cic_decim:cic_decim_i|integrator[3][24]~2789
--operation mode is arithmetic

C1L495 = CARRY(C1_integrator[3][24] & (C1_integrator[2][24] # !C1L493) # !C1_integrator[3][24] & C1_integrator[2][24] & !C1L493);


--C1_differentiator[0][23] is cic_decim:cic_decim_i|differentiator[0][23]
--operation mode is normal

C1_differentiator[0][23]_lut_out = clk_enable & C1_sampler[23];
C1_differentiator[0][23] = DFFEAS(C1_differentiator[0][23]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[23] is cic_decim:cic_decim_i|sampler[23]
--operation mode is normal

C1_sampler[23]_lut_out = C1_integrator[3][23] & clk_enable;
C1_sampler[23] = DFFEAS(C1_sampler[23]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][22] is cic_decim:cic_decim_i|pipeline[0][22]
--operation mode is arithmetic

C1_pipeline[0][22]_carry_eqn = C1L577;
C1_pipeline[0][22]_lut_out = C1_differentiator[0][22] $ C1_sampler[22] $ C1_pipeline[0][22]_carry_eqn;
C1_pipeline[0][22] = DFFEAS(C1_pipeline[0][22]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L579 is cic_decim:cic_decim_i|pipeline[0][22]~2561
--operation mode is arithmetic

C1L579 = CARRY(C1_differentiator[0][22] & C1_sampler[22] & !C1L577 # !C1_differentiator[0][22] & (C1_sampler[22] # !C1L577));


--C1_differentiator[1][22] is cic_decim:cic_decim_i|differentiator[1][22]
--operation mode is normal

C1_differentiator[1][22]_lut_out = C1_pipeline[0][22] & clk_enable;
C1_differentiator[1][22] = DFFEAS(C1_differentiator[1][22]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][21] is cic_decim:cic_decim_i|pipeline[1][21]
--operation mode is arithmetic

C1_pipeline[1][21]_carry_eqn = C1L663;
C1_pipeline[1][21]_lut_out = C1_differentiator[1][21] $ C1_pipeline[0][21] $ !C1_pipeline[1][21]_carry_eqn;
C1_pipeline[1][21] = DFFEAS(C1_pipeline[1][21]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L665 is cic_decim:cic_decim_i|pipeline[1][21]~2565
--operation mode is arithmetic

C1L665 = CARRY(C1_differentiator[1][21] & (!C1L663 # !C1_pipeline[0][21]) # !C1_differentiator[1][21] & !C1_pipeline[0][21] & !C1L663);


--C1_differentiator[2][21] is cic_decim:cic_decim_i|differentiator[2][21]
--operation mode is normal

C1_differentiator[2][21]_lut_out = C1_pipeline[1][21] & clk_enable;
C1_differentiator[2][21] = DFFEAS(C1_differentiator[2][21]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][20] is cic_decim:cic_decim_i|pipeline[2][20]
--operation mode is arithmetic

C1_pipeline[2][20]_carry_eqn = C1L749;
C1_pipeline[2][20]_lut_out = C1_differentiator[2][20] $ C1_pipeline[1][20] $ C1_pipeline[2][20]_carry_eqn;
C1_pipeline[2][20] = DFFEAS(C1_pipeline[2][20]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L751 is cic_decim:cic_decim_i|pipeline[2][20]~2569
--operation mode is arithmetic

C1L751 = CARRY(C1_differentiator[2][20] & C1_pipeline[1][20] & !C1L749 # !C1_differentiator[2][20] & (C1_pipeline[1][20] # !C1L749));


--C1_differentiator[3][20] is cic_decim:cic_decim_i|differentiator[3][20]
--operation mode is normal

C1_differentiator[3][20]_lut_out = C1_pipeline[2][20] & clk_enable;
C1_differentiator[3][20] = DFFEAS(C1_differentiator[3][20]_lut_out, clock, VCC, , C2L760, , , , );


--C1L808 is cic_decim:cic_decim_i|pipeline[3][28]~2574
--operation mode is arithmetic

C1L808 = CARRY(C1_differentiator[3][19] & (!C1L809 # !C1_pipeline[2][19]) # !C1_differentiator[3][19] & !C1_pipeline[2][19] & !C1L809);


--C2_integrator[0][27] is cic_decim:cic_decim_q|integrator[0][27]
--operation mode is arithmetic

C2_integrator[0][27]_carry_eqn = C2L235;
C2_integrator[0][27]_lut_out = C2_integrator[0][27] $ PB16_Qout[16] $ C2_integrator[0][27]_carry_eqn;
C2_integrator[0][27] = DFFEAS(C2_integrator[0][27]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L237 is cic_decim:cic_decim_q|integrator[0][27]~2792
--operation mode is arithmetic

C2L237 = CARRY(C2_integrator[0][27] & !PB16_Qout[16] & !C2L235 # !C2_integrator[0][27] & (!C2L235 # !PB16_Qout[16]));


--C2_integrator[1][26] is cic_decim:cic_decim_q|integrator[1][26]
--operation mode is arithmetic

C2_integrator[1][26]_carry_eqn = C2L321;
C2_integrator[1][26]_lut_out = C2_integrator[1][26] $ C2_integrator[0][26] $ !C2_integrator[1][26]_carry_eqn;
C2_integrator[1][26] = DFFEAS(C2_integrator[1][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L323 is cic_decim:cic_decim_q|integrator[1][26]~2796
--operation mode is arithmetic

C2L323 = CARRY(C2_integrator[1][26] & (C2_integrator[0][26] # !C2L321) # !C2_integrator[1][26] & C2_integrator[0][26] & !C2L321);


--C2_integrator[2][25] is cic_decim:cic_decim_q|integrator[2][25]
--operation mode is arithmetic

C2_integrator[2][25]_carry_eqn = C2L408;
C2_integrator[2][25]_lut_out = C2_integrator[2][25] $ C2_integrator[1][25] $ C2_integrator[2][25]_carry_eqn;
C2_integrator[2][25] = DFFEAS(C2_integrator[2][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L410 is cic_decim:cic_decim_q|integrator[2][25]~2800
--operation mode is arithmetic

C2L410 = CARRY(C2_integrator[2][25] & !C2_integrator[1][25] & !C2L408 # !C2_integrator[2][25] & (!C2L408 # !C2_integrator[1][25]));


--C2_integrator[3][24] is cic_decim:cic_decim_q|integrator[3][24]
--operation mode is arithmetic

C2_integrator[3][24]_carry_eqn = C2L494;
C2_integrator[3][24]_lut_out = C2_integrator[3][24] $ C2_integrator[2][24] $ !C2_integrator[3][24]_carry_eqn;
C2_integrator[3][24] = DFFEAS(C2_integrator[3][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L496 is cic_decim:cic_decim_q|integrator[3][24]~2804
--operation mode is arithmetic

C2L496 = CARRY(C2_integrator[3][24] & (C2_integrator[2][24] # !C2L494) # !C2_integrator[3][24] & C2_integrator[2][24] & !C2L494);


--C2_differentiator[0][23] is cic_decim:cic_decim_q|differentiator[0][23]
--operation mode is normal

C2_differentiator[0][23]_lut_out = clk_enable & C2_sampler[23];
C2_differentiator[0][23] = DFFEAS(C2_differentiator[0][23]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[23] is cic_decim:cic_decim_q|sampler[23]
--operation mode is normal

C2_sampler[23]_lut_out = C2_integrator[3][23] & clk_enable;
C2_sampler[23] = DFFEAS(C2_sampler[23]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][22] is cic_decim:cic_decim_q|pipeline[0][22]
--operation mode is arithmetic

C2_pipeline[0][22]_carry_eqn = C2L578;
C2_pipeline[0][22]_lut_out = C2_differentiator[0][22] $ C2_sampler[22] $ C2_pipeline[0][22]_carry_eqn;
C2_pipeline[0][22] = DFFEAS(C2_pipeline[0][22]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L580 is cic_decim:cic_decim_q|pipeline[0][22]~2576
--operation mode is arithmetic

C2L580 = CARRY(C2_differentiator[0][22] & C2_sampler[22] & !C2L578 # !C2_differentiator[0][22] & (C2_sampler[22] # !C2L578));


--C2_differentiator[1][22] is cic_decim:cic_decim_q|differentiator[1][22]
--operation mode is normal

C2_differentiator[1][22]_lut_out = C2_pipeline[0][22] & clk_enable;
C2_differentiator[1][22] = DFFEAS(C2_differentiator[1][22]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][21] is cic_decim:cic_decim_q|pipeline[1][21]
--operation mode is arithmetic

C2_pipeline[1][21]_carry_eqn = C2L664;
C2_pipeline[1][21]_lut_out = C2_differentiator[1][21] $ C2_pipeline[0][21] $ !C2_pipeline[1][21]_carry_eqn;
C2_pipeline[1][21] = DFFEAS(C2_pipeline[1][21]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L666 is cic_decim:cic_decim_q|pipeline[1][21]~2580
--operation mode is arithmetic

C2L666 = CARRY(C2_differentiator[1][21] & (!C2L664 # !C2_pipeline[0][21]) # !C2_differentiator[1][21] & !C2_pipeline[0][21] & !C2L664);


--C2_differentiator[2][21] is cic_decim:cic_decim_q|differentiator[2][21]
--operation mode is normal

C2_differentiator[2][21]_lut_out = C2_pipeline[1][21] & clk_enable;
C2_differentiator[2][21] = DFFEAS(C2_differentiator[2][21]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][20] is cic_decim:cic_decim_q|pipeline[2][20]
--operation mode is arithmetic

C2_pipeline[2][20]_carry_eqn = C2L750;
C2_pipeline[2][20]_lut_out = C2_differentiator[2][20] $ C2_pipeline[1][20] $ C2_pipeline[2][20]_carry_eqn;
C2_pipeline[2][20] = DFFEAS(C2_pipeline[2][20]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L752 is cic_decim:cic_decim_q|pipeline[2][20]~2584
--operation mode is arithmetic

C2L752 = CARRY(C2_differentiator[2][20] & C2_pipeline[1][20] & !C2L750 # !C2_differentiator[2][20] & (C2_pipeline[1][20] # !C2L750));


--C2_differentiator[3][20] is cic_decim:cic_decim_q|differentiator[3][20]
--operation mode is normal

C2_differentiator[3][20]_lut_out = C2_pipeline[2][20] & clk_enable;
C2_differentiator[3][20] = DFFEAS(C2_differentiator[3][20]_lut_out, clock, VCC, , C2L760, , , , );


--C2L810 is cic_decim:cic_decim_q|pipeline[3][28]~2589
--operation mode is arithmetic

C2L810 = CARRY(C2_differentiator[3][19] & (!C2L811 # !C2_pipeline[2][19]) # !C2_differentiator[3][19] & !C2_pipeline[2][19] & !C2L811);


--PB15_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]
--operation mode is normal

PB15_PHout[14]_carry_eqn = PB15L40;
PB15_PHout[14]_lut_out = !PB15_PHout[14]_carry_eqn;
PB15_PHout[14] = DFFEAS(PB15_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB15_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[17]
--operation mode is normal

PB15_Qout[17]_carry_eqn = PB15L89;
PB15_Qout[17]_lut_out = PB15L91 $ PB14_Qout[17] $ !PB15_Qout[17]_carry_eqn;
PB15_Qout[17] = DFFEAS(PB15_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB16L69 is cordic:rx_cordic|cordic_stage:cordic_stage15|add~1285
--operation mode is normal

PB16L69 = PB15_PHout[14] $ PB15_Qout[17];


--PB15_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[16]
--operation mode is arithmetic

PB15_Iout[16]_carry_eqn = PB15L34;
PB15_Iout[16]_lut_out = PB15L92 $ PB14_Iout[16] $ PB15_Iout[16]_carry_eqn;
PB15_Iout[16] = DFFEAS(PB15_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L36 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[16]~259
--operation mode is arithmetic

PB15L36 = CARRY(PB15L92 & !PB14_Iout[16] & !PB15L34 # !PB15L92 & (!PB15L34 # !PB14_Iout[16]));


--PB16_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[15]
--operation mode is arithmetic

PB16_Iout[15]_carry_eqn = PB16L31;
PB16_Iout[15]_lut_out = PB16L69 $ PB15_Iout[15] $ !PB16_Iout[15]_carry_eqn;
PB16_Iout[15] = DFFEAS(PB16_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L33 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[15]~245
--operation mode is arithmetic

PB16L33 = CARRY(PB16L69 & (PB15_Iout[15] # !PB16L31) # !PB16L69 & PB15_Iout[15] & !PB16L31);


--PB15_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[17]
--operation mode is normal

PB15_Iout[17]_carry_eqn = PB15L36;
PB15_Iout[17]_lut_out = PB15L92 $ PB14_Iout[17] $ !PB15_Iout[17]_carry_eqn;
PB15_Iout[17] = DFFEAS(PB15_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB16L70 is cordic:rx_cordic|cordic_stage:cordic_stage15|add~1286
--operation mode is normal

PB16L70 = PB15_PHout[14] $ PB15_Iout[17];


--PB15_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[16]
--operation mode is arithmetic

PB15_Qout[16]_carry_eqn = PB15L87;
PB15_Qout[16]_lut_out = PB15L91 $ PB14_Qout[16] $ PB15_Qout[16]_carry_eqn;
PB15_Qout[16] = DFFEAS(PB15_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L89 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[16]~263
--operation mode is arithmetic

PB15L89 = CARRY(PB15L91 & !PB14_Qout[16] & !PB15L87 # !PB15L91 & (!PB15L87 # !PB14_Qout[16]));


--PB16_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[15]
--operation mode is arithmetic

PB16_Qout[15]_carry_eqn = PB16L65;
PB16_Qout[15]_lut_out = PB16L70 $ PB15_Qout[15] $ !PB16_Qout[15]_carry_eqn;
PB16_Qout[15] = DFFEAS(PB16_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L67 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[15]~245
--operation mode is arithmetic

PB16L67 = CARRY(PB16L70 & (PB15_Qout[15] # !PB16L65) # !PB16L70 & PB15_Qout[15] & !PB16L65);


--C1_integrator[0][26] is cic_decim:cic_decim_i|integrator[0][26]
--operation mode is arithmetic

C1_integrator[0][26]_carry_eqn = C1L233;
C1_integrator[0][26]_lut_out = C1_integrator[0][26] $ PB16_Iout[16] $ !C1_integrator[0][26]_carry_eqn;
C1_integrator[0][26] = DFFEAS(C1_integrator[0][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L235 is cic_decim:cic_decim_i|integrator[0][26]~2793
--operation mode is arithmetic

C1L235 = CARRY(C1_integrator[0][26] & (PB16_Iout[16] # !C1L233) # !C1_integrator[0][26] & PB16_Iout[16] & !C1L233);


--C1_integrator[1][25] is cic_decim:cic_decim_i|integrator[1][25]
--operation mode is arithmetic

C1_integrator[1][25]_carry_eqn = C1L319;
C1_integrator[1][25]_lut_out = C1_integrator[1][25] $ C1_integrator[0][25] $ C1_integrator[1][25]_carry_eqn;
C1_integrator[1][25] = DFFEAS(C1_integrator[1][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L321 is cic_decim:cic_decim_i|integrator[1][25]~2797
--operation mode is arithmetic

C1L321 = CARRY(C1_integrator[1][25] & !C1_integrator[0][25] & !C1L319 # !C1_integrator[1][25] & (!C1L319 # !C1_integrator[0][25]));


--C1_integrator[2][24] is cic_decim:cic_decim_i|integrator[2][24]
--operation mode is arithmetic

C1_integrator[2][24]_carry_eqn = C1L405;
C1_integrator[2][24]_lut_out = C1_integrator[2][24] $ C1_integrator[1][24] $ !C1_integrator[2][24]_carry_eqn;
C1_integrator[2][24] = DFFEAS(C1_integrator[2][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L407 is cic_decim:cic_decim_i|integrator[2][24]~2801
--operation mode is arithmetic

C1L407 = CARRY(C1_integrator[2][24] & (C1_integrator[1][24] # !C1L405) # !C1_integrator[2][24] & C1_integrator[1][24] & !C1L405);


--C1_integrator[3][23] is cic_decim:cic_decim_i|integrator[3][23]
--operation mode is arithmetic

C1_integrator[3][23]_carry_eqn = C1L491;
C1_integrator[3][23]_lut_out = C1_integrator[3][23] $ C1_integrator[2][23] $ C1_integrator[3][23]_carry_eqn;
C1_integrator[3][23] = DFFEAS(C1_integrator[3][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L493 is cic_decim:cic_decim_i|integrator[3][23]~2805
--operation mode is arithmetic

C1L493 = CARRY(C1_integrator[3][23] & !C1_integrator[2][23] & !C1L491 # !C1_integrator[3][23] & (!C1L491 # !C1_integrator[2][23]));


--C1_differentiator[0][22] is cic_decim:cic_decim_i|differentiator[0][22]
--operation mode is normal

C1_differentiator[0][22]_lut_out = clk_enable & C1_sampler[22];
C1_differentiator[0][22] = DFFEAS(C1_differentiator[0][22]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[22] is cic_decim:cic_decim_i|sampler[22]
--operation mode is normal

C1_sampler[22]_lut_out = C1_integrator[3][22] & clk_enable;
C1_sampler[22] = DFFEAS(C1_sampler[22]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][21] is cic_decim:cic_decim_i|pipeline[0][21]
--operation mode is arithmetic

C1_pipeline[0][21]_carry_eqn = C1L575;
C1_pipeline[0][21]_lut_out = C1_differentiator[0][21] $ C1_sampler[21] $ !C1_pipeline[0][21]_carry_eqn;
C1_pipeline[0][21] = DFFEAS(C1_pipeline[0][21]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L577 is cic_decim:cic_decim_i|pipeline[0][21]~2578
--operation mode is arithmetic

C1L577 = CARRY(C1_differentiator[0][21] & (!C1L575 # !C1_sampler[21]) # !C1_differentiator[0][21] & !C1_sampler[21] & !C1L575);


--C1_differentiator[1][21] is cic_decim:cic_decim_i|differentiator[1][21]
--operation mode is normal

C1_differentiator[1][21]_lut_out = C1_pipeline[0][21] & clk_enable;
C1_differentiator[1][21] = DFFEAS(C1_differentiator[1][21]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][20] is cic_decim:cic_decim_i|pipeline[1][20]
--operation mode is arithmetic

C1_pipeline[1][20]_carry_eqn = C1L661;
C1_pipeline[1][20]_lut_out = C1_differentiator[1][20] $ C1_pipeline[0][20] $ C1_pipeline[1][20]_carry_eqn;
C1_pipeline[1][20] = DFFEAS(C1_pipeline[1][20]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L663 is cic_decim:cic_decim_i|pipeline[1][20]~2582
--operation mode is arithmetic

C1L663 = CARRY(C1_differentiator[1][20] & C1_pipeline[0][20] & !C1L661 # !C1_differentiator[1][20] & (C1_pipeline[0][20] # !C1L661));


--C1_differentiator[2][20] is cic_decim:cic_decim_i|differentiator[2][20]
--operation mode is normal

C1_differentiator[2][20]_lut_out = C1_pipeline[1][20] & clk_enable;
C1_differentiator[2][20] = DFFEAS(C1_differentiator[2][20]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][19] is cic_decim:cic_decim_i|pipeline[2][19]
--operation mode is arithmetic

C1_pipeline[2][19]_carry_eqn = C1L747;
C1_pipeline[2][19]_lut_out = C1_differentiator[2][19] $ C1_pipeline[1][19] $ !C1_pipeline[2][19]_carry_eqn;
C1_pipeline[2][19] = DFFEAS(C1_pipeline[2][19]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L749 is cic_decim:cic_decim_i|pipeline[2][19]~2586
--operation mode is arithmetic

C1L749 = CARRY(C1_differentiator[2][19] & (!C1L747 # !C1_pipeline[1][19]) # !C1_differentiator[2][19] & !C1_pipeline[1][19] & !C1L747);


--C1_differentiator[3][19] is cic_decim:cic_decim_i|differentiator[3][19]
--operation mode is normal

C1_differentiator[3][19]_lut_out = C1_pipeline[2][19] & clk_enable;
C1_differentiator[3][19] = DFFEAS(C1_differentiator[3][19]_lut_out, clock, VCC, , C2L760, , , , );


--C1L809 is cic_decim:cic_decim_i|pipeline[3][28]~2591
--operation mode is arithmetic

C1L809 = CARRY(C1_differentiator[3][18] & C1_pipeline[2][18] & !C1L810 # !C1_differentiator[3][18] & (C1_pipeline[2][18] # !C1L810));


--C2_integrator[0][26] is cic_decim:cic_decim_q|integrator[0][26]
--operation mode is arithmetic

C2_integrator[0][26]_carry_eqn = C2L233;
C2_integrator[0][26]_lut_out = C2_integrator[0][26] $ PB16_Qout[16] $ !C2_integrator[0][26]_carry_eqn;
C2_integrator[0][26] = DFFEAS(C2_integrator[0][26]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L235 is cic_decim:cic_decim_q|integrator[0][26]~2808
--operation mode is arithmetic

C2L235 = CARRY(C2_integrator[0][26] & (PB16_Qout[16] # !C2L233) # !C2_integrator[0][26] & PB16_Qout[16] & !C2L233);


--C2_integrator[1][25] is cic_decim:cic_decim_q|integrator[1][25]
--operation mode is arithmetic

C2_integrator[1][25]_carry_eqn = C2L319;
C2_integrator[1][25]_lut_out = C2_integrator[1][25] $ C2_integrator[0][25] $ C2_integrator[1][25]_carry_eqn;
C2_integrator[1][25] = DFFEAS(C2_integrator[1][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L321 is cic_decim:cic_decim_q|integrator[1][25]~2812
--operation mode is arithmetic

C2L321 = CARRY(C2_integrator[1][25] & !C2_integrator[0][25] & !C2L319 # !C2_integrator[1][25] & (!C2L319 # !C2_integrator[0][25]));


--C2_integrator[2][24] is cic_decim:cic_decim_q|integrator[2][24]
--operation mode is arithmetic

C2_integrator[2][24]_carry_eqn = C2L406;
C2_integrator[2][24]_lut_out = C2_integrator[2][24] $ C2_integrator[1][24] $ !C2_integrator[2][24]_carry_eqn;
C2_integrator[2][24] = DFFEAS(C2_integrator[2][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L408 is cic_decim:cic_decim_q|integrator[2][24]~2816
--operation mode is arithmetic

C2L408 = CARRY(C2_integrator[2][24] & (C2_integrator[1][24] # !C2L406) # !C2_integrator[2][24] & C2_integrator[1][24] & !C2L406);


--C2_integrator[3][23] is cic_decim:cic_decim_q|integrator[3][23]
--operation mode is arithmetic

C2_integrator[3][23]_carry_eqn = C2L492;
C2_integrator[3][23]_lut_out = C2_integrator[3][23] $ C2_integrator[2][23] $ C2_integrator[3][23]_carry_eqn;
C2_integrator[3][23] = DFFEAS(C2_integrator[3][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L494 is cic_decim:cic_decim_q|integrator[3][23]~2820
--operation mode is arithmetic

C2L494 = CARRY(C2_integrator[3][23] & !C2_integrator[2][23] & !C2L492 # !C2_integrator[3][23] & (!C2L492 # !C2_integrator[2][23]));


--C2_differentiator[0][22] is cic_decim:cic_decim_q|differentiator[0][22]
--operation mode is normal

C2_differentiator[0][22]_lut_out = clk_enable & C2_sampler[22];
C2_differentiator[0][22] = DFFEAS(C2_differentiator[0][22]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[22] is cic_decim:cic_decim_q|sampler[22]
--operation mode is normal

C2_sampler[22]_lut_out = C2_integrator[3][22] & clk_enable;
C2_sampler[22] = DFFEAS(C2_sampler[22]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][21] is cic_decim:cic_decim_q|pipeline[0][21]
--operation mode is arithmetic

C2_pipeline[0][21]_carry_eqn = C2L576;
C2_pipeline[0][21]_lut_out = C2_differentiator[0][21] $ C2_sampler[21] $ !C2_pipeline[0][21]_carry_eqn;
C2_pipeline[0][21] = DFFEAS(C2_pipeline[0][21]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L578 is cic_decim:cic_decim_q|pipeline[0][21]~2593
--operation mode is arithmetic

C2L578 = CARRY(C2_differentiator[0][21] & (!C2L576 # !C2_sampler[21]) # !C2_differentiator[0][21] & !C2_sampler[21] & !C2L576);


--C2_differentiator[1][21] is cic_decim:cic_decim_q|differentiator[1][21]
--operation mode is normal

C2_differentiator[1][21]_lut_out = C2_pipeline[0][21] & clk_enable;
C2_differentiator[1][21] = DFFEAS(C2_differentiator[1][21]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][20] is cic_decim:cic_decim_q|pipeline[1][20]
--operation mode is arithmetic

C2_pipeline[1][20]_carry_eqn = C2L662;
C2_pipeline[1][20]_lut_out = C2_differentiator[1][20] $ C2_pipeline[0][20] $ C2_pipeline[1][20]_carry_eqn;
C2_pipeline[1][20] = DFFEAS(C2_pipeline[1][20]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L664 is cic_decim:cic_decim_q|pipeline[1][20]~2597
--operation mode is arithmetic

C2L664 = CARRY(C2_differentiator[1][20] & C2_pipeline[0][20] & !C2L662 # !C2_differentiator[1][20] & (C2_pipeline[0][20] # !C2L662));


--C2_differentiator[2][20] is cic_decim:cic_decim_q|differentiator[2][20]
--operation mode is normal

C2_differentiator[2][20]_lut_out = C2_pipeline[1][20] & clk_enable;
C2_differentiator[2][20] = DFFEAS(C2_differentiator[2][20]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][19] is cic_decim:cic_decim_q|pipeline[2][19]
--operation mode is arithmetic

C2_pipeline[2][19]_carry_eqn = C2L748;
C2_pipeline[2][19]_lut_out = C2_differentiator[2][19] $ C2_pipeline[1][19] $ !C2_pipeline[2][19]_carry_eqn;
C2_pipeline[2][19] = DFFEAS(C2_pipeline[2][19]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L750 is cic_decim:cic_decim_q|pipeline[2][19]~2601
--operation mode is arithmetic

C2L750 = CARRY(C2_differentiator[2][19] & (!C2L748 # !C2_pipeline[1][19]) # !C2_differentiator[2][19] & !C2_pipeline[1][19] & !C2L748);


--C2_differentiator[3][19] is cic_decim:cic_decim_q|differentiator[3][19]
--operation mode is normal

C2_differentiator[3][19]_lut_out = C2_pipeline[2][19] & clk_enable;
C2_differentiator[3][19] = DFFEAS(C2_differentiator[3][19]_lut_out, clock, VCC, , C2L760, , , , );


--C2L811 is cic_decim:cic_decim_q|pipeline[3][28]~2606
--operation mode is arithmetic

C2L811 = CARRY(C2_differentiator[3][18] & C2_pipeline[2][18] & !C2L812 # !C2_differentiator[3][18] & (C2_pipeline[2][18] # !C2L812));


--PB15L40 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~132
--operation mode is arithmetic

PB15L40 = CARRY(PB14_PHout[13] & !PB14_PHout[14] & !PB15L41 # !PB14_PHout[13] & (!PB15L41 # !PB14_PHout[14]));


--PB14_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[14]
--operation mode is normal

PB14_PHout[14]_carry_eqn = PB14L66;
PB14_PHout[14]_lut_out = !PB14_PHout[14]_carry_eqn;
PB14_PHout[14] = DFFEAS(PB14_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB14_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[17]
--operation mode is normal

PB14_Iout[17]_carry_eqn = PB14L36;
PB14_Iout[17]_lut_out = PB14L105 $ PB13_Iout[17] $ !PB14_Iout[17]_carry_eqn;
PB14_Iout[17] = DFFEAS(PB14_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB15L91 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1794
--operation mode is normal

PB15L91 = PB14_PHout[14] $ PB14_Iout[17];


--PB14_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[17]
--operation mode is normal

PB14_Qout[17]_carry_eqn = PB14L103;
PB14_Qout[17]_lut_out = PB14L106 $ PB13_Qout[17] $ !PB14_Qout[17]_carry_eqn;
PB14_Qout[17] = DFFEAS(PB14_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB15L92 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1795
--operation mode is normal

PB15L92 = PB14_PHout[14] $ PB14_Qout[17];


--PB14_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[16]
--operation mode is arithmetic

PB14_Iout[16]_carry_eqn = PB14L34;
PB14_Iout[16]_lut_out = PB14L105 $ PB13_Iout[16] $ PB14_Iout[16]_carry_eqn;
PB14_Iout[16] = DFFEAS(PB14_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L36 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[16]~263
--operation mode is arithmetic

PB14L36 = CARRY(PB14L105 & !PB13_Iout[16] & !PB14L34 # !PB14L105 & (!PB14L34 # !PB13_Iout[16]));


--PB15_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[15]
--operation mode is arithmetic

PB15_Iout[15]_carry_eqn = PB15L32;
PB15_Iout[15]_lut_out = PB15L92 $ PB14_Iout[15] $ !PB15_Iout[15]_carry_eqn;
PB15_Iout[15] = DFFEAS(PB15_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L34 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[15]~267
--operation mode is arithmetic

PB15L34 = CARRY(PB15L92 & (PB14_Iout[15] # !PB15L32) # !PB15L92 & PB14_Iout[15] & !PB15L32);


--PB16_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[14]
--operation mode is arithmetic

PB16_Iout[14]_carry_eqn = PB16L29;
PB16_Iout[14]_lut_out = PB16L69 $ PB15_Iout[14] $ PB16_Iout[14]_carry_eqn;
PB16_Iout[14] = DFFEAS(PB16_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L31 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[14]~249
--operation mode is arithmetic

PB16L31 = CARRY(PB16L69 & !PB15_Iout[14] & !PB16L29 # !PB16L69 & (!PB16L29 # !PB15_Iout[14]));


--PB14_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[16]
--operation mode is arithmetic

PB14_Qout[16]_carry_eqn = PB14L101;
PB14_Qout[16]_lut_out = PB14L106 $ PB13_Qout[16] $ PB14_Qout[16]_carry_eqn;
PB14_Qout[16] = DFFEAS(PB14_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L103 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[16]~263
--operation mode is arithmetic

PB14L103 = CARRY(PB14L106 & !PB13_Qout[16] & !PB14L101 # !PB14L106 & (!PB14L101 # !PB13_Qout[16]));


--PB15_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[15]
--operation mode is arithmetic

PB15_Qout[15]_carry_eqn = PB15L85;
PB15_Qout[15]_lut_out = PB15L91 $ PB14_Qout[15] $ !PB15_Qout[15]_carry_eqn;
PB15_Qout[15] = DFFEAS(PB15_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L87 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[15]~267
--operation mode is arithmetic

PB15L87 = CARRY(PB15L91 & (PB14_Qout[15] # !PB15L85) # !PB15L91 & PB14_Qout[15] & !PB15L85);


--PB16_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[14]
--operation mode is arithmetic

PB16_Qout[14]_carry_eqn = PB16L63;
PB16_Qout[14]_lut_out = PB16L70 $ PB15_Qout[14] $ PB16_Qout[14]_carry_eqn;
PB16_Qout[14] = DFFEAS(PB16_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L65 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[14]~249
--operation mode is arithmetic

PB16L65 = CARRY(PB16L70 & !PB15_Qout[14] & !PB16L63 # !PB16L70 & (!PB16L63 # !PB15_Qout[14]));


--C1_integrator[0][25] is cic_decim:cic_decim_i|integrator[0][25]
--operation mode is arithmetic

C1_integrator[0][25]_carry_eqn = C1L231;
C1_integrator[0][25]_lut_out = C1_integrator[0][25] $ PB16_Iout[16] $ C1_integrator[0][25]_carry_eqn;
C1_integrator[0][25] = DFFEAS(C1_integrator[0][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L233 is cic_decim:cic_decim_i|integrator[0][25]~2809
--operation mode is arithmetic

C1L233 = CARRY(C1_integrator[0][25] & !PB16_Iout[16] & !C1L231 # !C1_integrator[0][25] & (!C1L231 # !PB16_Iout[16]));


--C1_integrator[1][24] is cic_decim:cic_decim_i|integrator[1][24]
--operation mode is arithmetic

C1_integrator[1][24]_carry_eqn = C1L317;
C1_integrator[1][24]_lut_out = C1_integrator[1][24] $ C1_integrator[0][24] $ !C1_integrator[1][24]_carry_eqn;
C1_integrator[1][24] = DFFEAS(C1_integrator[1][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L319 is cic_decim:cic_decim_i|integrator[1][24]~2813
--operation mode is arithmetic

C1L319 = CARRY(C1_integrator[1][24] & (C1_integrator[0][24] # !C1L317) # !C1_integrator[1][24] & C1_integrator[0][24] & !C1L317);


--C1_integrator[2][23] is cic_decim:cic_decim_i|integrator[2][23]
--operation mode is arithmetic

C1_integrator[2][23]_carry_eqn = C1L403;
C1_integrator[2][23]_lut_out = C1_integrator[2][23] $ C1_integrator[1][23] $ C1_integrator[2][23]_carry_eqn;
C1_integrator[2][23] = DFFEAS(C1_integrator[2][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L405 is cic_decim:cic_decim_i|integrator[2][23]~2817
--operation mode is arithmetic

C1L405 = CARRY(C1_integrator[2][23] & !C1_integrator[1][23] & !C1L403 # !C1_integrator[2][23] & (!C1L403 # !C1_integrator[1][23]));


--C1_integrator[3][22] is cic_decim:cic_decim_i|integrator[3][22]
--operation mode is arithmetic

C1_integrator[3][22]_carry_eqn = C1L489;
C1_integrator[3][22]_lut_out = C1_integrator[3][22] $ C1_integrator[2][22] $ !C1_integrator[3][22]_carry_eqn;
C1_integrator[3][22] = DFFEAS(C1_integrator[3][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L491 is cic_decim:cic_decim_i|integrator[3][22]~2821
--operation mode is arithmetic

C1L491 = CARRY(C1_integrator[3][22] & (C1_integrator[2][22] # !C1L489) # !C1_integrator[3][22] & C1_integrator[2][22] & !C1L489);


--C1_differentiator[0][21] is cic_decim:cic_decim_i|differentiator[0][21]
--operation mode is normal

C1_differentiator[0][21]_lut_out = clk_enable & C1_sampler[21];
C1_differentiator[0][21] = DFFEAS(C1_differentiator[0][21]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[21] is cic_decim:cic_decim_i|sampler[21]
--operation mode is normal

C1_sampler[21]_lut_out = C1_integrator[3][21] & clk_enable;
C1_sampler[21] = DFFEAS(C1_sampler[21]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][20] is cic_decim:cic_decim_i|pipeline[0][20]
--operation mode is arithmetic

C1_pipeline[0][20]_carry_eqn = C1L573;
C1_pipeline[0][20]_lut_out = C1_differentiator[0][20] $ C1_sampler[20] $ C1_pipeline[0][20]_carry_eqn;
C1_pipeline[0][20] = DFFEAS(C1_pipeline[0][20]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L575 is cic_decim:cic_decim_i|pipeline[0][20]~2595
--operation mode is arithmetic

C1L575 = CARRY(C1_differentiator[0][20] & C1_sampler[20] & !C1L573 # !C1_differentiator[0][20] & (C1_sampler[20] # !C1L573));


--C1_differentiator[1][20] is cic_decim:cic_decim_i|differentiator[1][20]
--operation mode is normal

C1_differentiator[1][20]_lut_out = C1_pipeline[0][20] & clk_enable;
C1_differentiator[1][20] = DFFEAS(C1_differentiator[1][20]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][19] is cic_decim:cic_decim_i|pipeline[1][19]
--operation mode is arithmetic

C1_pipeline[1][19]_carry_eqn = C1L659;
C1_pipeline[1][19]_lut_out = C1_differentiator[1][19] $ C1_pipeline[0][19] $ !C1_pipeline[1][19]_carry_eqn;
C1_pipeline[1][19] = DFFEAS(C1_pipeline[1][19]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L661 is cic_decim:cic_decim_i|pipeline[1][19]~2599
--operation mode is arithmetic

C1L661 = CARRY(C1_differentiator[1][19] & (!C1L659 # !C1_pipeline[0][19]) # !C1_differentiator[1][19] & !C1_pipeline[0][19] & !C1L659);


--C1_differentiator[2][19] is cic_decim:cic_decim_i|differentiator[2][19]
--operation mode is normal

C1_differentiator[2][19]_lut_out = C1_pipeline[1][19] & clk_enable;
C1_differentiator[2][19] = DFFEAS(C1_differentiator[2][19]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][18] is cic_decim:cic_decim_i|pipeline[2][18]
--operation mode is arithmetic

C1_pipeline[2][18]_carry_eqn = C1L745;
C1_pipeline[2][18]_lut_out = C1_differentiator[2][18] $ C1_pipeline[1][18] $ C1_pipeline[2][18]_carry_eqn;
C1_pipeline[2][18] = DFFEAS(C1_pipeline[2][18]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L747 is cic_decim:cic_decim_i|pipeline[2][18]~2603
--operation mode is arithmetic

C1L747 = CARRY(C1_differentiator[2][18] & C1_pipeline[1][18] & !C1L745 # !C1_differentiator[2][18] & (C1_pipeline[1][18] # !C1L745));


--C1_differentiator[3][18] is cic_decim:cic_decim_i|differentiator[3][18]
--operation mode is normal

C1_differentiator[3][18]_lut_out = C1_pipeline[2][18] & clk_enable;
C1_differentiator[3][18] = DFFEAS(C1_differentiator[3][18]_lut_out, clock, VCC, , C2L760, , , , );


--C1L810 is cic_decim:cic_decim_i|pipeline[3][28]~2608
--operation mode is arithmetic

C1L810 = CARRY(C1_differentiator[3][17] & (!C1L811 # !C1_pipeline[2][17]) # !C1_differentiator[3][17] & !C1_pipeline[2][17] & !C1L811);


--C2_integrator[0][25] is cic_decim:cic_decim_q|integrator[0][25]
--operation mode is arithmetic

C2_integrator[0][25]_carry_eqn = C2L231;
C2_integrator[0][25]_lut_out = C2_integrator[0][25] $ PB16_Qout[16] $ C2_integrator[0][25]_carry_eqn;
C2_integrator[0][25] = DFFEAS(C2_integrator[0][25]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L233 is cic_decim:cic_decim_q|integrator[0][25]~2824
--operation mode is arithmetic

C2L233 = CARRY(C2_integrator[0][25] & !PB16_Qout[16] & !C2L231 # !C2_integrator[0][25] & (!C2L231 # !PB16_Qout[16]));


--C2_integrator[1][24] is cic_decim:cic_decim_q|integrator[1][24]
--operation mode is arithmetic

C2_integrator[1][24]_carry_eqn = C2L317;
C2_integrator[1][24]_lut_out = C2_integrator[1][24] $ C2_integrator[0][24] $ !C2_integrator[1][24]_carry_eqn;
C2_integrator[1][24] = DFFEAS(C2_integrator[1][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L319 is cic_decim:cic_decim_q|integrator[1][24]~2828
--operation mode is arithmetic

C2L319 = CARRY(C2_integrator[1][24] & (C2_integrator[0][24] # !C2L317) # !C2_integrator[1][24] & C2_integrator[0][24] & !C2L317);


--C2_integrator[2][23] is cic_decim:cic_decim_q|integrator[2][23]
--operation mode is arithmetic

C2_integrator[2][23]_carry_eqn = C2L404;
C2_integrator[2][23]_lut_out = C2_integrator[2][23] $ C2_integrator[1][23] $ C2_integrator[2][23]_carry_eqn;
C2_integrator[2][23] = DFFEAS(C2_integrator[2][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L406 is cic_decim:cic_decim_q|integrator[2][23]~2832
--operation mode is arithmetic

C2L406 = CARRY(C2_integrator[2][23] & !C2_integrator[1][23] & !C2L404 # !C2_integrator[2][23] & (!C2L404 # !C2_integrator[1][23]));


--C2_integrator[3][22] is cic_decim:cic_decim_q|integrator[3][22]
--operation mode is arithmetic

C2_integrator[3][22]_carry_eqn = C2L490;
C2_integrator[3][22]_lut_out = C2_integrator[3][22] $ C2_integrator[2][22] $ !C2_integrator[3][22]_carry_eqn;
C2_integrator[3][22] = DFFEAS(C2_integrator[3][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L492 is cic_decim:cic_decim_q|integrator[3][22]~2836
--operation mode is arithmetic

C2L492 = CARRY(C2_integrator[3][22] & (C2_integrator[2][22] # !C2L490) # !C2_integrator[3][22] & C2_integrator[2][22] & !C2L490);


--C2_differentiator[0][21] is cic_decim:cic_decim_q|differentiator[0][21]
--operation mode is normal

C2_differentiator[0][21]_lut_out = clk_enable & C2_sampler[21];
C2_differentiator[0][21] = DFFEAS(C2_differentiator[0][21]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[21] is cic_decim:cic_decim_q|sampler[21]
--operation mode is normal

C2_sampler[21]_lut_out = C2_integrator[3][21] & clk_enable;
C2_sampler[21] = DFFEAS(C2_sampler[21]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][20] is cic_decim:cic_decim_q|pipeline[0][20]
--operation mode is arithmetic

C2_pipeline[0][20]_carry_eqn = C2L574;
C2_pipeline[0][20]_lut_out = C2_differentiator[0][20] $ C2_sampler[20] $ C2_pipeline[0][20]_carry_eqn;
C2_pipeline[0][20] = DFFEAS(C2_pipeline[0][20]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L576 is cic_decim:cic_decim_q|pipeline[0][20]~2610
--operation mode is arithmetic

C2L576 = CARRY(C2_differentiator[0][20] & C2_sampler[20] & !C2L574 # !C2_differentiator[0][20] & (C2_sampler[20] # !C2L574));


--C2_differentiator[1][20] is cic_decim:cic_decim_q|differentiator[1][20]
--operation mode is normal

C2_differentiator[1][20]_lut_out = C2_pipeline[0][20] & clk_enable;
C2_differentiator[1][20] = DFFEAS(C2_differentiator[1][20]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][19] is cic_decim:cic_decim_q|pipeline[1][19]
--operation mode is arithmetic

C2_pipeline[1][19]_carry_eqn = C2L660;
C2_pipeline[1][19]_lut_out = C2_differentiator[1][19] $ C2_pipeline[0][19] $ !C2_pipeline[1][19]_carry_eqn;
C2_pipeline[1][19] = DFFEAS(C2_pipeline[1][19]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L662 is cic_decim:cic_decim_q|pipeline[1][19]~2614
--operation mode is arithmetic

C2L662 = CARRY(C2_differentiator[1][19] & (!C2L660 # !C2_pipeline[0][19]) # !C2_differentiator[1][19] & !C2_pipeline[0][19] & !C2L660);


--C2_differentiator[2][19] is cic_decim:cic_decim_q|differentiator[2][19]
--operation mode is normal

C2_differentiator[2][19]_lut_out = C2_pipeline[1][19] & clk_enable;
C2_differentiator[2][19] = DFFEAS(C2_differentiator[2][19]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][18] is cic_decim:cic_decim_q|pipeline[2][18]
--operation mode is arithmetic

C2_pipeline[2][18]_carry_eqn = C2L746;
C2_pipeline[2][18]_lut_out = C2_differentiator[2][18] $ C2_pipeline[1][18] $ C2_pipeline[2][18]_carry_eqn;
C2_pipeline[2][18] = DFFEAS(C2_pipeline[2][18]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L748 is cic_decim:cic_decim_q|pipeline[2][18]~2618
--operation mode is arithmetic

C2L748 = CARRY(C2_differentiator[2][18] & C2_pipeline[1][18] & !C2L746 # !C2_differentiator[2][18] & (C2_pipeline[1][18] # !C2L746));


--C2_differentiator[3][18] is cic_decim:cic_decim_q|differentiator[3][18]
--operation mode is normal

C2_differentiator[3][18]_lut_out = C2_pipeline[2][18] & clk_enable;
C2_differentiator[3][18] = DFFEAS(C2_differentiator[3][18]_lut_out, clock, VCC, , C2L760, , , , );


--C2L812 is cic_decim:cic_decim_q|pipeline[3][28]~2623
--operation mode is arithmetic

C2L812 = CARRY(C2_differentiator[3][17] & (!C2L813 # !C2_pipeline[2][17]) # !C2_differentiator[3][17] & !C2_pipeline[2][17] & !C2L813);


--PB14_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[13]
--operation mode is arithmetic

PB14_PHout[13]_carry_eqn = PB14L64;
PB14_PHout[13]_lut_out = PB13_PHout[13] $ PB13_PHout[14] $ PB14_PHout[13]_carry_eqn;
PB14_PHout[13] = DFFEAS(PB14_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L66 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[13]~229
--operation mode is arithmetic

PB14L66 = CARRY(PB13_PHout[13] & !PB13_PHout[14] & !PB14L64 # !PB13_PHout[13] & (!PB14L64 # !PB13_PHout[14]));


--PB15L41 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~137
--operation mode is arithmetic

PB15L41 = CARRY(PB14_PHout[12] & (PB14_PHout[14] # !PB15L42) # !PB14_PHout[12] & PB14_PHout[14] & !PB15L42);


--PB13_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[14]
--operation mode is normal

PB13_PHout[14]_carry_eqn = PB13L66;
PB13_PHout[14]_lut_out = !PB13_PHout[14]_carry_eqn;
PB13_PHout[14] = DFFEAS(PB13_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB13_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[17]
--operation mode is normal

PB13_Qout[17]_carry_eqn = PB13L103;
PB13_Qout[17]_lut_out = PB13L105 $ PB12_Qout[17] $ !PB13_Qout[17]_carry_eqn;
PB13_Qout[17] = DFFEAS(PB13_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB14L105 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1776
--operation mode is normal

PB14L105 = PB13_PHout[14] $ PB13_Qout[17];


--PB13_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[17]
--operation mode is normal

PB13_Iout[17]_carry_eqn = PB13L36;
PB13_Iout[17]_lut_out = PB13L106 $ PB12_Iout[17] $ !PB13_Iout[17]_carry_eqn;
PB13_Iout[17] = DFFEAS(PB13_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB14L106 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1777
--operation mode is normal

PB14L106 = PB13_PHout[14] $ PB13_Iout[17];


--PB13_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[16]
--operation mode is arithmetic

PB13_Iout[16]_carry_eqn = PB13L34;
PB13_Iout[16]_lut_out = PB13L106 $ PB12_Iout[16] $ PB13_Iout[16]_carry_eqn;
PB13_Iout[16] = DFFEAS(PB13_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L36 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[16]~263
--operation mode is arithmetic

PB13L36 = CARRY(PB13L106 & !PB12_Iout[16] & !PB13L34 # !PB13L106 & (!PB13L34 # !PB12_Iout[16]));


--PB14_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[15]
--operation mode is arithmetic

PB14_Iout[15]_carry_eqn = PB14L32;
PB14_Iout[15]_lut_out = PB14L105 $ PB13_Iout[15] $ !PB14_Iout[15]_carry_eqn;
PB14_Iout[15] = DFFEAS(PB14_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L34 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[15]~267
--operation mode is arithmetic

PB14L34 = CARRY(PB14L105 & (PB13_Iout[15] # !PB14L32) # !PB14L105 & PB13_Iout[15] & !PB14L32);


--PB15_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[14]
--operation mode is arithmetic

PB15_Iout[14]_carry_eqn = PB15L30;
PB15_Iout[14]_lut_out = PB15L92 $ PB14_Iout[14] $ PB15_Iout[14]_carry_eqn;
PB15_Iout[14] = DFFEAS(PB15_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L32 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[14]~271
--operation mode is arithmetic

PB15L32 = CARRY(PB15L92 & !PB14_Iout[14] & !PB15L30 # !PB15L92 & (!PB15L30 # !PB14_Iout[14]));


--PB16_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[13]
--operation mode is arithmetic

PB16_Iout[13]_carry_eqn = PB16L27;
PB16_Iout[13]_lut_out = PB16L69 $ PB15_Iout[13] $ !PB16_Iout[13]_carry_eqn;
PB16_Iout[13] = DFFEAS(PB16_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L29 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[13]~253
--operation mode is arithmetic

PB16L29 = CARRY(PB16L69 & (PB15_Iout[13] # !PB16L27) # !PB16L69 & PB15_Iout[13] & !PB16L27);


--PB13_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[16]
--operation mode is arithmetic

PB13_Qout[16]_carry_eqn = PB13L101;
PB13_Qout[16]_lut_out = PB13L105 $ PB12_Qout[16] $ PB13_Qout[16]_carry_eqn;
PB13_Qout[16] = DFFEAS(PB13_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L103 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[16]~263
--operation mode is arithmetic

PB13L103 = CARRY(PB13L105 & !PB12_Qout[16] & !PB13L101 # !PB13L105 & (!PB13L101 # !PB12_Qout[16]));


--PB14_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[15]
--operation mode is arithmetic

PB14_Qout[15]_carry_eqn = PB14L99;
PB14_Qout[15]_lut_out = PB14L106 $ PB13_Qout[15] $ !PB14_Qout[15]_carry_eqn;
PB14_Qout[15] = DFFEAS(PB14_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L101 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[15]~267
--operation mode is arithmetic

PB14L101 = CARRY(PB14L106 & (PB13_Qout[15] # !PB14L99) # !PB14L106 & PB13_Qout[15] & !PB14L99);


--PB15_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[14]
--operation mode is arithmetic

PB15_Qout[14]_carry_eqn = PB15L83;
PB15_Qout[14]_lut_out = PB15L91 $ PB14_Qout[14] $ PB15_Qout[14]_carry_eqn;
PB15_Qout[14] = DFFEAS(PB15_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L85 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[14]~271
--operation mode is arithmetic

PB15L85 = CARRY(PB15L91 & !PB14_Qout[14] & !PB15L83 # !PB15L91 & (!PB15L83 # !PB14_Qout[14]));


--PB16_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[13]
--operation mode is arithmetic

PB16_Qout[13]_carry_eqn = PB16L61;
PB16_Qout[13]_lut_out = PB16L70 $ PB15_Qout[13] $ !PB16_Qout[13]_carry_eqn;
PB16_Qout[13] = DFFEAS(PB16_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L63 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[13]~253
--operation mode is arithmetic

PB16L63 = CARRY(PB16L70 & (PB15_Qout[13] # !PB16L61) # !PB16L70 & PB15_Qout[13] & !PB16L61);


--C1_integrator[0][24] is cic_decim:cic_decim_i|integrator[0][24]
--operation mode is arithmetic

C1_integrator[0][24]_carry_eqn = C1L229;
C1_integrator[0][24]_lut_out = C1_integrator[0][24] $ PB16_Iout[16] $ !C1_integrator[0][24]_carry_eqn;
C1_integrator[0][24] = DFFEAS(C1_integrator[0][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L231 is cic_decim:cic_decim_i|integrator[0][24]~2825
--operation mode is arithmetic

C1L231 = CARRY(C1_integrator[0][24] & (PB16_Iout[16] # !C1L229) # !C1_integrator[0][24] & PB16_Iout[16] & !C1L229);


--C1_integrator[1][23] is cic_decim:cic_decim_i|integrator[1][23]
--operation mode is arithmetic

C1_integrator[1][23]_carry_eqn = C1L315;
C1_integrator[1][23]_lut_out = C1_integrator[1][23] $ C1_integrator[0][23] $ C1_integrator[1][23]_carry_eqn;
C1_integrator[1][23] = DFFEAS(C1_integrator[1][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L317 is cic_decim:cic_decim_i|integrator[1][23]~2829
--operation mode is arithmetic

C1L317 = CARRY(C1_integrator[1][23] & !C1_integrator[0][23] & !C1L315 # !C1_integrator[1][23] & (!C1L315 # !C1_integrator[0][23]));


--C1_integrator[2][22] is cic_decim:cic_decim_i|integrator[2][22]
--operation mode is arithmetic

C1_integrator[2][22]_carry_eqn = C1L401;
C1_integrator[2][22]_lut_out = C1_integrator[2][22] $ C1_integrator[1][22] $ !C1_integrator[2][22]_carry_eqn;
C1_integrator[2][22] = DFFEAS(C1_integrator[2][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L403 is cic_decim:cic_decim_i|integrator[2][22]~2833
--operation mode is arithmetic

C1L403 = CARRY(C1_integrator[2][22] & (C1_integrator[1][22] # !C1L401) # !C1_integrator[2][22] & C1_integrator[1][22] & !C1L401);


--C1_integrator[3][21] is cic_decim:cic_decim_i|integrator[3][21]
--operation mode is arithmetic

C1_integrator[3][21]_carry_eqn = C1L487;
C1_integrator[3][21]_lut_out = C1_integrator[3][21] $ C1_integrator[2][21] $ C1_integrator[3][21]_carry_eqn;
C1_integrator[3][21] = DFFEAS(C1_integrator[3][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L489 is cic_decim:cic_decim_i|integrator[3][21]~2837
--operation mode is arithmetic

C1L489 = CARRY(C1_integrator[3][21] & !C1_integrator[2][21] & !C1L487 # !C1_integrator[3][21] & (!C1L487 # !C1_integrator[2][21]));


--C1_differentiator[0][20] is cic_decim:cic_decim_i|differentiator[0][20]
--operation mode is normal

C1_differentiator[0][20]_lut_out = clk_enable & C1_sampler[20];
C1_differentiator[0][20] = DFFEAS(C1_differentiator[0][20]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[20] is cic_decim:cic_decim_i|sampler[20]
--operation mode is normal

C1_sampler[20]_lut_out = C1_integrator[3][20] & clk_enable;
C1_sampler[20] = DFFEAS(C1_sampler[20]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][19] is cic_decim:cic_decim_i|pipeline[0][19]
--operation mode is arithmetic

C1_pipeline[0][19]_carry_eqn = C1L571;
C1_pipeline[0][19]_lut_out = C1_differentiator[0][19] $ C1_sampler[19] $ !C1_pipeline[0][19]_carry_eqn;
C1_pipeline[0][19] = DFFEAS(C1_pipeline[0][19]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L573 is cic_decim:cic_decim_i|pipeline[0][19]~2612
--operation mode is arithmetic

C1L573 = CARRY(C1_differentiator[0][19] & (!C1L571 # !C1_sampler[19]) # !C1_differentiator[0][19] & !C1_sampler[19] & !C1L571);


--C1_differentiator[1][19] is cic_decim:cic_decim_i|differentiator[1][19]
--operation mode is normal

C1_differentiator[1][19]_lut_out = C1_pipeline[0][19] & clk_enable;
C1_differentiator[1][19] = DFFEAS(C1_differentiator[1][19]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][18] is cic_decim:cic_decim_i|pipeline[1][18]
--operation mode is arithmetic

C1_pipeline[1][18]_carry_eqn = C1L657;
C1_pipeline[1][18]_lut_out = C1_differentiator[1][18] $ C1_pipeline[0][18] $ C1_pipeline[1][18]_carry_eqn;
C1_pipeline[1][18] = DFFEAS(C1_pipeline[1][18]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L659 is cic_decim:cic_decim_i|pipeline[1][18]~2616
--operation mode is arithmetic

C1L659 = CARRY(C1_differentiator[1][18] & C1_pipeline[0][18] & !C1L657 # !C1_differentiator[1][18] & (C1_pipeline[0][18] # !C1L657));


--C1_differentiator[2][18] is cic_decim:cic_decim_i|differentiator[2][18]
--operation mode is normal

C1_differentiator[2][18]_lut_out = C1_pipeline[1][18] & clk_enable;
C1_differentiator[2][18] = DFFEAS(C1_differentiator[2][18]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][17] is cic_decim:cic_decim_i|pipeline[2][17]
--operation mode is arithmetic

C1_pipeline[2][17]_carry_eqn = C1L743;
C1_pipeline[2][17]_lut_out = C1_differentiator[2][17] $ C1_pipeline[1][17] $ !C1_pipeline[2][17]_carry_eqn;
C1_pipeline[2][17] = DFFEAS(C1_pipeline[2][17]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L745 is cic_decim:cic_decim_i|pipeline[2][17]~2620
--operation mode is arithmetic

C1L745 = CARRY(C1_differentiator[2][17] & (!C1L743 # !C1_pipeline[1][17]) # !C1_differentiator[2][17] & !C1_pipeline[1][17] & !C1L743);


--C1_differentiator[3][17] is cic_decim:cic_decim_i|differentiator[3][17]
--operation mode is normal

C1_differentiator[3][17]_lut_out = C1_pipeline[2][17] & clk_enable;
C1_differentiator[3][17] = DFFEAS(C1_differentiator[3][17]_lut_out, clock, VCC, , C2L760, , , , );


--C1L811 is cic_decim:cic_decim_i|pipeline[3][28]~2625
--operation mode is arithmetic

C1L811 = CARRY(C1_differentiator[3][16] & C1_pipeline[2][16] & !C1L812 # !C1_differentiator[3][16] & (C1_pipeline[2][16] # !C1L812));


--C2_integrator[0][24] is cic_decim:cic_decim_q|integrator[0][24]
--operation mode is arithmetic

C2_integrator[0][24]_carry_eqn = C2L229;
C2_integrator[0][24]_lut_out = C2_integrator[0][24] $ PB16_Qout[16] $ !C2_integrator[0][24]_carry_eqn;
C2_integrator[0][24] = DFFEAS(C2_integrator[0][24]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L231 is cic_decim:cic_decim_q|integrator[0][24]~2840
--operation mode is arithmetic

C2L231 = CARRY(C2_integrator[0][24] & (PB16_Qout[16] # !C2L229) # !C2_integrator[0][24] & PB16_Qout[16] & !C2L229);


--C2_integrator[1][23] is cic_decim:cic_decim_q|integrator[1][23]
--operation mode is arithmetic

C2_integrator[1][23]_carry_eqn = C2L315;
C2_integrator[1][23]_lut_out = C2_integrator[1][23] $ C2_integrator[0][23] $ C2_integrator[1][23]_carry_eqn;
C2_integrator[1][23] = DFFEAS(C2_integrator[1][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L317 is cic_decim:cic_decim_q|integrator[1][23]~2844
--operation mode is arithmetic

C2L317 = CARRY(C2_integrator[1][23] & !C2_integrator[0][23] & !C2L315 # !C2_integrator[1][23] & (!C2L315 # !C2_integrator[0][23]));


--C2_integrator[2][22] is cic_decim:cic_decim_q|integrator[2][22]
--operation mode is arithmetic

C2_integrator[2][22]_carry_eqn = C2L401;
C2_integrator[2][22]_lut_out = C2_integrator[2][22] $ C2_integrator[1][22] $ !C2_integrator[2][22]_carry_eqn;
C2_integrator[2][22] = DFFEAS(C2_integrator[2][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L404 is cic_decim:cic_decim_q|integrator[2][22]~2848
--operation mode is arithmetic

C2L404 = CARRY(C2_integrator[2][22] & (C2_integrator[1][22] # !C2L401) # !C2_integrator[2][22] & C2_integrator[1][22] & !C2L401);


--C2_integrator[3][21] is cic_decim:cic_decim_q|integrator[3][21]
--operation mode is arithmetic

C2_integrator[3][21]_carry_eqn = C2L488;
C2_integrator[3][21]_lut_out = C2_integrator[3][21] $ C2_integrator[2][21] $ C2_integrator[3][21]_carry_eqn;
C2_integrator[3][21] = DFFEAS(C2_integrator[3][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L490 is cic_decim:cic_decim_q|integrator[3][21]~2852
--operation mode is arithmetic

C2L490 = CARRY(C2_integrator[3][21] & !C2_integrator[2][21] & !C2L488 # !C2_integrator[3][21] & (!C2L488 # !C2_integrator[2][21]));


--C2_differentiator[0][20] is cic_decim:cic_decim_q|differentiator[0][20]
--operation mode is normal

C2_differentiator[0][20]_lut_out = clk_enable & C2_sampler[20];
C2_differentiator[0][20] = DFFEAS(C2_differentiator[0][20]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[20] is cic_decim:cic_decim_q|sampler[20]
--operation mode is normal

C2_sampler[20]_lut_out = C2_integrator[3][20] & clk_enable;
C2_sampler[20] = DFFEAS(C2_sampler[20]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][19] is cic_decim:cic_decim_q|pipeline[0][19]
--operation mode is arithmetic

C2_pipeline[0][19]_carry_eqn = C2L572;
C2_pipeline[0][19]_lut_out = C2_differentiator[0][19] $ C2_sampler[19] $ !C2_pipeline[0][19]_carry_eqn;
C2_pipeline[0][19] = DFFEAS(C2_pipeline[0][19]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L574 is cic_decim:cic_decim_q|pipeline[0][19]~2627
--operation mode is arithmetic

C2L574 = CARRY(C2_differentiator[0][19] & (!C2L572 # !C2_sampler[19]) # !C2_differentiator[0][19] & !C2_sampler[19] & !C2L572);


--C2_differentiator[1][19] is cic_decim:cic_decim_q|differentiator[1][19]
--operation mode is normal

C2_differentiator[1][19]_lut_out = C2_pipeline[0][19] & clk_enable;
C2_differentiator[1][19] = DFFEAS(C2_differentiator[1][19]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][18] is cic_decim:cic_decim_q|pipeline[1][18]
--operation mode is arithmetic

C2_pipeline[1][18]_carry_eqn = C2L658;
C2_pipeline[1][18]_lut_out = C2_differentiator[1][18] $ C2_pipeline[0][18] $ C2_pipeline[1][18]_carry_eqn;
C2_pipeline[1][18] = DFFEAS(C2_pipeline[1][18]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L660 is cic_decim:cic_decim_q|pipeline[1][18]~2631
--operation mode is arithmetic

C2L660 = CARRY(C2_differentiator[1][18] & C2_pipeline[0][18] & !C2L658 # !C2_differentiator[1][18] & (C2_pipeline[0][18] # !C2L658));


--C2_differentiator[2][18] is cic_decim:cic_decim_q|differentiator[2][18]
--operation mode is normal

C2_differentiator[2][18]_lut_out = C2_pipeline[1][18] & clk_enable;
C2_differentiator[2][18] = DFFEAS(C2_differentiator[2][18]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][17] is cic_decim:cic_decim_q|pipeline[2][17]
--operation mode is arithmetic

C2_pipeline[2][17]_carry_eqn = C2L744;
C2_pipeline[2][17]_lut_out = C2_differentiator[2][17] $ C2_pipeline[1][17] $ !C2_pipeline[2][17]_carry_eqn;
C2_pipeline[2][17] = DFFEAS(C2_pipeline[2][17]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L746 is cic_decim:cic_decim_q|pipeline[2][17]~2635
--operation mode is arithmetic

C2L746 = CARRY(C2_differentiator[2][17] & (!C2L744 # !C2_pipeline[1][17]) # !C2_differentiator[2][17] & !C2_pipeline[1][17] & !C2L744);


--C2_differentiator[3][17] is cic_decim:cic_decim_q|differentiator[3][17]
--operation mode is normal

C2_differentiator[3][17]_lut_out = C2_pipeline[2][17] & clk_enable;
C2_differentiator[3][17] = DFFEAS(C2_differentiator[3][17]_lut_out, clock, VCC, , C2L760, , , , );


--C2L813 is cic_decim:cic_decim_q|pipeline[3][28]~2640
--operation mode is arithmetic

C2L813 = CARRY(C2_differentiator[3][16] & C2_pipeline[2][16] & !C2L814 # !C2_differentiator[3][16] & (C2_pipeline[2][16] # !C2L814));


--PB13_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[13]
--operation mode is arithmetic

PB13_PHout[13]_carry_eqn = PB13L64;
PB13_PHout[13]_lut_out = PB12_PHout[13] $ PB12_PHout[14] $ PB13_PHout[13]_carry_eqn;
PB13_PHout[13] = DFFEAS(PB13_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L66 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[13]~215
--operation mode is arithmetic

PB13L66 = CARRY(PB12_PHout[13] & !PB12_PHout[14] & !PB13L64 # !PB12_PHout[13] & (!PB13L64 # !PB12_PHout[14]));


--PB14_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[12]
--operation mode is arithmetic

PB14_PHout[12]_carry_eqn = PB14L62;
PB14_PHout[12]_lut_out = PB13_PHout[12] $ PB13_PHout[14] $ !PB14_PHout[12]_carry_eqn;
PB14_PHout[12] = DFFEAS(PB14_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L64 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[12]~233
--operation mode is arithmetic

PB14L64 = CARRY(PB13_PHout[12] & (PB13_PHout[14] # !PB14L62) # !PB13_PHout[12] & PB13_PHout[14] & !PB14L62);


--PB15L42 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~142
--operation mode is arithmetic

PB15L42 = CARRY(PB14_PHout[11] & !PB14_PHout[14] & !PB15L43 # !PB14_PHout[11] & (!PB15L43 # !PB14_PHout[14]));


--PB12_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[14]
--operation mode is normal

PB12_PHout[14]_carry_eqn = PB12L66;
PB12_PHout[14]_lut_out = !PB12_PHout[14]_carry_eqn;
PB12_PHout[14] = DFFEAS(PB12_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[17]
--operation mode is normal

PB12_Iout[17]_carry_eqn = PB12L36;
PB12_Iout[17]_lut_out = PB12L105 $ PB11_Iout[17] $ !PB12_Iout[17]_carry_eqn;
PB12_Iout[17] = DFFEAS(PB12_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB13L105 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1790
--operation mode is normal

PB13L105 = PB12_PHout[14] $ PB12_Iout[17];


--PB12_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[17]
--operation mode is normal

PB12_Qout[17]_carry_eqn = PB12L103;
PB12_Qout[17]_lut_out = PB12L106 $ PB11_Qout[17] $ !PB12_Qout[17]_carry_eqn;
PB12_Qout[17] = DFFEAS(PB12_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB13L106 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1791
--operation mode is normal

PB13L106 = PB12_PHout[14] $ PB12_Qout[17];


--PB12_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[16]
--operation mode is arithmetic

PB12_Iout[16]_carry_eqn = PB12L34;
PB12_Iout[16]_lut_out = PB12L105 $ PB11_Iout[16] $ PB12_Iout[16]_carry_eqn;
PB12_Iout[16] = DFFEAS(PB12_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L36 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[16]~263
--operation mode is arithmetic

PB12L36 = CARRY(PB12L105 & !PB11_Iout[16] & !PB12L34 # !PB12L105 & (!PB12L34 # !PB11_Iout[16]));


--PB13_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[15]
--operation mode is arithmetic

PB13_Iout[15]_carry_eqn = PB13L32;
PB13_Iout[15]_lut_out = PB13L106 $ PB12_Iout[15] $ !PB13_Iout[15]_carry_eqn;
PB13_Iout[15] = DFFEAS(PB13_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L34 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[15]~267
--operation mode is arithmetic

PB13L34 = CARRY(PB13L106 & (PB12_Iout[15] # !PB13L32) # !PB13L106 & PB12_Iout[15] & !PB13L32);


--PB14_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[14]
--operation mode is arithmetic

PB14_Iout[14]_carry_eqn = PB14L30;
PB14_Iout[14]_lut_out = PB14L105 $ PB13_Iout[14] $ PB14_Iout[14]_carry_eqn;
PB14_Iout[14] = DFFEAS(PB14_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L32 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[14]~271
--operation mode is arithmetic

PB14L32 = CARRY(PB14L105 & !PB13_Iout[14] & !PB14L30 # !PB14L105 & (!PB14L30 # !PB13_Iout[14]));


--PB15_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[13]
--operation mode is arithmetic

PB15_Iout[13]_carry_eqn = PB15L28;
PB15_Iout[13]_lut_out = PB15L92 $ PB14_Iout[13] $ !PB15_Iout[13]_carry_eqn;
PB15_Iout[13] = DFFEAS(PB15_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L30 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[13]~275
--operation mode is arithmetic

PB15L30 = CARRY(PB15L92 & (PB14_Iout[13] # !PB15L28) # !PB15L92 & PB14_Iout[13] & !PB15L28);


--PB16_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[12]
--operation mode is arithmetic

PB16_Iout[12]_carry_eqn = PB16L25;
PB16_Iout[12]_lut_out = PB16L69 $ PB15_Iout[12] $ PB16_Iout[12]_carry_eqn;
PB16_Iout[12] = DFFEAS(PB16_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L27 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[12]~257
--operation mode is arithmetic

PB16L27 = CARRY(PB16L69 & !PB15_Iout[12] & !PB16L25 # !PB16L69 & (!PB16L25 # !PB15_Iout[12]));


--PB12_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[16]
--operation mode is arithmetic

PB12_Qout[16]_carry_eqn = PB12L101;
PB12_Qout[16]_lut_out = PB12L106 $ PB11_Qout[16] $ PB12_Qout[16]_carry_eqn;
PB12_Qout[16] = DFFEAS(PB12_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L103 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[16]~263
--operation mode is arithmetic

PB12L103 = CARRY(PB12L106 & !PB11_Qout[16] & !PB12L101 # !PB12L106 & (!PB12L101 # !PB11_Qout[16]));


--PB13_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[15]
--operation mode is arithmetic

PB13_Qout[15]_carry_eqn = PB13L99;
PB13_Qout[15]_lut_out = PB13L105 $ PB12_Qout[15] $ !PB13_Qout[15]_carry_eqn;
PB13_Qout[15] = DFFEAS(PB13_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L101 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[15]~267
--operation mode is arithmetic

PB13L101 = CARRY(PB13L105 & (PB12_Qout[15] # !PB13L99) # !PB13L105 & PB12_Qout[15] & !PB13L99);


--PB14_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[14]
--operation mode is arithmetic

PB14_Qout[14]_carry_eqn = PB14L97;
PB14_Qout[14]_lut_out = PB14L106 $ PB13_Qout[14] $ PB14_Qout[14]_carry_eqn;
PB14_Qout[14] = DFFEAS(PB14_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L99 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[14]~271
--operation mode is arithmetic

PB14L99 = CARRY(PB14L106 & !PB13_Qout[14] & !PB14L97 # !PB14L106 & (!PB14L97 # !PB13_Qout[14]));


--PB15_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[13]
--operation mode is arithmetic

PB15_Qout[13]_carry_eqn = PB15L81;
PB15_Qout[13]_lut_out = PB15L91 $ PB14_Qout[13] $ !PB15_Qout[13]_carry_eqn;
PB15_Qout[13] = DFFEAS(PB15_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L83 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[13]~275
--operation mode is arithmetic

PB15L83 = CARRY(PB15L91 & (PB14_Qout[13] # !PB15L81) # !PB15L91 & PB14_Qout[13] & !PB15L81);


--PB16_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[12]
--operation mode is arithmetic

PB16_Qout[12]_carry_eqn = PB16L59;
PB16_Qout[12]_lut_out = PB16L70 $ PB15_Qout[12] $ PB16_Qout[12]_carry_eqn;
PB16_Qout[12] = DFFEAS(PB16_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L61 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[12]~257
--operation mode is arithmetic

PB16L61 = CARRY(PB16L70 & !PB15_Qout[12] & !PB16L59 # !PB16L70 & (!PB16L59 # !PB15_Qout[12]));


--C1_integrator[0][23] is cic_decim:cic_decim_i|integrator[0][23]
--operation mode is arithmetic

C1_integrator[0][23]_carry_eqn = C1L227;
C1_integrator[0][23]_lut_out = C1_integrator[0][23] $ PB16_Iout[16] $ C1_integrator[0][23]_carry_eqn;
C1_integrator[0][23] = DFFEAS(C1_integrator[0][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L229 is cic_decim:cic_decim_i|integrator[0][23]~2841
--operation mode is arithmetic

C1L229 = CARRY(C1_integrator[0][23] & !PB16_Iout[16] & !C1L227 # !C1_integrator[0][23] & (!C1L227 # !PB16_Iout[16]));


--C1_integrator[1][22] is cic_decim:cic_decim_i|integrator[1][22]
--operation mode is arithmetic

C1_integrator[1][22]_carry_eqn = C1L313;
C1_integrator[1][22]_lut_out = C1_integrator[1][22] $ C1_integrator[0][22] $ !C1_integrator[1][22]_carry_eqn;
C1_integrator[1][22] = DFFEAS(C1_integrator[1][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L315 is cic_decim:cic_decim_i|integrator[1][22]~2845
--operation mode is arithmetic

C1L315 = CARRY(C1_integrator[1][22] & (C1_integrator[0][22] # !C1L313) # !C1_integrator[1][22] & C1_integrator[0][22] & !C1L313);


--C1_integrator[2][21] is cic_decim:cic_decim_i|integrator[2][21]
--operation mode is arithmetic

C1_integrator[2][21]_carry_eqn = C1L399;
C1_integrator[2][21]_lut_out = C1_integrator[2][21] $ C1_integrator[1][21] $ C1_integrator[2][21]_carry_eqn;
C1_integrator[2][21] = DFFEAS(C1_integrator[2][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L401 is cic_decim:cic_decim_i|integrator[2][21]~2849
--operation mode is arithmetic

C1L401 = CARRY(C1_integrator[2][21] & !C1_integrator[1][21] & !C1L399 # !C1_integrator[2][21] & (!C1L399 # !C1_integrator[1][21]));


--C1_integrator[3][20] is cic_decim:cic_decim_i|integrator[3][20]
--operation mode is arithmetic

C1_integrator[3][20]_carry_eqn = C1L485;
C1_integrator[3][20]_lut_out = C1_integrator[3][20] $ C1_integrator[2][20] $ !C1_integrator[3][20]_carry_eqn;
C1_integrator[3][20] = DFFEAS(C1_integrator[3][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L487 is cic_decim:cic_decim_i|integrator[3][20]~2853
--operation mode is arithmetic

C1L487 = CARRY(C1_integrator[3][20] & (C1_integrator[2][20] # !C1L485) # !C1_integrator[3][20] & C1_integrator[2][20] & !C1L485);


--C1_differentiator[0][19] is cic_decim:cic_decim_i|differentiator[0][19]
--operation mode is normal

C1_differentiator[0][19]_lut_out = clk_enable & C1_sampler[19];
C1_differentiator[0][19] = DFFEAS(C1_differentiator[0][19]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[19] is cic_decim:cic_decim_i|sampler[19]
--operation mode is normal

C1_sampler[19]_lut_out = C1_integrator[3][19] & clk_enable;
C1_sampler[19] = DFFEAS(C1_sampler[19]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][18] is cic_decim:cic_decim_i|pipeline[0][18]
--operation mode is arithmetic

C1_pipeline[0][18]_carry_eqn = C1L569;
C1_pipeline[0][18]_lut_out = C1_differentiator[0][18] $ C1_sampler[18] $ C1_pipeline[0][18]_carry_eqn;
C1_pipeline[0][18] = DFFEAS(C1_pipeline[0][18]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L571 is cic_decim:cic_decim_i|pipeline[0][18]~2629
--operation mode is arithmetic

C1L571 = CARRY(C1_differentiator[0][18] & C1_sampler[18] & !C1L569 # !C1_differentiator[0][18] & (C1_sampler[18] # !C1L569));


--C1_differentiator[1][18] is cic_decim:cic_decim_i|differentiator[1][18]
--operation mode is normal

C1_differentiator[1][18]_lut_out = C1_pipeline[0][18] & clk_enable;
C1_differentiator[1][18] = DFFEAS(C1_differentiator[1][18]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][17] is cic_decim:cic_decim_i|pipeline[1][17]
--operation mode is arithmetic

C1_pipeline[1][17]_carry_eqn = C1L655;
C1_pipeline[1][17]_lut_out = C1_differentiator[1][17] $ C1_pipeline[0][17] $ !C1_pipeline[1][17]_carry_eqn;
C1_pipeline[1][17] = DFFEAS(C1_pipeline[1][17]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L657 is cic_decim:cic_decim_i|pipeline[1][17]~2633
--operation mode is arithmetic

C1L657 = CARRY(C1_differentiator[1][17] & (!C1L655 # !C1_pipeline[0][17]) # !C1_differentiator[1][17] & !C1_pipeline[0][17] & !C1L655);


--C1_differentiator[2][17] is cic_decim:cic_decim_i|differentiator[2][17]
--operation mode is normal

C1_differentiator[2][17]_lut_out = C1_pipeline[1][17] & clk_enable;
C1_differentiator[2][17] = DFFEAS(C1_differentiator[2][17]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][16] is cic_decim:cic_decim_i|pipeline[2][16]
--operation mode is arithmetic

C1_pipeline[2][16]_carry_eqn = C1L741;
C1_pipeline[2][16]_lut_out = C1_differentiator[2][16] $ C1_pipeline[1][16] $ C1_pipeline[2][16]_carry_eqn;
C1_pipeline[2][16] = DFFEAS(C1_pipeline[2][16]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L743 is cic_decim:cic_decim_i|pipeline[2][16]~2637
--operation mode is arithmetic

C1L743 = CARRY(C1_differentiator[2][16] & C1_pipeline[1][16] & !C1L741 # !C1_differentiator[2][16] & (C1_pipeline[1][16] # !C1L741));


--C1_differentiator[3][16] is cic_decim:cic_decim_i|differentiator[3][16]
--operation mode is normal

C1_differentiator[3][16]_lut_out = C1_pipeline[2][16] & clk_enable;
C1_differentiator[3][16] = DFFEAS(C1_differentiator[3][16]_lut_out, clock, VCC, , C2L760, , , , );


--C1L812 is cic_decim:cic_decim_i|pipeline[3][28]~2642
--operation mode is arithmetic

C1L812 = CARRY(C1_differentiator[3][15] & (!C1L813 # !C1_pipeline[2][15]) # !C1_differentiator[3][15] & !C1_pipeline[2][15] & !C1L813);


--C2_integrator[0][23] is cic_decim:cic_decim_q|integrator[0][23]
--operation mode is arithmetic

C2_integrator[0][23]_carry_eqn = C2L227;
C2_integrator[0][23]_lut_out = C2_integrator[0][23] $ PB16_Qout[16] $ C2_integrator[0][23]_carry_eqn;
C2_integrator[0][23] = DFFEAS(C2_integrator[0][23]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L229 is cic_decim:cic_decim_q|integrator[0][23]~2856
--operation mode is arithmetic

C2L229 = CARRY(C2_integrator[0][23] & !PB16_Qout[16] & !C2L227 # !C2_integrator[0][23] & (!C2L227 # !PB16_Qout[16]));


--C2_integrator[1][22] is cic_decim:cic_decim_q|integrator[1][22]
--operation mode is arithmetic

C2_integrator[1][22]_carry_eqn = C2L313;
C2_integrator[1][22]_lut_out = C2_integrator[1][22] $ C2_integrator[0][22] $ !C2_integrator[1][22]_carry_eqn;
C2_integrator[1][22] = DFFEAS(C2_integrator[1][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L315 is cic_decim:cic_decim_q|integrator[1][22]~2860
--operation mode is arithmetic

C2L315 = CARRY(C2_integrator[1][22] & (C2_integrator[0][22] # !C2L313) # !C2_integrator[1][22] & C2_integrator[0][22] & !C2L313);


--C2_integrator[2][21] is cic_decim:cic_decim_q|integrator[2][21]
--operation mode is arithmetic

C2_integrator[2][21]_carry_eqn = C2L399;
C2_integrator[2][21]_lut_out = C2_integrator[2][21] $ C2_integrator[1][21] $ C2_integrator[2][21]_carry_eqn;
C2_integrator[2][21] = DFFEAS(C2_integrator[2][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L401 is cic_decim:cic_decim_q|integrator[2][21]~2864
--operation mode is arithmetic

C2L401 = CARRY(C2_integrator[2][21] & !C2_integrator[1][21] & !C2L399 # !C2_integrator[2][21] & (!C2L399 # !C2_integrator[1][21]));


--C2_integrator[3][20] is cic_decim:cic_decim_q|integrator[3][20]
--operation mode is arithmetic

C2_integrator[3][20]_carry_eqn = C2L486;
C2_integrator[3][20]_lut_out = C2_integrator[3][20] $ C2_integrator[2][20] $ !C2_integrator[3][20]_carry_eqn;
C2_integrator[3][20] = DFFEAS(C2_integrator[3][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L488 is cic_decim:cic_decim_q|integrator[3][20]~2868
--operation mode is arithmetic

C2L488 = CARRY(C2_integrator[3][20] & (C2_integrator[2][20] # !C2L486) # !C2_integrator[3][20] & C2_integrator[2][20] & !C2L486);


--C2_differentiator[0][19] is cic_decim:cic_decim_q|differentiator[0][19]
--operation mode is normal

C2_differentiator[0][19]_lut_out = clk_enable & C2_sampler[19];
C2_differentiator[0][19] = DFFEAS(C2_differentiator[0][19]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[19] is cic_decim:cic_decim_q|sampler[19]
--operation mode is normal

C2_sampler[19]_lut_out = C2_integrator[3][19] & clk_enable;
C2_sampler[19] = DFFEAS(C2_sampler[19]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][18] is cic_decim:cic_decim_q|pipeline[0][18]
--operation mode is arithmetic

C2_pipeline[0][18]_carry_eqn = C2L570;
C2_pipeline[0][18]_lut_out = C2_differentiator[0][18] $ C2_sampler[18] $ C2_pipeline[0][18]_carry_eqn;
C2_pipeline[0][18] = DFFEAS(C2_pipeline[0][18]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L572 is cic_decim:cic_decim_q|pipeline[0][18]~2644
--operation mode is arithmetic

C2L572 = CARRY(C2_differentiator[0][18] & C2_sampler[18] & !C2L570 # !C2_differentiator[0][18] & (C2_sampler[18] # !C2L570));


--C2_differentiator[1][18] is cic_decim:cic_decim_q|differentiator[1][18]
--operation mode is normal

C2_differentiator[1][18]_lut_out = C2_pipeline[0][18] & clk_enable;
C2_differentiator[1][18] = DFFEAS(C2_differentiator[1][18]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][17] is cic_decim:cic_decim_q|pipeline[1][17]
--operation mode is arithmetic

C2_pipeline[1][17]_carry_eqn = C2L656;
C2_pipeline[1][17]_lut_out = C2_differentiator[1][17] $ C2_pipeline[0][17] $ !C2_pipeline[1][17]_carry_eqn;
C2_pipeline[1][17] = DFFEAS(C2_pipeline[1][17]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L658 is cic_decim:cic_decim_q|pipeline[1][17]~2648
--operation mode is arithmetic

C2L658 = CARRY(C2_differentiator[1][17] & (!C2L656 # !C2_pipeline[0][17]) # !C2_differentiator[1][17] & !C2_pipeline[0][17] & !C2L656);


--C2_differentiator[2][17] is cic_decim:cic_decim_q|differentiator[2][17]
--operation mode is normal

C2_differentiator[2][17]_lut_out = C2_pipeline[1][17] & clk_enable;
C2_differentiator[2][17] = DFFEAS(C2_differentiator[2][17]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][16] is cic_decim:cic_decim_q|pipeline[2][16]
--operation mode is arithmetic

C2_pipeline[2][16]_carry_eqn = C2L742;
C2_pipeline[2][16]_lut_out = C2_differentiator[2][16] $ C2_pipeline[1][16] $ C2_pipeline[2][16]_carry_eqn;
C2_pipeline[2][16] = DFFEAS(C2_pipeline[2][16]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L744 is cic_decim:cic_decim_q|pipeline[2][16]~2652
--operation mode is arithmetic

C2L744 = CARRY(C2_differentiator[2][16] & C2_pipeline[1][16] & !C2L742 # !C2_differentiator[2][16] & (C2_pipeline[1][16] # !C2L742));


--C2_differentiator[3][16] is cic_decim:cic_decim_q|differentiator[3][16]
--operation mode is normal

C2_differentiator[3][16]_lut_out = C2_pipeline[2][16] & clk_enable;
C2_differentiator[3][16] = DFFEAS(C2_differentiator[3][16]_lut_out, clock, VCC, , C2L760, , , , );


--C2L814 is cic_decim:cic_decim_q|pipeline[3][28]~2657
--operation mode is arithmetic

C2L814 = CARRY(C2_differentiator[3][15] & (!C2L815 # !C2_pipeline[2][15]) # !C2_differentiator[3][15] & !C2_pipeline[2][15] & !C2L815);


--PB12_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[13]
--operation mode is arithmetic

PB12_PHout[13]_carry_eqn = PB12L64;
PB12_PHout[13]_lut_out = PB11_PHout[14] $ PB11_PHout[13] $ PB12_PHout[13]_carry_eqn;
PB12_PHout[13] = DFFEAS(PB12_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L66 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[13]~215
--operation mode is arithmetic

PB12L66 = CARRY(PB11_PHout[14] & !PB11_PHout[13] & !PB12L64 # !PB11_PHout[14] & (!PB12L64 # !PB11_PHout[13]));


--PB13_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[12]
--operation mode is arithmetic

PB13_PHout[12]_carry_eqn = PB13L62;
PB13_PHout[12]_lut_out = PB12_PHout[12] $ PB12_PHout[14] $ !PB13_PHout[12]_carry_eqn;
PB13_PHout[12] = DFFEAS(PB13_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L64 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[12]~219
--operation mode is arithmetic

PB13L64 = CARRY(PB12_PHout[12] & (PB12_PHout[14] # !PB13L62) # !PB12_PHout[12] & PB12_PHout[14] & !PB13L62);


--PB14_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[11]
--operation mode is arithmetic

PB14_PHout[11]_carry_eqn = PB14L60;
PB14_PHout[11]_lut_out = PB13_PHout[11] $ PB13_PHout[14] $ PB14_PHout[11]_carry_eqn;
PB14_PHout[11] = DFFEAS(PB14_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L62 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[11]~237
--operation mode is arithmetic

PB14L62 = CARRY(PB13_PHout[11] & !PB13_PHout[14] & !PB14L60 # !PB13_PHout[11] & (!PB14L60 # !PB13_PHout[14]));


--PB15L43 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~147
--operation mode is arithmetic

PB15L43 = CARRY(PB14_PHout[10] & (PB14_PHout[14] # !PB15L44) # !PB14_PHout[10] & PB14_PHout[14] & !PB15L44);


--PB11_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]
--operation mode is normal

PB11_PHout[14]_lut_out = PB10_PHout[14] & (PB11L92) # !PB10_PHout[14] & PB11L91;
PB11_PHout[14] = DFFEAS(PB11_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[17]
--operation mode is normal

PB11_Qout[17]_carry_eqn = PB11L89;
PB11_Qout[17]_lut_out = PB11L93 $ PB10_Qout[17] $ !PB11_Qout[17]_carry_eqn;
PB11_Qout[17] = DFFEAS(PB11_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12L105 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1804
--operation mode is normal

PB12L105 = PB11_PHout[14] $ PB11_Qout[17];


--PB11_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[17]
--operation mode is normal

PB11_Iout[17]_carry_eqn = PB11L36;
PB11_Iout[17]_lut_out = PB11L94 $ PB10_Iout[17] $ !PB11_Iout[17]_carry_eqn;
PB11_Iout[17] = DFFEAS(PB11_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12L106 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1805
--operation mode is normal

PB12L106 = PB11_PHout[14] $ PB11_Iout[17];


--PB11_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[16]
--operation mode is arithmetic

PB11_Iout[16]_carry_eqn = PB11L34;
PB11_Iout[16]_lut_out = PB11L94 $ PB10_Iout[16] $ PB11_Iout[16]_carry_eqn;
PB11_Iout[16] = DFFEAS(PB11_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L36 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[16]~263
--operation mode is arithmetic

PB11L36 = CARRY(PB11L94 & !PB10_Iout[16] & !PB11L34 # !PB11L94 & (!PB11L34 # !PB10_Iout[16]));


--PB12_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[15]
--operation mode is arithmetic

PB12_Iout[15]_carry_eqn = PB12L32;
PB12_Iout[15]_lut_out = PB12L105 $ PB11_Iout[15] $ !PB12_Iout[15]_carry_eqn;
PB12_Iout[15] = DFFEAS(PB12_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L34 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[15]~267
--operation mode is arithmetic

PB12L34 = CARRY(PB12L105 & (PB11_Iout[15] # !PB12L32) # !PB12L105 & PB11_Iout[15] & !PB12L32);


--PB13_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[14]
--operation mode is arithmetic

PB13_Iout[14]_carry_eqn = PB13L30;
PB13_Iout[14]_lut_out = PB13L106 $ PB12_Iout[14] $ PB13_Iout[14]_carry_eqn;
PB13_Iout[14] = DFFEAS(PB13_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L32 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[14]~271
--operation mode is arithmetic

PB13L32 = CARRY(PB13L106 & !PB12_Iout[14] & !PB13L30 # !PB13L106 & (!PB13L30 # !PB12_Iout[14]));


--PB14_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[13]
--operation mode is arithmetic

PB14_Iout[13]_carry_eqn = PB14L28;
PB14_Iout[13]_lut_out = PB14L105 $ PB13_Iout[13] $ !PB14_Iout[13]_carry_eqn;
PB14_Iout[13] = DFFEAS(PB14_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L30 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[13]~275
--operation mode is arithmetic

PB14L30 = CARRY(PB14L105 & (PB13_Iout[13] # !PB14L28) # !PB14L105 & PB13_Iout[13] & !PB14L28);


--PB15_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[12]
--operation mode is arithmetic

PB15_Iout[12]_carry_eqn = PB15L26;
PB15_Iout[12]_lut_out = PB15L92 $ PB14_Iout[12] $ PB15_Iout[12]_carry_eqn;
PB15_Iout[12] = DFFEAS(PB15_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L28 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[12]~279
--operation mode is arithmetic

PB15L28 = CARRY(PB15L92 & !PB14_Iout[12] & !PB15L26 # !PB15L92 & (!PB15L26 # !PB14_Iout[12]));


--PB16_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[11]
--operation mode is arithmetic

PB16_Iout[11]_carry_eqn = PB16L23;
PB16_Iout[11]_lut_out = PB16L69 $ PB15_Iout[11] $ !PB16_Iout[11]_carry_eqn;
PB16_Iout[11] = DFFEAS(PB16_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L25 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[11]~261
--operation mode is arithmetic

PB16L25 = CARRY(PB16L69 & (PB15_Iout[11] # !PB16L23) # !PB16L69 & PB15_Iout[11] & !PB16L23);


--PB11_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[16]
--operation mode is arithmetic

PB11_Qout[16]_carry_eqn = PB11L87;
PB11_Qout[16]_lut_out = PB11L93 $ PB10_Qout[16] $ PB11_Qout[16]_carry_eqn;
PB11_Qout[16] = DFFEAS(PB11_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L89 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[16]~263
--operation mode is arithmetic

PB11L89 = CARRY(PB11L93 & !PB10_Qout[16] & !PB11L87 # !PB11L93 & (!PB11L87 # !PB10_Qout[16]));


--PB12_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[15]
--operation mode is arithmetic

PB12_Qout[15]_carry_eqn = PB12L99;
PB12_Qout[15]_lut_out = PB12L106 $ PB11_Qout[15] $ !PB12_Qout[15]_carry_eqn;
PB12_Qout[15] = DFFEAS(PB12_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L101 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[15]~267
--operation mode is arithmetic

PB12L101 = CARRY(PB12L106 & (PB11_Qout[15] # !PB12L99) # !PB12L106 & PB11_Qout[15] & !PB12L99);


--PB13_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[14]
--operation mode is arithmetic

PB13_Qout[14]_carry_eqn = PB13L97;
PB13_Qout[14]_lut_out = PB13L105 $ PB12_Qout[14] $ PB13_Qout[14]_carry_eqn;
PB13_Qout[14] = DFFEAS(PB13_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L99 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[14]~271
--operation mode is arithmetic

PB13L99 = CARRY(PB13L105 & !PB12_Qout[14] & !PB13L97 # !PB13L105 & (!PB13L97 # !PB12_Qout[14]));


--PB14_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[13]
--operation mode is arithmetic

PB14_Qout[13]_carry_eqn = PB14L95;
PB14_Qout[13]_lut_out = PB14L106 $ PB13_Qout[13] $ !PB14_Qout[13]_carry_eqn;
PB14_Qout[13] = DFFEAS(PB14_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L97 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[13]~275
--operation mode is arithmetic

PB14L97 = CARRY(PB14L106 & (PB13_Qout[13] # !PB14L95) # !PB14L106 & PB13_Qout[13] & !PB14L95);


--PB15_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[12]
--operation mode is arithmetic

PB15_Qout[12]_carry_eqn = PB15L79;
PB15_Qout[12]_lut_out = PB15L91 $ PB14_Qout[12] $ PB15_Qout[12]_carry_eqn;
PB15_Qout[12] = DFFEAS(PB15_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L81 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[12]~279
--operation mode is arithmetic

PB15L81 = CARRY(PB15L91 & !PB14_Qout[12] & !PB15L79 # !PB15L91 & (!PB15L79 # !PB14_Qout[12]));


--PB16_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[11]
--operation mode is arithmetic

PB16_Qout[11]_carry_eqn = PB16L57;
PB16_Qout[11]_lut_out = PB16L70 $ PB15_Qout[11] $ !PB16_Qout[11]_carry_eqn;
PB16_Qout[11] = DFFEAS(PB16_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L59 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[11]~261
--operation mode is arithmetic

PB16L59 = CARRY(PB16L70 & (PB15_Qout[11] # !PB16L57) # !PB16L70 & PB15_Qout[11] & !PB16L57);


--C1_integrator[0][22] is cic_decim:cic_decim_i|integrator[0][22]
--operation mode is arithmetic

C1_integrator[0][22]_carry_eqn = C1L225;
C1_integrator[0][22]_lut_out = C1_integrator[0][22] $ PB16_Iout[16] $ !C1_integrator[0][22]_carry_eqn;
C1_integrator[0][22] = DFFEAS(C1_integrator[0][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L227 is cic_decim:cic_decim_i|integrator[0][22]~2857
--operation mode is arithmetic

C1L227 = CARRY(C1_integrator[0][22] & (PB16_Iout[16] # !C1L225) # !C1_integrator[0][22] & PB16_Iout[16] & !C1L225);


--C1_integrator[1][21] is cic_decim:cic_decim_i|integrator[1][21]
--operation mode is arithmetic

C1_integrator[1][21]_carry_eqn = C1L311;
C1_integrator[1][21]_lut_out = C1_integrator[1][21] $ C1_integrator[0][21] $ C1_integrator[1][21]_carry_eqn;
C1_integrator[1][21] = DFFEAS(C1_integrator[1][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L313 is cic_decim:cic_decim_i|integrator[1][21]~2861
--operation mode is arithmetic

C1L313 = CARRY(C1_integrator[1][21] & !C1_integrator[0][21] & !C1L311 # !C1_integrator[1][21] & (!C1L311 # !C1_integrator[0][21]));


--C1_integrator[2][20] is cic_decim:cic_decim_i|integrator[2][20]
--operation mode is arithmetic

C1_integrator[2][20]_carry_eqn = C1L397;
C1_integrator[2][20]_lut_out = C1_integrator[2][20] $ C1_integrator[1][20] $ !C1_integrator[2][20]_carry_eqn;
C1_integrator[2][20] = DFFEAS(C1_integrator[2][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L399 is cic_decim:cic_decim_i|integrator[2][20]~2865
--operation mode is arithmetic

C1L399 = CARRY(C1_integrator[2][20] & (C1_integrator[1][20] # !C1L397) # !C1_integrator[2][20] & C1_integrator[1][20] & !C1L397);


--C1_integrator[3][19] is cic_decim:cic_decim_i|integrator[3][19]
--operation mode is arithmetic

C1_integrator[3][19]_carry_eqn = C1L483;
C1_integrator[3][19]_lut_out = C1_integrator[3][19] $ C1_integrator[2][19] $ C1_integrator[3][19]_carry_eqn;
C1_integrator[3][19] = DFFEAS(C1_integrator[3][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L485 is cic_decim:cic_decim_i|integrator[3][19]~2869
--operation mode is arithmetic

C1L485 = CARRY(C1_integrator[3][19] & !C1_integrator[2][19] & !C1L483 # !C1_integrator[3][19] & (!C1L483 # !C1_integrator[2][19]));


--C1_differentiator[0][18] is cic_decim:cic_decim_i|differentiator[0][18]
--operation mode is normal

C1_differentiator[0][18]_lut_out = clk_enable & C1_sampler[18];
C1_differentiator[0][18] = DFFEAS(C1_differentiator[0][18]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[18] is cic_decim:cic_decim_i|sampler[18]
--operation mode is normal

C1_sampler[18]_lut_out = C1_integrator[3][18] & clk_enable;
C1_sampler[18] = DFFEAS(C1_sampler[18]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][17] is cic_decim:cic_decim_i|pipeline[0][17]
--operation mode is arithmetic

C1_pipeline[0][17]_carry_eqn = C1L567;
C1_pipeline[0][17]_lut_out = C1_differentiator[0][17] $ C1_sampler[17] $ !C1_pipeline[0][17]_carry_eqn;
C1_pipeline[0][17] = DFFEAS(C1_pipeline[0][17]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L569 is cic_decim:cic_decim_i|pipeline[0][17]~2646
--operation mode is arithmetic

C1L569 = CARRY(C1_differentiator[0][17] & (!C1L567 # !C1_sampler[17]) # !C1_differentiator[0][17] & !C1_sampler[17] & !C1L567);


--C1_differentiator[1][17] is cic_decim:cic_decim_i|differentiator[1][17]
--operation mode is normal

C1_differentiator[1][17]_lut_out = C1_pipeline[0][17] & clk_enable;
C1_differentiator[1][17] = DFFEAS(C1_differentiator[1][17]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][16] is cic_decim:cic_decim_i|pipeline[1][16]
--operation mode is arithmetic

C1_pipeline[1][16]_carry_eqn = C1L653;
C1_pipeline[1][16]_lut_out = C1_differentiator[1][16] $ C1_pipeline[0][16] $ C1_pipeline[1][16]_carry_eqn;
C1_pipeline[1][16] = DFFEAS(C1_pipeline[1][16]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L655 is cic_decim:cic_decim_i|pipeline[1][16]~2650
--operation mode is arithmetic

C1L655 = CARRY(C1_differentiator[1][16] & C1_pipeline[0][16] & !C1L653 # !C1_differentiator[1][16] & (C1_pipeline[0][16] # !C1L653));


--C1_differentiator[2][16] is cic_decim:cic_decim_i|differentiator[2][16]
--operation mode is normal

C1_differentiator[2][16]_lut_out = C1_pipeline[1][16] & clk_enable;
C1_differentiator[2][16] = DFFEAS(C1_differentiator[2][16]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][15] is cic_decim:cic_decim_i|pipeline[2][15]
--operation mode is arithmetic

C1_pipeline[2][15]_carry_eqn = C1L739;
C1_pipeline[2][15]_lut_out = C1_differentiator[2][15] $ C1_pipeline[1][15] $ !C1_pipeline[2][15]_carry_eqn;
C1_pipeline[2][15] = DFFEAS(C1_pipeline[2][15]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L741 is cic_decim:cic_decim_i|pipeline[2][15]~2654
--operation mode is arithmetic

C1L741 = CARRY(C1_differentiator[2][15] & (!C1L739 # !C1_pipeline[1][15]) # !C1_differentiator[2][15] & !C1_pipeline[1][15] & !C1L739);


--C1_differentiator[3][15] is cic_decim:cic_decim_i|differentiator[3][15]
--operation mode is normal

C1_differentiator[3][15]_lut_out = C1_pipeline[2][15] & clk_enable;
C1_differentiator[3][15] = DFFEAS(C1_differentiator[3][15]_lut_out, clock, VCC, , C2L760, , , , );


--C1L813 is cic_decim:cic_decim_i|pipeline[3][28]~2659
--operation mode is arithmetic

C1L813 = CARRY(C1_differentiator[3][14] & C1_pipeline[2][14] & !C1L814 # !C1_differentiator[3][14] & (C1_pipeline[2][14] # !C1L814));


--C2_integrator[0][22] is cic_decim:cic_decim_q|integrator[0][22]
--operation mode is arithmetic

C2_integrator[0][22]_carry_eqn = C2L225;
C2_integrator[0][22]_lut_out = C2_integrator[0][22] $ PB16_Qout[16] $ !C2_integrator[0][22]_carry_eqn;
C2_integrator[0][22] = DFFEAS(C2_integrator[0][22]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L227 is cic_decim:cic_decim_q|integrator[0][22]~2872
--operation mode is arithmetic

C2L227 = CARRY(C2_integrator[0][22] & (PB16_Qout[16] # !C2L225) # !C2_integrator[0][22] & PB16_Qout[16] & !C2L225);


--C2_integrator[1][21] is cic_decim:cic_decim_q|integrator[1][21]
--operation mode is arithmetic

C2_integrator[1][21]_carry_eqn = C2L311;
C2_integrator[1][21]_lut_out = C2_integrator[1][21] $ C2_integrator[0][21] $ C2_integrator[1][21]_carry_eqn;
C2_integrator[1][21] = DFFEAS(C2_integrator[1][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L313 is cic_decim:cic_decim_q|integrator[1][21]~2876
--operation mode is arithmetic

C2L313 = CARRY(C2_integrator[1][21] & !C2_integrator[0][21] & !C2L311 # !C2_integrator[1][21] & (!C2L311 # !C2_integrator[0][21]));


--C2_integrator[2][20] is cic_decim:cic_decim_q|integrator[2][20]
--operation mode is arithmetic

C2_integrator[2][20]_carry_eqn = C2L397;
C2_integrator[2][20]_lut_out = C2_integrator[2][20] $ C2_integrator[1][20] $ !C2_integrator[2][20]_carry_eqn;
C2_integrator[2][20] = DFFEAS(C2_integrator[2][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L399 is cic_decim:cic_decim_q|integrator[2][20]~2880
--operation mode is arithmetic

C2L399 = CARRY(C2_integrator[2][20] & (C2_integrator[1][20] # !C2L397) # !C2_integrator[2][20] & C2_integrator[1][20] & !C2L397);


--C2_integrator[3][19] is cic_decim:cic_decim_q|integrator[3][19]
--operation mode is arithmetic

C2_integrator[3][19]_carry_eqn = C2L484;
C2_integrator[3][19]_lut_out = C2_integrator[3][19] $ C2_integrator[2][19] $ C2_integrator[3][19]_carry_eqn;
C2_integrator[3][19] = DFFEAS(C2_integrator[3][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L486 is cic_decim:cic_decim_q|integrator[3][19]~2884
--operation mode is arithmetic

C2L486 = CARRY(C2_integrator[3][19] & !C2_integrator[2][19] & !C2L484 # !C2_integrator[3][19] & (!C2L484 # !C2_integrator[2][19]));


--C2_differentiator[0][18] is cic_decim:cic_decim_q|differentiator[0][18]
--operation mode is normal

C2_differentiator[0][18]_lut_out = clk_enable & C2_sampler[18];
C2_differentiator[0][18] = DFFEAS(C2_differentiator[0][18]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[18] is cic_decim:cic_decim_q|sampler[18]
--operation mode is normal

C2_sampler[18]_lut_out = C2_integrator[3][18] & clk_enable;
C2_sampler[18] = DFFEAS(C2_sampler[18]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][17] is cic_decim:cic_decim_q|pipeline[0][17]
--operation mode is arithmetic

C2_pipeline[0][17]_carry_eqn = C2L568;
C2_pipeline[0][17]_lut_out = C2_differentiator[0][17] $ C2_sampler[17] $ !C2_pipeline[0][17]_carry_eqn;
C2_pipeline[0][17] = DFFEAS(C2_pipeline[0][17]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L570 is cic_decim:cic_decim_q|pipeline[0][17]~2661
--operation mode is arithmetic

C2L570 = CARRY(C2_differentiator[0][17] & (!C2L568 # !C2_sampler[17]) # !C2_differentiator[0][17] & !C2_sampler[17] & !C2L568);


--C2_differentiator[1][17] is cic_decim:cic_decim_q|differentiator[1][17]
--operation mode is normal

C2_differentiator[1][17]_lut_out = C2_pipeline[0][17] & clk_enable;
C2_differentiator[1][17] = DFFEAS(C2_differentiator[1][17]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][16] is cic_decim:cic_decim_q|pipeline[1][16]
--operation mode is arithmetic

C2_pipeline[1][16]_carry_eqn = C2L654;
C2_pipeline[1][16]_lut_out = C2_differentiator[1][16] $ C2_pipeline[0][16] $ C2_pipeline[1][16]_carry_eqn;
C2_pipeline[1][16] = DFFEAS(C2_pipeline[1][16]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L656 is cic_decim:cic_decim_q|pipeline[1][16]~2665
--operation mode is arithmetic

C2L656 = CARRY(C2_differentiator[1][16] & C2_pipeline[0][16] & !C2L654 # !C2_differentiator[1][16] & (C2_pipeline[0][16] # !C2L654));


--C2_differentiator[2][16] is cic_decim:cic_decim_q|differentiator[2][16]
--operation mode is normal

C2_differentiator[2][16]_lut_out = C2_pipeline[1][16] & clk_enable;
C2_differentiator[2][16] = DFFEAS(C2_differentiator[2][16]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][15] is cic_decim:cic_decim_q|pipeline[2][15]
--operation mode is arithmetic

C2_pipeline[2][15]_carry_eqn = C2L740;
C2_pipeline[2][15]_lut_out = C2_differentiator[2][15] $ C2_pipeline[1][15] $ !C2_pipeline[2][15]_carry_eqn;
C2_pipeline[2][15] = DFFEAS(C2_pipeline[2][15]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L742 is cic_decim:cic_decim_q|pipeline[2][15]~2669
--operation mode is arithmetic

C2L742 = CARRY(C2_differentiator[2][15] & (!C2L740 # !C2_pipeline[1][15]) # !C2_differentiator[2][15] & !C2_pipeline[1][15] & !C2L740);


--C2_differentiator[3][15] is cic_decim:cic_decim_q|differentiator[3][15]
--operation mode is normal

C2_differentiator[3][15]_lut_out = C2_pipeline[2][15] & clk_enable;
C2_differentiator[3][15] = DFFEAS(C2_differentiator[3][15]_lut_out, clock, VCC, , C2L760, , , , );


--C2L815 is cic_decim:cic_decim_q|pipeline[3][28]~2674
--operation mode is arithmetic

C2L815 = CARRY(C2_differentiator[3][14] & C2_pipeline[2][14] & !C2L816 # !C2_differentiator[3][14] & (C2_pipeline[2][14] # !C2L816));


--PB11_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[13]
--operation mode is normal

PB11_PHout[13]_lut_out = PB10_PHout[14] & (PB11L97) # !PB10_PHout[14] & PB11L95;
PB11_PHout[13] = DFFEAS(PB11_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[12]
--operation mode is arithmetic

PB12_PHout[12]_carry_eqn = PB12L62;
PB12_PHout[12]_lut_out = PB11_PHout[14] $ PB11_PHout[12] $ !PB12_PHout[12]_carry_eqn;
PB12_PHout[12] = DFFEAS(PB12_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L64 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[12]~219
--operation mode is arithmetic

PB12L64 = CARRY(PB11_PHout[14] & (PB11_PHout[12] # !PB12L62) # !PB11_PHout[14] & PB11_PHout[12] & !PB12L62);


--PB13_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[11]
--operation mode is arithmetic

PB13_PHout[11]_carry_eqn = PB13L60;
PB13_PHout[11]_lut_out = PB12_PHout[11] $ PB12_PHout[14] $ PB13_PHout[11]_carry_eqn;
PB13_PHout[11] = DFFEAS(PB13_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L62 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[11]~223
--operation mode is arithmetic

PB13L62 = CARRY(PB12_PHout[11] & !PB12_PHout[14] & !PB13L60 # !PB12_PHout[11] & (!PB13L60 # !PB12_PHout[14]));


--PB14_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[10]
--operation mode is arithmetic

PB14_PHout[10]_carry_eqn = PB14L58;
PB14_PHout[10]_lut_out = PB13_PHout[10] $ PB13_PHout[14] $ !PB14_PHout[10]_carry_eqn;
PB14_PHout[10] = DFFEAS(PB14_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L60 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[10]~241
--operation mode is arithmetic

PB14L60 = CARRY(PB13_PHout[10] & (PB13_PHout[14] # !PB14L58) # !PB13_PHout[10] & PB13_PHout[14] & !PB14L58);


--PB15L44 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~152
--operation mode is arithmetic

PB15L44 = CARRY(PB14_PHout[9] & !PB14_PHout[14] & !PB15L45 # !PB14_PHout[9] & (!PB15L45 # !PB14_PHout[14]));


--PB11L91 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1812
--operation mode is normal

PB11L91_carry_eqn = PB11L96;
PB11L91 = PB10_PHout[14] $ (PB11L91_carry_eqn);


--PB11L92 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1817
--operation mode is normal

PB11L92_carry_eqn = PB11L98;
PB11L92 = PB10_PHout[14] $ (!PB11L92_carry_eqn);


--PB10_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[14]
--operation mode is normal

PB10_PHout[14]_lut_out = PB9_PHout[14] & (PB10L92) # !PB9_PHout[14] & PB10L91;
PB10_PHout[14] = DFFEAS(PB10_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB10_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[17]
--operation mode is normal

PB10_Iout[17]_carry_eqn = PB10L36;
PB10_Iout[17]_lut_out = PB10L93 $ PB9_Iout[17] $ !PB10_Iout[17]_carry_eqn;
PB10_Iout[17] = DFFEAS(PB10_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L93 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1822
--operation mode is normal

PB11L93 = PB10_PHout[14] $ PB10_Iout[17];


--PB10_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[17]
--operation mode is normal

PB10_Qout[17]_carry_eqn = PB10L89;
PB10_Qout[17]_lut_out = PB10L94 $ PB9_Qout[17] $ !PB10_Qout[17]_carry_eqn;
PB10_Qout[17] = DFFEAS(PB10_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L94 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1823
--operation mode is normal

PB11L94 = PB10_PHout[14] $ PB10_Qout[17];


--PB10_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[16]
--operation mode is arithmetic

PB10_Iout[16]_carry_eqn = PB10L34;
PB10_Iout[16]_lut_out = PB10L93 $ PB9_Iout[16] $ PB10_Iout[16]_carry_eqn;
PB10_Iout[16] = DFFEAS(PB10_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L36 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[16]~263
--operation mode is arithmetic

PB10L36 = CARRY(PB10L93 & !PB9_Iout[16] & !PB10L34 # !PB10L93 & (!PB10L34 # !PB9_Iout[16]));


--PB11_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[15]
--operation mode is arithmetic

PB11_Iout[15]_carry_eqn = PB11L32;
PB11_Iout[15]_lut_out = PB11L94 $ PB10_Iout[15] $ !PB11_Iout[15]_carry_eqn;
PB11_Iout[15] = DFFEAS(PB11_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L34 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[15]~267
--operation mode is arithmetic

PB11L34 = CARRY(PB11L94 & (PB10_Iout[15] # !PB11L32) # !PB11L94 & PB10_Iout[15] & !PB11L32);


--PB12_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[14]
--operation mode is arithmetic

PB12_Iout[14]_carry_eqn = PB12L30;
PB12_Iout[14]_lut_out = PB12L105 $ PB11_Iout[14] $ PB12_Iout[14]_carry_eqn;
PB12_Iout[14] = DFFEAS(PB12_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L32 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[14]~271
--operation mode is arithmetic

PB12L32 = CARRY(PB12L105 & !PB11_Iout[14] & !PB12L30 # !PB12L105 & (!PB12L30 # !PB11_Iout[14]));


--PB13_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[13]
--operation mode is arithmetic

PB13_Iout[13]_carry_eqn = PB13L28;
PB13_Iout[13]_lut_out = PB13L106 $ PB12_Iout[13] $ !PB13_Iout[13]_carry_eqn;
PB13_Iout[13] = DFFEAS(PB13_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L30 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[13]~275
--operation mode is arithmetic

PB13L30 = CARRY(PB13L106 & (PB12_Iout[13] # !PB13L28) # !PB13L106 & PB12_Iout[13] & !PB13L28);


--PB14_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[12]
--operation mode is arithmetic

PB14_Iout[12]_carry_eqn = PB14L26;
PB14_Iout[12]_lut_out = PB14L105 $ PB13_Iout[12] $ PB14_Iout[12]_carry_eqn;
PB14_Iout[12] = DFFEAS(PB14_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L28 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[12]~279
--operation mode is arithmetic

PB14L28 = CARRY(PB14L105 & !PB13_Iout[12] & !PB14L26 # !PB14L105 & (!PB14L26 # !PB13_Iout[12]));


--PB15_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[11]
--operation mode is arithmetic

PB15_Iout[11]_carry_eqn = PB15L24;
PB15_Iout[11]_lut_out = PB15L92 $ PB14_Iout[11] $ !PB15_Iout[11]_carry_eqn;
PB15_Iout[11] = DFFEAS(PB15_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L26 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[11]~283
--operation mode is arithmetic

PB15L26 = CARRY(PB15L92 & (PB14_Iout[11] # !PB15L24) # !PB15L92 & PB14_Iout[11] & !PB15L24);


--PB16_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[10]
--operation mode is arithmetic

PB16_Iout[10]_carry_eqn = PB16L21;
PB16_Iout[10]_lut_out = PB16L69 $ PB15_Iout[10] $ PB16_Iout[10]_carry_eqn;
PB16_Iout[10] = DFFEAS(PB16_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L23 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[10]~265
--operation mode is arithmetic

PB16L23 = CARRY(PB16L69 & !PB15_Iout[10] & !PB16L21 # !PB16L69 & (!PB16L21 # !PB15_Iout[10]));


--PB10_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[16]
--operation mode is arithmetic

PB10_Qout[16]_carry_eqn = PB10L87;
PB10_Qout[16]_lut_out = PB10L94 $ PB9_Qout[16] $ PB10_Qout[16]_carry_eqn;
PB10_Qout[16] = DFFEAS(PB10_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L89 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[16]~263
--operation mode is arithmetic

PB10L89 = CARRY(PB10L94 & !PB9_Qout[16] & !PB10L87 # !PB10L94 & (!PB10L87 # !PB9_Qout[16]));


--PB11_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[15]
--operation mode is arithmetic

PB11_Qout[15]_carry_eqn = PB11L85;
PB11_Qout[15]_lut_out = PB11L93 $ PB10_Qout[15] $ !PB11_Qout[15]_carry_eqn;
PB11_Qout[15] = DFFEAS(PB11_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L87 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[15]~267
--operation mode is arithmetic

PB11L87 = CARRY(PB11L93 & (PB10_Qout[15] # !PB11L85) # !PB11L93 & PB10_Qout[15] & !PB11L85);


--PB12_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[14]
--operation mode is arithmetic

PB12_Qout[14]_carry_eqn = PB12L97;
PB12_Qout[14]_lut_out = PB12L106 $ PB11_Qout[14] $ PB12_Qout[14]_carry_eqn;
PB12_Qout[14] = DFFEAS(PB12_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L99 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[14]~271
--operation mode is arithmetic

PB12L99 = CARRY(PB12L106 & !PB11_Qout[14] & !PB12L97 # !PB12L106 & (!PB12L97 # !PB11_Qout[14]));


--PB13_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[13]
--operation mode is arithmetic

PB13_Qout[13]_carry_eqn = PB13L95;
PB13_Qout[13]_lut_out = PB13L105 $ PB12_Qout[13] $ !PB13_Qout[13]_carry_eqn;
PB13_Qout[13] = DFFEAS(PB13_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L97 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[13]~275
--operation mode is arithmetic

PB13L97 = CARRY(PB13L105 & (PB12_Qout[13] # !PB13L95) # !PB13L105 & PB12_Qout[13] & !PB13L95);


--PB14_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[12]
--operation mode is arithmetic

PB14_Qout[12]_carry_eqn = PB14L93;
PB14_Qout[12]_lut_out = PB14L106 $ PB13_Qout[12] $ PB14_Qout[12]_carry_eqn;
PB14_Qout[12] = DFFEAS(PB14_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L95 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[12]~279
--operation mode is arithmetic

PB14L95 = CARRY(PB14L106 & !PB13_Qout[12] & !PB14L93 # !PB14L106 & (!PB14L93 # !PB13_Qout[12]));


--PB15_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[11]
--operation mode is arithmetic

PB15_Qout[11]_carry_eqn = PB15L77;
PB15_Qout[11]_lut_out = PB15L91 $ PB14_Qout[11] $ !PB15_Qout[11]_carry_eqn;
PB15_Qout[11] = DFFEAS(PB15_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L79 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[11]~283
--operation mode is arithmetic

PB15L79 = CARRY(PB15L91 & (PB14_Qout[11] # !PB15L77) # !PB15L91 & PB14_Qout[11] & !PB15L77);


--PB16_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[10]
--operation mode is arithmetic

PB16_Qout[10]_carry_eqn = PB16L55;
PB16_Qout[10]_lut_out = PB16L70 $ PB15_Qout[10] $ PB16_Qout[10]_carry_eqn;
PB16_Qout[10] = DFFEAS(PB16_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L57 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[10]~265
--operation mode is arithmetic

PB16L57 = CARRY(PB16L70 & !PB15_Qout[10] & !PB16L55 # !PB16L70 & (!PB16L55 # !PB15_Qout[10]));


--C1_integrator[0][21] is cic_decim:cic_decim_i|integrator[0][21]
--operation mode is arithmetic

C1_integrator[0][21]_carry_eqn = C1L223;
C1_integrator[0][21]_lut_out = C1_integrator[0][21] $ PB16_Iout[16] $ C1_integrator[0][21]_carry_eqn;
C1_integrator[0][21] = DFFEAS(C1_integrator[0][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L225 is cic_decim:cic_decim_i|integrator[0][21]~2873
--operation mode is arithmetic

C1L225 = CARRY(C1_integrator[0][21] & !PB16_Iout[16] & !C1L223 # !C1_integrator[0][21] & (!C1L223 # !PB16_Iout[16]));


--C1_integrator[1][20] is cic_decim:cic_decim_i|integrator[1][20]
--operation mode is arithmetic

C1_integrator[1][20]_carry_eqn = C1L309;
C1_integrator[1][20]_lut_out = C1_integrator[1][20] $ C1_integrator[0][20] $ !C1_integrator[1][20]_carry_eqn;
C1_integrator[1][20] = DFFEAS(C1_integrator[1][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L311 is cic_decim:cic_decim_i|integrator[1][20]~2877
--operation mode is arithmetic

C1L311 = CARRY(C1_integrator[1][20] & (C1_integrator[0][20] # !C1L309) # !C1_integrator[1][20] & C1_integrator[0][20] & !C1L309);


--C1_integrator[2][19] is cic_decim:cic_decim_i|integrator[2][19]
--operation mode is arithmetic

C1_integrator[2][19]_carry_eqn = C1L395;
C1_integrator[2][19]_lut_out = C1_integrator[2][19] $ C1_integrator[1][19] $ C1_integrator[2][19]_carry_eqn;
C1_integrator[2][19] = DFFEAS(C1_integrator[2][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L397 is cic_decim:cic_decim_i|integrator[2][19]~2881
--operation mode is arithmetic

C1L397 = CARRY(C1_integrator[2][19] & !C1_integrator[1][19] & !C1L395 # !C1_integrator[2][19] & (!C1L395 # !C1_integrator[1][19]));


--C1_integrator[3][18] is cic_decim:cic_decim_i|integrator[3][18]
--operation mode is arithmetic

C1_integrator[3][18]_carry_eqn = C1L481;
C1_integrator[3][18]_lut_out = C1_integrator[3][18] $ C1_integrator[2][18] $ !C1_integrator[3][18]_carry_eqn;
C1_integrator[3][18] = DFFEAS(C1_integrator[3][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L483 is cic_decim:cic_decim_i|integrator[3][18]~2885
--operation mode is arithmetic

C1L483 = CARRY(C1_integrator[3][18] & (C1_integrator[2][18] # !C1L481) # !C1_integrator[3][18] & C1_integrator[2][18] & !C1L481);


--C1_differentiator[0][17] is cic_decim:cic_decim_i|differentiator[0][17]
--operation mode is normal

C1_differentiator[0][17]_lut_out = clk_enable & C1_sampler[17];
C1_differentiator[0][17] = DFFEAS(C1_differentiator[0][17]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[17] is cic_decim:cic_decim_i|sampler[17]
--operation mode is normal

C1_sampler[17]_lut_out = C1_integrator[3][17] & clk_enable;
C1_sampler[17] = DFFEAS(C1_sampler[17]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][16] is cic_decim:cic_decim_i|pipeline[0][16]
--operation mode is arithmetic

C1_pipeline[0][16]_carry_eqn = C1L565;
C1_pipeline[0][16]_lut_out = C1_differentiator[0][16] $ C1_sampler[16] $ C1_pipeline[0][16]_carry_eqn;
C1_pipeline[0][16] = DFFEAS(C1_pipeline[0][16]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L567 is cic_decim:cic_decim_i|pipeline[0][16]~2663
--operation mode is arithmetic

C1L567 = CARRY(C1_differentiator[0][16] & C1_sampler[16] & !C1L565 # !C1_differentiator[0][16] & (C1_sampler[16] # !C1L565));


--C1_differentiator[1][16] is cic_decim:cic_decim_i|differentiator[1][16]
--operation mode is normal

C1_differentiator[1][16]_lut_out = C1_pipeline[0][16] & clk_enable;
C1_differentiator[1][16] = DFFEAS(C1_differentiator[1][16]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][15] is cic_decim:cic_decim_i|pipeline[1][15]
--operation mode is arithmetic

C1_pipeline[1][15]_carry_eqn = C1L651;
C1_pipeline[1][15]_lut_out = C1_differentiator[1][15] $ C1_pipeline[0][15] $ !C1_pipeline[1][15]_carry_eqn;
C1_pipeline[1][15] = DFFEAS(C1_pipeline[1][15]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L653 is cic_decim:cic_decim_i|pipeline[1][15]~2667
--operation mode is arithmetic

C1L653 = CARRY(C1_differentiator[1][15] & (!C1L651 # !C1_pipeline[0][15]) # !C1_differentiator[1][15] & !C1_pipeline[0][15] & !C1L651);


--C1_differentiator[2][15] is cic_decim:cic_decim_i|differentiator[2][15]
--operation mode is normal

C1_differentiator[2][15]_lut_out = C1_pipeline[1][15] & clk_enable;
C1_differentiator[2][15] = DFFEAS(C1_differentiator[2][15]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][14] is cic_decim:cic_decim_i|pipeline[2][14]
--operation mode is arithmetic

C1_pipeline[2][14]_carry_eqn = C1L737;
C1_pipeline[2][14]_lut_out = C1_differentiator[2][14] $ C1_pipeline[1][14] $ C1_pipeline[2][14]_carry_eqn;
C1_pipeline[2][14] = DFFEAS(C1_pipeline[2][14]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L739 is cic_decim:cic_decim_i|pipeline[2][14]~2671
--operation mode is arithmetic

C1L739 = CARRY(C1_differentiator[2][14] & C1_pipeline[1][14] & !C1L737 # !C1_differentiator[2][14] & (C1_pipeline[1][14] # !C1L737));


--C1_differentiator[3][14] is cic_decim:cic_decim_i|differentiator[3][14]
--operation mode is normal

C1_differentiator[3][14]_lut_out = C1_pipeline[2][14] & clk_enable;
C1_differentiator[3][14] = DFFEAS(C1_differentiator[3][14]_lut_out, clock, VCC, , C2L760, , , , );


--C1L814 is cic_decim:cic_decim_i|pipeline[3][28]~2676
--operation mode is arithmetic

C1L814 = CARRY(C1_differentiator[3][13] & (!C1L815 # !C1_pipeline[2][13]) # !C1_differentiator[3][13] & !C1_pipeline[2][13] & !C1L815);


--C2_integrator[0][21] is cic_decim:cic_decim_q|integrator[0][21]
--operation mode is arithmetic

C2_integrator[0][21]_carry_eqn = C2L223;
C2_integrator[0][21]_lut_out = C2_integrator[0][21] $ PB16_Qout[16] $ C2_integrator[0][21]_carry_eqn;
C2_integrator[0][21] = DFFEAS(C2_integrator[0][21]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L225 is cic_decim:cic_decim_q|integrator[0][21]~2888
--operation mode is arithmetic

C2L225 = CARRY(C2_integrator[0][21] & !PB16_Qout[16] & !C2L223 # !C2_integrator[0][21] & (!C2L223 # !PB16_Qout[16]));


--C2_integrator[1][20] is cic_decim:cic_decim_q|integrator[1][20]
--operation mode is arithmetic

C2_integrator[1][20]_carry_eqn = C2L309;
C2_integrator[1][20]_lut_out = C2_integrator[1][20] $ C2_integrator[0][20] $ !C2_integrator[1][20]_carry_eqn;
C2_integrator[1][20] = DFFEAS(C2_integrator[1][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L311 is cic_decim:cic_decim_q|integrator[1][20]~2892
--operation mode is arithmetic

C2L311 = CARRY(C2_integrator[1][20] & (C2_integrator[0][20] # !C2L309) # !C2_integrator[1][20] & C2_integrator[0][20] & !C2L309);


--C2_integrator[2][19] is cic_decim:cic_decim_q|integrator[2][19]
--operation mode is arithmetic

C2_integrator[2][19]_carry_eqn = C2L395;
C2_integrator[2][19]_lut_out = C2_integrator[2][19] $ C2_integrator[1][19] $ C2_integrator[2][19]_carry_eqn;
C2_integrator[2][19] = DFFEAS(C2_integrator[2][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L397 is cic_decim:cic_decim_q|integrator[2][19]~2896
--operation mode is arithmetic

C2L397 = CARRY(C2_integrator[2][19] & !C2_integrator[1][19] & !C2L395 # !C2_integrator[2][19] & (!C2L395 # !C2_integrator[1][19]));


--C2_integrator[3][18] is cic_decim:cic_decim_q|integrator[3][18]
--operation mode is arithmetic

C2_integrator[3][18]_carry_eqn = C2L482;
C2_integrator[3][18]_lut_out = C2_integrator[3][18] $ C2_integrator[2][18] $ !C2_integrator[3][18]_carry_eqn;
C2_integrator[3][18] = DFFEAS(C2_integrator[3][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L484 is cic_decim:cic_decim_q|integrator[3][18]~2900
--operation mode is arithmetic

C2L484 = CARRY(C2_integrator[3][18] & (C2_integrator[2][18] # !C2L482) # !C2_integrator[3][18] & C2_integrator[2][18] & !C2L482);


--C2_differentiator[0][17] is cic_decim:cic_decim_q|differentiator[0][17]
--operation mode is normal

C2_differentiator[0][17]_lut_out = clk_enable & C2_sampler[17];
C2_differentiator[0][17] = DFFEAS(C2_differentiator[0][17]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[17] is cic_decim:cic_decim_q|sampler[17]
--operation mode is normal

C2_sampler[17]_lut_out = C2_integrator[3][17] & clk_enable;
C2_sampler[17] = DFFEAS(C2_sampler[17]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][16] is cic_decim:cic_decim_q|pipeline[0][16]
--operation mode is arithmetic

C2_pipeline[0][16]_carry_eqn = C2L566;
C2_pipeline[0][16]_lut_out = C2_differentiator[0][16] $ C2_sampler[16] $ C2_pipeline[0][16]_carry_eqn;
C2_pipeline[0][16] = DFFEAS(C2_pipeline[0][16]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L568 is cic_decim:cic_decim_q|pipeline[0][16]~2678
--operation mode is arithmetic

C2L568 = CARRY(C2_differentiator[0][16] & C2_sampler[16] & !C2L566 # !C2_differentiator[0][16] & (C2_sampler[16] # !C2L566));


--C2_differentiator[1][16] is cic_decim:cic_decim_q|differentiator[1][16]
--operation mode is normal

C2_differentiator[1][16]_lut_out = C2_pipeline[0][16] & clk_enable;
C2_differentiator[1][16] = DFFEAS(C2_differentiator[1][16]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][15] is cic_decim:cic_decim_q|pipeline[1][15]
--operation mode is arithmetic

C2_pipeline[1][15]_carry_eqn = C2L652;
C2_pipeline[1][15]_lut_out = C2_differentiator[1][15] $ C2_pipeline[0][15] $ !C2_pipeline[1][15]_carry_eqn;
C2_pipeline[1][15] = DFFEAS(C2_pipeline[1][15]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L654 is cic_decim:cic_decim_q|pipeline[1][15]~2682
--operation mode is arithmetic

C2L654 = CARRY(C2_differentiator[1][15] & (!C2L652 # !C2_pipeline[0][15]) # !C2_differentiator[1][15] & !C2_pipeline[0][15] & !C2L652);


--C2_differentiator[2][15] is cic_decim:cic_decim_q|differentiator[2][15]
--operation mode is normal

C2_differentiator[2][15]_lut_out = C2_pipeline[1][15] & clk_enable;
C2_differentiator[2][15] = DFFEAS(C2_differentiator[2][15]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][14] is cic_decim:cic_decim_q|pipeline[2][14]
--operation mode is arithmetic

C2_pipeline[2][14]_carry_eqn = C2L738;
C2_pipeline[2][14]_lut_out = C2_differentiator[2][14] $ C2_pipeline[1][14] $ C2_pipeline[2][14]_carry_eqn;
C2_pipeline[2][14] = DFFEAS(C2_pipeline[2][14]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L740 is cic_decim:cic_decim_q|pipeline[2][14]~2686
--operation mode is arithmetic

C2L740 = CARRY(C2_differentiator[2][14] & C2_pipeline[1][14] & !C2L738 # !C2_differentiator[2][14] & (C2_pipeline[1][14] # !C2L738));


--C2_differentiator[3][14] is cic_decim:cic_decim_q|differentiator[3][14]
--operation mode is normal

C2_differentiator[3][14]_lut_out = C2_pipeline[2][14] & clk_enable;
C2_differentiator[3][14] = DFFEAS(C2_differentiator[3][14]_lut_out, clock, VCC, , C2L760, , , , );


--C2L816 is cic_decim:cic_decim_q|pipeline[3][28]~2691
--operation mode is arithmetic

C2L816 = CARRY(C2_differentiator[3][13] & (!C2L817 # !C2_pipeline[2][13]) # !C2_differentiator[3][13] & !C2_pipeline[2][13] & !C2L817);


--PB11L95 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1824
--operation mode is arithmetic

PB11L95_carry_eqn = PB11L100;
PB11L95 = PB10_PHout[13] $ (!PB11L95_carry_eqn);

--PB11L96 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1826
--operation mode is arithmetic

PB11L96 = CARRY(PB10_PHout[13] & (!PB11L100));


--PB11L97 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1829
--operation mode is arithmetic

PB11L97_carry_eqn = PB11L102;
PB11L97 = PB10_PHout[13] $ (PB11L97_carry_eqn);

--PB11L98 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1831
--operation mode is arithmetic

PB11L98 = CARRY(PB10_PHout[13] # !PB11L102);


--PB11_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[12]
--operation mode is normal

PB11_PHout[12]_lut_out = PB10_PHout[14] & (PB11L101) # !PB10_PHout[14] & PB11L99;
PB11_PHout[12] = DFFEAS(PB11_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[11]
--operation mode is arithmetic

PB12_PHout[11]_carry_eqn = PB12L60;
PB12_PHout[11]_lut_out = PB11_PHout[14] $ PB11_PHout[11] $ PB12_PHout[11]_carry_eqn;
PB12_PHout[11] = DFFEAS(PB12_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L62 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[11]~223
--operation mode is arithmetic

PB12L62 = CARRY(PB11_PHout[14] & !PB11_PHout[11] & !PB12L60 # !PB11_PHout[14] & (!PB12L60 # !PB11_PHout[11]));


--PB13_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[10]
--operation mode is arithmetic

PB13_PHout[10]_carry_eqn = PB13L58;
PB13_PHout[10]_lut_out = PB12_PHout[10] $ PB12_PHout[14] $ !PB13_PHout[10]_carry_eqn;
PB13_PHout[10] = DFFEAS(PB13_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L60 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[10]~227
--operation mode is arithmetic

PB13L60 = CARRY(PB12_PHout[10] & (PB12_PHout[14] # !PB13L58) # !PB12_PHout[10] & PB12_PHout[14] & !PB13L58);


--PB14_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[9]
--operation mode is arithmetic

PB14_PHout[9]_carry_eqn = PB14L56;
PB14_PHout[9]_lut_out = PB13_PHout[9] $ PB13_PHout[14] $ PB14_PHout[9]_carry_eqn;
PB14_PHout[9] = DFFEAS(PB14_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L58 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[9]~245
--operation mode is arithmetic

PB14L58 = CARRY(PB13_PHout[9] & !PB13_PHout[14] & !PB14L56 # !PB13_PHout[9] & (!PB14L56 # !PB13_PHout[14]));


--PB15L45 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~157
--operation mode is arithmetic

PB15L45 = CARRY(PB14_PHout[8] & (PB14_PHout[14] # !PB15L46) # !PB14_PHout[8] & PB14_PHout[14] & !PB15L46);


--PB10L91 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1826
--operation mode is normal

PB10L91_carry_eqn = PB10L96;
PB10L91 = PB9_PHout[14] $ (!PB10L91_carry_eqn);


--PB10L92 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1831
--operation mode is normal

PB10L92_carry_eqn = PB10L98;
PB10L92 = PB9_PHout[14] $ (PB10L92_carry_eqn);


--PB9_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]
--operation mode is normal

PB9_PHout[14]_carry_eqn = PB9L66;
PB9_PHout[14]_lut_out = !PB9_PHout[14]_carry_eqn;
PB9_PHout[14] = DFFEAS(PB9_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB9_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[17]
--operation mode is normal

PB9_Qout[17]_carry_eqn = PB9L103;
PB9_Qout[17]_lut_out = PB9L105 $ PB8_Qout[17] $ !PB9_Qout[17]_carry_eqn;
PB9_Qout[17] = DFFEAS(PB9_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB10L93 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1836
--operation mode is normal

PB10L93 = PB9_PHout[14] $ PB9_Qout[17];


--PB9_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[17]
--operation mode is normal

PB9_Iout[17]_carry_eqn = PB9L36;
PB9_Iout[17]_lut_out = PB9L106 $ PB8_Iout[17] $ !PB9_Iout[17]_carry_eqn;
PB9_Iout[17] = DFFEAS(PB9_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB10L94 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1837
--operation mode is normal

PB10L94 = PB9_PHout[14] $ PB9_Iout[17];


--PB9_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[16]
--operation mode is arithmetic

PB9_Iout[16]_carry_eqn = PB9L34;
PB9_Iout[16]_lut_out = PB9L106 $ PB8_Iout[16] $ PB9_Iout[16]_carry_eqn;
PB9_Iout[16] = DFFEAS(PB9_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L36 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[16]~265
--operation mode is arithmetic

PB9L36 = CARRY(PB9L106 & !PB8_Iout[16] & !PB9L34 # !PB9L106 & (!PB9L34 # !PB8_Iout[16]));


--PB10_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[15]
--operation mode is arithmetic

PB10_Iout[15]_carry_eqn = PB10L32;
PB10_Iout[15]_lut_out = PB10L93 $ PB9_Iout[15] $ !PB10_Iout[15]_carry_eqn;
PB10_Iout[15] = DFFEAS(PB10_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L34 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[15]~267
--operation mode is arithmetic

PB10L34 = CARRY(PB10L93 & (PB9_Iout[15] # !PB10L32) # !PB10L93 & PB9_Iout[15] & !PB10L32);


--PB11_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[14]
--operation mode is arithmetic

PB11_Iout[14]_carry_eqn = PB11L30;
PB11_Iout[14]_lut_out = PB11L94 $ PB10_Iout[14] $ PB11_Iout[14]_carry_eqn;
PB11_Iout[14] = DFFEAS(PB11_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L32 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[14]~271
--operation mode is arithmetic

PB11L32 = CARRY(PB11L94 & !PB10_Iout[14] & !PB11L30 # !PB11L94 & (!PB11L30 # !PB10_Iout[14]));


--PB12_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[13]
--operation mode is arithmetic

PB12_Iout[13]_carry_eqn = PB12L28;
PB12_Iout[13]_lut_out = PB12L105 $ PB11_Iout[13] $ !PB12_Iout[13]_carry_eqn;
PB12_Iout[13] = DFFEAS(PB12_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L30 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[13]~275
--operation mode is arithmetic

PB12L30 = CARRY(PB12L105 & (PB11_Iout[13] # !PB12L28) # !PB12L105 & PB11_Iout[13] & !PB12L28);


--PB13_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[12]
--operation mode is arithmetic

PB13_Iout[12]_carry_eqn = PB13L26;
PB13_Iout[12]_lut_out = PB13L106 $ PB12_Iout[12] $ PB13_Iout[12]_carry_eqn;
PB13_Iout[12] = DFFEAS(PB13_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L28 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[12]~279
--operation mode is arithmetic

PB13L28 = CARRY(PB13L106 & !PB12_Iout[12] & !PB13L26 # !PB13L106 & (!PB13L26 # !PB12_Iout[12]));


--PB14_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[11]
--operation mode is arithmetic

PB14_Iout[11]_carry_eqn = PB14L24;
PB14_Iout[11]_lut_out = PB14L105 $ PB13_Iout[11] $ !PB14_Iout[11]_carry_eqn;
PB14_Iout[11] = DFFEAS(PB14_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L26 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[11]~283
--operation mode is arithmetic

PB14L26 = CARRY(PB14L105 & (PB13_Iout[11] # !PB14L24) # !PB14L105 & PB13_Iout[11] & !PB14L24);


--PB15_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[10]
--operation mode is arithmetic

PB15_Iout[10]_carry_eqn = PB15L22;
PB15_Iout[10]_lut_out = PB15L92 $ PB14_Iout[10] $ PB15_Iout[10]_carry_eqn;
PB15_Iout[10] = DFFEAS(PB15_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L24 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[10]~287
--operation mode is arithmetic

PB15L24 = CARRY(PB15L92 & !PB14_Iout[10] & !PB15L22 # !PB15L92 & (!PB15L22 # !PB14_Iout[10]));


--PB16_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[9]
--operation mode is arithmetic

PB16_Iout[9]_carry_eqn = PB16L19;
PB16_Iout[9]_lut_out = PB16L69 $ PB15_Iout[9] $ !PB16_Iout[9]_carry_eqn;
PB16_Iout[9] = DFFEAS(PB16_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L21 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[9]~269
--operation mode is arithmetic

PB16L21 = CARRY(PB16L69 & (PB15_Iout[9] # !PB16L19) # !PB16L69 & PB15_Iout[9] & !PB16L19);


--PB9_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[16]
--operation mode is arithmetic

PB9_Qout[16]_carry_eqn = PB9L101;
PB9_Qout[16]_lut_out = PB9L105 $ PB8_Qout[16] $ PB9_Qout[16]_carry_eqn;
PB9_Qout[16] = DFFEAS(PB9_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L103 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[16]~263
--operation mode is arithmetic

PB9L103 = CARRY(PB9L105 & !PB8_Qout[16] & !PB9L101 # !PB9L105 & (!PB9L101 # !PB8_Qout[16]));


--PB10_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[15]
--operation mode is arithmetic

PB10_Qout[15]_carry_eqn = PB10L85;
PB10_Qout[15]_lut_out = PB10L94 $ PB9_Qout[15] $ !PB10_Qout[15]_carry_eqn;
PB10_Qout[15] = DFFEAS(PB10_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L87 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[15]~267
--operation mode is arithmetic

PB10L87 = CARRY(PB10L94 & (PB9_Qout[15] # !PB10L85) # !PB10L94 & PB9_Qout[15] & !PB10L85);


--PB11_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[14]
--operation mode is arithmetic

PB11_Qout[14]_carry_eqn = PB11L83;
PB11_Qout[14]_lut_out = PB11L93 $ PB10_Qout[14] $ PB11_Qout[14]_carry_eqn;
PB11_Qout[14] = DFFEAS(PB11_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L85 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[14]~271
--operation mode is arithmetic

PB11L85 = CARRY(PB11L93 & !PB10_Qout[14] & !PB11L83 # !PB11L93 & (!PB11L83 # !PB10_Qout[14]));


--PB12_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[13]
--operation mode is arithmetic

PB12_Qout[13]_carry_eqn = PB12L95;
PB12_Qout[13]_lut_out = PB12L106 $ PB11_Qout[13] $ !PB12_Qout[13]_carry_eqn;
PB12_Qout[13] = DFFEAS(PB12_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L97 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[13]~275
--operation mode is arithmetic

PB12L97 = CARRY(PB12L106 & (PB11_Qout[13] # !PB12L95) # !PB12L106 & PB11_Qout[13] & !PB12L95);


--PB13_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[12]
--operation mode is arithmetic

PB13_Qout[12]_carry_eqn = PB13L93;
PB13_Qout[12]_lut_out = PB13L105 $ PB12_Qout[12] $ PB13_Qout[12]_carry_eqn;
PB13_Qout[12] = DFFEAS(PB13_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L95 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[12]~279
--operation mode is arithmetic

PB13L95 = CARRY(PB13L105 & !PB12_Qout[12] & !PB13L93 # !PB13L105 & (!PB13L93 # !PB12_Qout[12]));


--PB14_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[11]
--operation mode is arithmetic

PB14_Qout[11]_carry_eqn = PB14L91;
PB14_Qout[11]_lut_out = PB14L106 $ PB13_Qout[11] $ !PB14_Qout[11]_carry_eqn;
PB14_Qout[11] = DFFEAS(PB14_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L93 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[11]~283
--operation mode is arithmetic

PB14L93 = CARRY(PB14L106 & (PB13_Qout[11] # !PB14L91) # !PB14L106 & PB13_Qout[11] & !PB14L91);


--PB15_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[10]
--operation mode is arithmetic

PB15_Qout[10]_carry_eqn = PB15L75;
PB15_Qout[10]_lut_out = PB15L91 $ PB14_Qout[10] $ PB15_Qout[10]_carry_eqn;
PB15_Qout[10] = DFFEAS(PB15_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L77 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[10]~287
--operation mode is arithmetic

PB15L77 = CARRY(PB15L91 & !PB14_Qout[10] & !PB15L75 # !PB15L91 & (!PB15L75 # !PB14_Qout[10]));


--PB16_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[9]
--operation mode is arithmetic

PB16_Qout[9]_carry_eqn = PB16L53;
PB16_Qout[9]_lut_out = PB16L70 $ PB15_Qout[9] $ !PB16_Qout[9]_carry_eqn;
PB16_Qout[9] = DFFEAS(PB16_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L55 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[9]~269
--operation mode is arithmetic

PB16L55 = CARRY(PB16L70 & (PB15_Qout[9] # !PB16L53) # !PB16L70 & PB15_Qout[9] & !PB16L53);


--C1_integrator[0][20] is cic_decim:cic_decim_i|integrator[0][20]
--operation mode is arithmetic

C1_integrator[0][20]_carry_eqn = C1L221;
C1_integrator[0][20]_lut_out = C1_integrator[0][20] $ PB16_Iout[16] $ !C1_integrator[0][20]_carry_eqn;
C1_integrator[0][20] = DFFEAS(C1_integrator[0][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L223 is cic_decim:cic_decim_i|integrator[0][20]~2889
--operation mode is arithmetic

C1L223 = CARRY(C1_integrator[0][20] & (PB16_Iout[16] # !C1L221) # !C1_integrator[0][20] & PB16_Iout[16] & !C1L221);


--C1_integrator[1][19] is cic_decim:cic_decim_i|integrator[1][19]
--operation mode is arithmetic

C1_integrator[1][19]_carry_eqn = C1L307;
C1_integrator[1][19]_lut_out = C1_integrator[1][19] $ C1_integrator[0][19] $ C1_integrator[1][19]_carry_eqn;
C1_integrator[1][19] = DFFEAS(C1_integrator[1][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L309 is cic_decim:cic_decim_i|integrator[1][19]~2893
--operation mode is arithmetic

C1L309 = CARRY(C1_integrator[1][19] & !C1_integrator[0][19] & !C1L307 # !C1_integrator[1][19] & (!C1L307 # !C1_integrator[0][19]));


--C1_integrator[2][18] is cic_decim:cic_decim_i|integrator[2][18]
--operation mode is arithmetic

C1_integrator[2][18]_carry_eqn = C1L393;
C1_integrator[2][18]_lut_out = C1_integrator[2][18] $ C1_integrator[1][18] $ !C1_integrator[2][18]_carry_eqn;
C1_integrator[2][18] = DFFEAS(C1_integrator[2][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L395 is cic_decim:cic_decim_i|integrator[2][18]~2897
--operation mode is arithmetic

C1L395 = CARRY(C1_integrator[2][18] & (C1_integrator[1][18] # !C1L393) # !C1_integrator[2][18] & C1_integrator[1][18] & !C1L393);


--C1_integrator[3][17] is cic_decim:cic_decim_i|integrator[3][17]
--operation mode is arithmetic

C1_integrator[3][17]_carry_eqn = C1L479;
C1_integrator[3][17]_lut_out = C1_integrator[3][17] $ C1_integrator[2][17] $ C1_integrator[3][17]_carry_eqn;
C1_integrator[3][17] = DFFEAS(C1_integrator[3][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L481 is cic_decim:cic_decim_i|integrator[3][17]~2901
--operation mode is arithmetic

C1L481 = CARRY(C1_integrator[3][17] & !C1_integrator[2][17] & !C1L479 # !C1_integrator[3][17] & (!C1L479 # !C1_integrator[2][17]));


--C1_differentiator[0][16] is cic_decim:cic_decim_i|differentiator[0][16]
--operation mode is normal

C1_differentiator[0][16]_lut_out = clk_enable & C1_sampler[16];
C1_differentiator[0][16] = DFFEAS(C1_differentiator[0][16]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[16] is cic_decim:cic_decim_i|sampler[16]
--operation mode is normal

C1_sampler[16]_lut_out = C1_integrator[3][16] & clk_enable;
C1_sampler[16] = DFFEAS(C1_sampler[16]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][15] is cic_decim:cic_decim_i|pipeline[0][15]
--operation mode is arithmetic

C1_pipeline[0][15]_carry_eqn = C1L563;
C1_pipeline[0][15]_lut_out = C1_differentiator[0][15] $ C1_sampler[15] $ !C1_pipeline[0][15]_carry_eqn;
C1_pipeline[0][15] = DFFEAS(C1_pipeline[0][15]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L565 is cic_decim:cic_decim_i|pipeline[0][15]~2680
--operation mode is arithmetic

C1L565 = CARRY(C1_differentiator[0][15] & (!C1L563 # !C1_sampler[15]) # !C1_differentiator[0][15] & !C1_sampler[15] & !C1L563);


--C1_differentiator[1][15] is cic_decim:cic_decim_i|differentiator[1][15]
--operation mode is normal

C1_differentiator[1][15]_lut_out = C1_pipeline[0][15] & clk_enable;
C1_differentiator[1][15] = DFFEAS(C1_differentiator[1][15]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][14] is cic_decim:cic_decim_i|pipeline[1][14]
--operation mode is arithmetic

C1_pipeline[1][14]_carry_eqn = C1L649;
C1_pipeline[1][14]_lut_out = C1_differentiator[1][14] $ C1_pipeline[0][14] $ C1_pipeline[1][14]_carry_eqn;
C1_pipeline[1][14] = DFFEAS(C1_pipeline[1][14]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L651 is cic_decim:cic_decim_i|pipeline[1][14]~2684
--operation mode is arithmetic

C1L651 = CARRY(C1_differentiator[1][14] & C1_pipeline[0][14] & !C1L649 # !C1_differentiator[1][14] & (C1_pipeline[0][14] # !C1L649));


--C1_differentiator[2][14] is cic_decim:cic_decim_i|differentiator[2][14]
--operation mode is normal

C1_differentiator[2][14]_lut_out = C1_pipeline[1][14] & clk_enable;
C1_differentiator[2][14] = DFFEAS(C1_differentiator[2][14]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][13] is cic_decim:cic_decim_i|pipeline[2][13]
--operation mode is arithmetic

C1_pipeline[2][13]_carry_eqn = C1L735;
C1_pipeline[2][13]_lut_out = C1_differentiator[2][13] $ C1_pipeline[1][13] $ !C1_pipeline[2][13]_carry_eqn;
C1_pipeline[2][13] = DFFEAS(C1_pipeline[2][13]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L737 is cic_decim:cic_decim_i|pipeline[2][13]~2688
--operation mode is arithmetic

C1L737 = CARRY(C1_differentiator[2][13] & (!C1L735 # !C1_pipeline[1][13]) # !C1_differentiator[2][13] & !C1_pipeline[1][13] & !C1L735);


--C1_differentiator[3][13] is cic_decim:cic_decim_i|differentiator[3][13]
--operation mode is normal

C1_differentiator[3][13]_lut_out = C1_pipeline[2][13] & clk_enable;
C1_differentiator[3][13] = DFFEAS(C1_differentiator[3][13]_lut_out, clock, VCC, , C2L760, , , , );


--C1L815 is cic_decim:cic_decim_i|pipeline[3][28]~2693
--operation mode is arithmetic

C1L815 = CARRY(C1_differentiator[3][12] & C1_pipeline[2][12] & !C1L816 # !C1_differentiator[3][12] & (C1_pipeline[2][12] # !C1L816));


--C2_integrator[0][20] is cic_decim:cic_decim_q|integrator[0][20]
--operation mode is arithmetic

C2_integrator[0][20]_carry_eqn = C2L221;
C2_integrator[0][20]_lut_out = C2_integrator[0][20] $ PB16_Qout[16] $ !C2_integrator[0][20]_carry_eqn;
C2_integrator[0][20] = DFFEAS(C2_integrator[0][20]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L223 is cic_decim:cic_decim_q|integrator[0][20]~2904
--operation mode is arithmetic

C2L223 = CARRY(C2_integrator[0][20] & (PB16_Qout[16] # !C2L221) # !C2_integrator[0][20] & PB16_Qout[16] & !C2L221);


--C2_integrator[1][19] is cic_decim:cic_decim_q|integrator[1][19]
--operation mode is arithmetic

C2_integrator[1][19]_carry_eqn = C2L307;
C2_integrator[1][19]_lut_out = C2_integrator[1][19] $ C2_integrator[0][19] $ C2_integrator[1][19]_carry_eqn;
C2_integrator[1][19] = DFFEAS(C2_integrator[1][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L309 is cic_decim:cic_decim_q|integrator[1][19]~2908
--operation mode is arithmetic

C2L309 = CARRY(C2_integrator[1][19] & !C2_integrator[0][19] & !C2L307 # !C2_integrator[1][19] & (!C2L307 # !C2_integrator[0][19]));


--C2_integrator[2][18] is cic_decim:cic_decim_q|integrator[2][18]
--operation mode is arithmetic

C2_integrator[2][18]_carry_eqn = C2L393;
C2_integrator[2][18]_lut_out = C2_integrator[2][18] $ C2_integrator[1][18] $ !C2_integrator[2][18]_carry_eqn;
C2_integrator[2][18] = DFFEAS(C2_integrator[2][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L395 is cic_decim:cic_decim_q|integrator[2][18]~2912
--operation mode is arithmetic

C2L395 = CARRY(C2_integrator[2][18] & (C2_integrator[1][18] # !C2L393) # !C2_integrator[2][18] & C2_integrator[1][18] & !C2L393);


--C2_integrator[3][17] is cic_decim:cic_decim_q|integrator[3][17]
--operation mode is arithmetic

C2_integrator[3][17]_carry_eqn = C2L480;
C2_integrator[3][17]_lut_out = C2_integrator[3][17] $ C2_integrator[2][17] $ C2_integrator[3][17]_carry_eqn;
C2_integrator[3][17] = DFFEAS(C2_integrator[3][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L482 is cic_decim:cic_decim_q|integrator[3][17]~2916
--operation mode is arithmetic

C2L482 = CARRY(C2_integrator[3][17] & !C2_integrator[2][17] & !C2L480 # !C2_integrator[3][17] & (!C2L480 # !C2_integrator[2][17]));


--C2_differentiator[0][16] is cic_decim:cic_decim_q|differentiator[0][16]
--operation mode is normal

C2_differentiator[0][16]_lut_out = clk_enable & C2_sampler[16];
C2_differentiator[0][16] = DFFEAS(C2_differentiator[0][16]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[16] is cic_decim:cic_decim_q|sampler[16]
--operation mode is normal

C2_sampler[16]_lut_out = C2_integrator[3][16] & clk_enable;
C2_sampler[16] = DFFEAS(C2_sampler[16]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][15] is cic_decim:cic_decim_q|pipeline[0][15]
--operation mode is arithmetic

C2_pipeline[0][15]_carry_eqn = C2L564;
C2_pipeline[0][15]_lut_out = C2_differentiator[0][15] $ C2_sampler[15] $ !C2_pipeline[0][15]_carry_eqn;
C2_pipeline[0][15] = DFFEAS(C2_pipeline[0][15]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L566 is cic_decim:cic_decim_q|pipeline[0][15]~2695
--operation mode is arithmetic

C2L566 = CARRY(C2_differentiator[0][15] & (!C2L564 # !C2_sampler[15]) # !C2_differentiator[0][15] & !C2_sampler[15] & !C2L564);


--C2_differentiator[1][15] is cic_decim:cic_decim_q|differentiator[1][15]
--operation mode is normal

C2_differentiator[1][15]_lut_out = C2_pipeline[0][15] & clk_enable;
C2_differentiator[1][15] = DFFEAS(C2_differentiator[1][15]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][14] is cic_decim:cic_decim_q|pipeline[1][14]
--operation mode is arithmetic

C2_pipeline[1][14]_carry_eqn = C2L650;
C2_pipeline[1][14]_lut_out = C2_differentiator[1][14] $ C2_pipeline[0][14] $ C2_pipeline[1][14]_carry_eqn;
C2_pipeline[1][14] = DFFEAS(C2_pipeline[1][14]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L652 is cic_decim:cic_decim_q|pipeline[1][14]~2699
--operation mode is arithmetic

C2L652 = CARRY(C2_differentiator[1][14] & C2_pipeline[0][14] & !C2L650 # !C2_differentiator[1][14] & (C2_pipeline[0][14] # !C2L650));


--C2_differentiator[2][14] is cic_decim:cic_decim_q|differentiator[2][14]
--operation mode is normal

C2_differentiator[2][14]_lut_out = C2_pipeline[1][14] & clk_enable;
C2_differentiator[2][14] = DFFEAS(C2_differentiator[2][14]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][13] is cic_decim:cic_decim_q|pipeline[2][13]
--operation mode is arithmetic

C2_pipeline[2][13]_carry_eqn = C2L736;
C2_pipeline[2][13]_lut_out = C2_differentiator[2][13] $ C2_pipeline[1][13] $ !C2_pipeline[2][13]_carry_eqn;
C2_pipeline[2][13] = DFFEAS(C2_pipeline[2][13]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L738 is cic_decim:cic_decim_q|pipeline[2][13]~2703
--operation mode is arithmetic

C2L738 = CARRY(C2_differentiator[2][13] & (!C2L736 # !C2_pipeline[1][13]) # !C2_differentiator[2][13] & !C2_pipeline[1][13] & !C2L736);


--C2_differentiator[3][13] is cic_decim:cic_decim_q|differentiator[3][13]
--operation mode is normal

C2_differentiator[3][13]_lut_out = C2_pipeline[2][13] & clk_enable;
C2_differentiator[3][13] = DFFEAS(C2_differentiator[3][13]_lut_out, clock, VCC, , C2L760, , , , );


--C2L817 is cic_decim:cic_decim_q|pipeline[3][28]~2708
--operation mode is arithmetic

C2L817 = CARRY(C2_differentiator[3][12] & C2_pipeline[2][12] & !C2L818 # !C2_differentiator[3][12] & (C2_pipeline[2][12] # !C2L818));


--PB10_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[13]
--operation mode is normal

PB10_PHout[13]_lut_out = PB9_PHout[14] & (PB10L97) # !PB9_PHout[14] & PB10L95;
PB10_PHout[13] = DFFEAS(PB10_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L99 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1834
--operation mode is arithmetic

PB11L99_carry_eqn = PB11L104;
PB11L99 = PB10_PHout[12] $ (PB11L99_carry_eqn);

--PB11L100 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1836
--operation mode is arithmetic

PB11L100 = CARRY(!PB11L104 # !PB10_PHout[12]);


--PB11L101 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1839
--operation mode is arithmetic

PB11L101_carry_eqn = PB11L106;
PB11L101 = PB10_PHout[12] $ (!PB11L101_carry_eqn);

--PB11L102 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1841
--operation mode is arithmetic

PB11L102 = CARRY(!PB10_PHout[12] & (!PB11L106));


--PB11_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[11]
--operation mode is normal

PB11_PHout[11]_lut_out = PB10_PHout[14] & (PB11L105) # !PB10_PHout[14] & PB11L103;
PB11_PHout[11] = DFFEAS(PB11_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[10]
--operation mode is arithmetic

PB12_PHout[10]_carry_eqn = PB12L58;
PB12_PHout[10]_lut_out = PB11_PHout[14] $ PB11_PHout[10] $ !PB12_PHout[10]_carry_eqn;
PB12_PHout[10] = DFFEAS(PB12_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L60 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[10]~227
--operation mode is arithmetic

PB12L60 = CARRY(PB11_PHout[14] & (PB11_PHout[10] # !PB12L58) # !PB11_PHout[14] & PB11_PHout[10] & !PB12L58);


--PB13_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[9]
--operation mode is arithmetic

PB13_PHout[9]_carry_eqn = PB13L56;
PB13_PHout[9]_lut_out = PB12_PHout[9] $ PB12_PHout[14] $ PB13_PHout[9]_carry_eqn;
PB13_PHout[9] = DFFEAS(PB13_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L58 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[9]~231
--operation mode is arithmetic

PB13L58 = CARRY(PB12_PHout[9] & !PB12_PHout[14] & !PB13L56 # !PB12_PHout[9] & (!PB13L56 # !PB12_PHout[14]));


--PB14_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[8]
--operation mode is arithmetic

PB14_PHout[8]_carry_eqn = PB14L54;
PB14_PHout[8]_lut_out = PB13_PHout[8] $ PB13_PHout[14] $ !PB14_PHout[8]_carry_eqn;
PB14_PHout[8] = DFFEAS(PB14_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L56 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[8]~249
--operation mode is arithmetic

PB14L56 = CARRY(PB13_PHout[8] & (PB13_PHout[14] # !PB14L54) # !PB13_PHout[8] & PB13_PHout[14] & !PB14L54);


--PB15L46 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~162
--operation mode is arithmetic

PB15L46 = CARRY(PB14_PHout[7] & !PB14_PHout[14] & !PB15L47 # !PB14_PHout[7] & (!PB15L47 # !PB14_PHout[14]));


--PB10L95 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1838
--operation mode is arithmetic

PB10L95_carry_eqn = PB10L100;
PB10L95 = PB9_PHout[13] $ (PB10L95_carry_eqn);

--PB10L96 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1840
--operation mode is arithmetic

PB10L96 = CARRY(!PB10L100 # !PB9_PHout[13]);


--PB10L97 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1843
--operation mode is arithmetic

PB10L97_carry_eqn = PB10L102;
PB10L97 = PB9_PHout[13] $ (!PB10L97_carry_eqn);

--PB10L98 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1845
--operation mode is arithmetic

PB10L98 = CARRY(!PB9_PHout[13] & (!PB10L102));


--PB9_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[13]
--operation mode is arithmetic

PB9_PHout[13]_carry_eqn = PB9L64;
PB9_PHout[13]_lut_out = PB8_PHout[13] $ PB8_PHout[14] $ PB9_PHout[13]_carry_eqn;
PB9_PHout[13] = DFFEAS(PB9_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L66 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[13]~215
--operation mode is arithmetic

PB9L66 = CARRY(PB8_PHout[13] & !PB8_PHout[14] & !PB9L64 # !PB8_PHout[13] & (!PB9L64 # !PB8_PHout[14]));


--PB8_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[14]
--operation mode is normal

PB8_PHout[14]_carry_eqn = PB8L66;
PB8_PHout[14]_lut_out = !PB8_PHout[14]_carry_eqn;
PB8_PHout[14] = DFFEAS(PB8_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB8_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[17]
--operation mode is normal

PB8_Iout[17]_carry_eqn = PB8L36;
PB8_Iout[17]_lut_out = PB8L105 $ PB7_Iout[17] $ !PB8_Iout[17]_carry_eqn;
PB8_Iout[17] = DFFEAS(PB8_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB9L105 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1846
--operation mode is normal

PB9L105 = PB8_PHout[14] $ PB8_Iout[17];


--PB8_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[17]
--operation mode is normal

PB8_Qout[17]_carry_eqn = PB8L103;
PB8_Qout[17]_lut_out = PB8L106 $ PB7_Qout[17] $ !PB8_Qout[17]_carry_eqn;
PB8_Qout[17] = DFFEAS(PB8_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB9L106 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1847
--operation mode is normal

PB9L106 = PB8_PHout[14] $ PB8_Qout[17];


--PB8_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[16]
--operation mode is arithmetic

PB8_Iout[16]_carry_eqn = PB8L34;
PB8_Iout[16]_lut_out = PB8L105 $ PB7_Iout[16] $ PB8_Iout[16]_carry_eqn;
PB8_Iout[16] = DFFEAS(PB8_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L36 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[16]~263
--operation mode is arithmetic

PB8L36 = CARRY(PB8L105 & !PB7_Iout[16] & !PB8L34 # !PB8L105 & (!PB8L34 # !PB7_Iout[16]));


--PB9_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[15]
--operation mode is arithmetic

PB9_Iout[15]_carry_eqn = PB9L32;
PB9_Iout[15]_lut_out = PB9L106 $ PB8_Iout[15] $ !PB9_Iout[15]_carry_eqn;
PB9_Iout[15] = DFFEAS(PB9_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L34 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[15]~269
--operation mode is arithmetic

PB9L34 = CARRY(PB9L106 & (PB8_Iout[15] # !PB9L32) # !PB9L106 & PB8_Iout[15] & !PB9L32);


--PB10_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[14]
--operation mode is arithmetic

PB10_Iout[14]_carry_eqn = PB10L30;
PB10_Iout[14]_lut_out = PB10L93 $ PB9_Iout[14] $ PB10_Iout[14]_carry_eqn;
PB10_Iout[14] = DFFEAS(PB10_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L32 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[14]~271
--operation mode is arithmetic

PB10L32 = CARRY(PB10L93 & !PB9_Iout[14] & !PB10L30 # !PB10L93 & (!PB10L30 # !PB9_Iout[14]));


--PB11_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[13]
--operation mode is arithmetic

PB11_Iout[13]_carry_eqn = PB11L28;
PB11_Iout[13]_lut_out = PB11L94 $ PB10_Iout[13] $ !PB11_Iout[13]_carry_eqn;
PB11_Iout[13] = DFFEAS(PB11_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L30 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[13]~275
--operation mode is arithmetic

PB11L30 = CARRY(PB11L94 & (PB10_Iout[13] # !PB11L28) # !PB11L94 & PB10_Iout[13] & !PB11L28);


--PB12_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[12]
--operation mode is arithmetic

PB12_Iout[12]_carry_eqn = PB12L26;
PB12_Iout[12]_lut_out = PB12L105 $ PB11_Iout[12] $ PB12_Iout[12]_carry_eqn;
PB12_Iout[12] = DFFEAS(PB12_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L28 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[12]~279
--operation mode is arithmetic

PB12L28 = CARRY(PB12L105 & !PB11_Iout[12] & !PB12L26 # !PB12L105 & (!PB12L26 # !PB11_Iout[12]));


--PB13_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[11]
--operation mode is arithmetic

PB13_Iout[11]_carry_eqn = PB13L24;
PB13_Iout[11]_lut_out = PB13L106 $ PB12_Iout[11] $ !PB13_Iout[11]_carry_eqn;
PB13_Iout[11] = DFFEAS(PB13_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L26 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[11]~283
--operation mode is arithmetic

PB13L26 = CARRY(PB13L106 & (PB12_Iout[11] # !PB13L24) # !PB13L106 & PB12_Iout[11] & !PB13L24);


--PB14_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[10]
--operation mode is arithmetic

PB14_Iout[10]_carry_eqn = PB14L22;
PB14_Iout[10]_lut_out = PB14L105 $ PB13_Iout[10] $ PB14_Iout[10]_carry_eqn;
PB14_Iout[10] = DFFEAS(PB14_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L24 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[10]~287
--operation mode is arithmetic

PB14L24 = CARRY(PB14L105 & !PB13_Iout[10] & !PB14L22 # !PB14L105 & (!PB14L22 # !PB13_Iout[10]));


--PB15_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[9]
--operation mode is arithmetic

PB15_Iout[9]_carry_eqn = PB15L20;
PB15_Iout[9]_lut_out = PB15L92 $ PB14_Iout[9] $ !PB15_Iout[9]_carry_eqn;
PB15_Iout[9] = DFFEAS(PB15_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L22 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[9]~291
--operation mode is arithmetic

PB15L22 = CARRY(PB15L92 & (PB14_Iout[9] # !PB15L20) # !PB15L92 & PB14_Iout[9] & !PB15L20);


--PB16_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[8]
--operation mode is arithmetic

PB16_Iout[8]_carry_eqn = PB16L17;
PB16_Iout[8]_lut_out = PB16L69 $ PB15_Iout[8] $ PB16_Iout[8]_carry_eqn;
PB16_Iout[8] = DFFEAS(PB16_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L19 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[8]~273
--operation mode is arithmetic

PB16L19 = CARRY(PB16L69 & !PB15_Iout[8] & !PB16L17 # !PB16L69 & (!PB16L17 # !PB15_Iout[8]));


--PB8_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[16]
--operation mode is arithmetic

PB8_Qout[16]_carry_eqn = PB8L101;
PB8_Qout[16]_lut_out = PB8L106 $ PB7_Qout[16] $ PB8_Qout[16]_carry_eqn;
PB8_Qout[16] = DFFEAS(PB8_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L103 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[16]~263
--operation mode is arithmetic

PB8L103 = CARRY(PB8L106 & !PB7_Qout[16] & !PB8L101 # !PB8L106 & (!PB8L101 # !PB7_Qout[16]));


--PB9_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[15]
--operation mode is arithmetic

PB9_Qout[15]_carry_eqn = PB9L99;
PB9_Qout[15]_lut_out = PB9L105 $ PB8_Qout[15] $ !PB9_Qout[15]_carry_eqn;
PB9_Qout[15] = DFFEAS(PB9_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L101 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[15]~267
--operation mode is arithmetic

PB9L101 = CARRY(PB9L105 & (PB8_Qout[15] # !PB9L99) # !PB9L105 & PB8_Qout[15] & !PB9L99);


--PB10_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[14]
--operation mode is arithmetic

PB10_Qout[14]_carry_eqn = PB10L83;
PB10_Qout[14]_lut_out = PB10L94 $ PB9_Qout[14] $ PB10_Qout[14]_carry_eqn;
PB10_Qout[14] = DFFEAS(PB10_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L85 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[14]~271
--operation mode is arithmetic

PB10L85 = CARRY(PB10L94 & !PB9_Qout[14] & !PB10L83 # !PB10L94 & (!PB10L83 # !PB9_Qout[14]));


--PB11_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[13]
--operation mode is arithmetic

PB11_Qout[13]_carry_eqn = PB11L81;
PB11_Qout[13]_lut_out = PB11L93 $ PB10_Qout[13] $ !PB11_Qout[13]_carry_eqn;
PB11_Qout[13] = DFFEAS(PB11_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L83 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[13]~275
--operation mode is arithmetic

PB11L83 = CARRY(PB11L93 & (PB10_Qout[13] # !PB11L81) # !PB11L93 & PB10_Qout[13] & !PB11L81);


--PB12_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[12]
--operation mode is arithmetic

PB12_Qout[12]_carry_eqn = PB12L93;
PB12_Qout[12]_lut_out = PB12L106 $ PB11_Qout[12] $ PB12_Qout[12]_carry_eqn;
PB12_Qout[12] = DFFEAS(PB12_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L95 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[12]~279
--operation mode is arithmetic

PB12L95 = CARRY(PB12L106 & !PB11_Qout[12] & !PB12L93 # !PB12L106 & (!PB12L93 # !PB11_Qout[12]));


--PB13_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[11]
--operation mode is arithmetic

PB13_Qout[11]_carry_eqn = PB13L91;
PB13_Qout[11]_lut_out = PB13L105 $ PB12_Qout[11] $ !PB13_Qout[11]_carry_eqn;
PB13_Qout[11] = DFFEAS(PB13_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L93 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[11]~283
--operation mode is arithmetic

PB13L93 = CARRY(PB13L105 & (PB12_Qout[11] # !PB13L91) # !PB13L105 & PB12_Qout[11] & !PB13L91);


--PB14_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[10]
--operation mode is arithmetic

PB14_Qout[10]_carry_eqn = PB14L89;
PB14_Qout[10]_lut_out = PB14L106 $ PB13_Qout[10] $ PB14_Qout[10]_carry_eqn;
PB14_Qout[10] = DFFEAS(PB14_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L91 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[10]~287
--operation mode is arithmetic

PB14L91 = CARRY(PB14L106 & !PB13_Qout[10] & !PB14L89 # !PB14L106 & (!PB14L89 # !PB13_Qout[10]));


--PB15_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[9]
--operation mode is arithmetic

PB15_Qout[9]_carry_eqn = PB15L73;
PB15_Qout[9]_lut_out = PB15L91 $ PB14_Qout[9] $ !PB15_Qout[9]_carry_eqn;
PB15_Qout[9] = DFFEAS(PB15_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L75 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[9]~291
--operation mode is arithmetic

PB15L75 = CARRY(PB15L91 & (PB14_Qout[9] # !PB15L73) # !PB15L91 & PB14_Qout[9] & !PB15L73);


--PB16_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[8]
--operation mode is arithmetic

PB16_Qout[8]_carry_eqn = PB16L51;
PB16_Qout[8]_lut_out = PB16L70 $ PB15_Qout[8] $ PB16_Qout[8]_carry_eqn;
PB16_Qout[8] = DFFEAS(PB16_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L53 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[8]~273
--operation mode is arithmetic

PB16L53 = CARRY(PB16L70 & !PB15_Qout[8] & !PB16L51 # !PB16L70 & (!PB16L51 # !PB15_Qout[8]));


--C1_integrator[0][19] is cic_decim:cic_decim_i|integrator[0][19]
--operation mode is arithmetic

C1_integrator[0][19]_carry_eqn = C1L219;
C1_integrator[0][19]_lut_out = C1_integrator[0][19] $ PB16_Iout[16] $ C1_integrator[0][19]_carry_eqn;
C1_integrator[0][19] = DFFEAS(C1_integrator[0][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L221 is cic_decim:cic_decim_i|integrator[0][19]~2905
--operation mode is arithmetic

C1L221 = CARRY(C1_integrator[0][19] & !PB16_Iout[16] & !C1L219 # !C1_integrator[0][19] & (!C1L219 # !PB16_Iout[16]));


--C1_integrator[1][18] is cic_decim:cic_decim_i|integrator[1][18]
--operation mode is arithmetic

C1_integrator[1][18]_carry_eqn = C1L305;
C1_integrator[1][18]_lut_out = C1_integrator[1][18] $ C1_integrator[0][18] $ !C1_integrator[1][18]_carry_eqn;
C1_integrator[1][18] = DFFEAS(C1_integrator[1][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L307 is cic_decim:cic_decim_i|integrator[1][18]~2909
--operation mode is arithmetic

C1L307 = CARRY(C1_integrator[1][18] & (C1_integrator[0][18] # !C1L305) # !C1_integrator[1][18] & C1_integrator[0][18] & !C1L305);


--C1_integrator[2][17] is cic_decim:cic_decim_i|integrator[2][17]
--operation mode is arithmetic

C1_integrator[2][17]_carry_eqn = C1L391;
C1_integrator[2][17]_lut_out = C1_integrator[2][17] $ C1_integrator[1][17] $ C1_integrator[2][17]_carry_eqn;
C1_integrator[2][17] = DFFEAS(C1_integrator[2][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L393 is cic_decim:cic_decim_i|integrator[2][17]~2913
--operation mode is arithmetic

C1L393 = CARRY(C1_integrator[2][17] & !C1_integrator[1][17] & !C1L391 # !C1_integrator[2][17] & (!C1L391 # !C1_integrator[1][17]));


--C1_integrator[3][16] is cic_decim:cic_decim_i|integrator[3][16]
--operation mode is arithmetic

C1_integrator[3][16]_carry_eqn = C1L477;
C1_integrator[3][16]_lut_out = C1_integrator[3][16] $ C1_integrator[2][16] $ !C1_integrator[3][16]_carry_eqn;
C1_integrator[3][16] = DFFEAS(C1_integrator[3][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L479 is cic_decim:cic_decim_i|integrator[3][16]~2917
--operation mode is arithmetic

C1L479 = CARRY(C1_integrator[3][16] & (C1_integrator[2][16] # !C1L477) # !C1_integrator[3][16] & C1_integrator[2][16] & !C1L477);


--C1_differentiator[0][15] is cic_decim:cic_decim_i|differentiator[0][15]
--operation mode is normal

C1_differentiator[0][15]_lut_out = clk_enable & C1_sampler[15];
C1_differentiator[0][15] = DFFEAS(C1_differentiator[0][15]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[15] is cic_decim:cic_decim_i|sampler[15]
--operation mode is normal

C1_sampler[15]_lut_out = C1_integrator[3][15] & clk_enable;
C1_sampler[15] = DFFEAS(C1_sampler[15]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][14] is cic_decim:cic_decim_i|pipeline[0][14]
--operation mode is arithmetic

C1_pipeline[0][14]_carry_eqn = C1L561;
C1_pipeline[0][14]_lut_out = C1_differentiator[0][14] $ C1_sampler[14] $ C1_pipeline[0][14]_carry_eqn;
C1_pipeline[0][14] = DFFEAS(C1_pipeline[0][14]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L563 is cic_decim:cic_decim_i|pipeline[0][14]~2697
--operation mode is arithmetic

C1L563 = CARRY(C1_differentiator[0][14] & C1_sampler[14] & !C1L561 # !C1_differentiator[0][14] & (C1_sampler[14] # !C1L561));


--C1_differentiator[1][14] is cic_decim:cic_decim_i|differentiator[1][14]
--operation mode is normal

C1_differentiator[1][14]_lut_out = C1_pipeline[0][14] & clk_enable;
C1_differentiator[1][14] = DFFEAS(C1_differentiator[1][14]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][13] is cic_decim:cic_decim_i|pipeline[1][13]
--operation mode is arithmetic

C1_pipeline[1][13]_carry_eqn = C1L647;
C1_pipeline[1][13]_lut_out = C1_differentiator[1][13] $ C1_pipeline[0][13] $ !C1_pipeline[1][13]_carry_eqn;
C1_pipeline[1][13] = DFFEAS(C1_pipeline[1][13]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L649 is cic_decim:cic_decim_i|pipeline[1][13]~2701
--operation mode is arithmetic

C1L649 = CARRY(C1_differentiator[1][13] & (!C1L647 # !C1_pipeline[0][13]) # !C1_differentiator[1][13] & !C1_pipeline[0][13] & !C1L647);


--C1_differentiator[2][13] is cic_decim:cic_decim_i|differentiator[2][13]
--operation mode is normal

C1_differentiator[2][13]_lut_out = C1_pipeline[1][13] & clk_enable;
C1_differentiator[2][13] = DFFEAS(C1_differentiator[2][13]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][12] is cic_decim:cic_decim_i|pipeline[2][12]
--operation mode is arithmetic

C1_pipeline[2][12]_carry_eqn = C1L733;
C1_pipeline[2][12]_lut_out = C1_differentiator[2][12] $ C1_pipeline[1][12] $ C1_pipeline[2][12]_carry_eqn;
C1_pipeline[2][12] = DFFEAS(C1_pipeline[2][12]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L735 is cic_decim:cic_decim_i|pipeline[2][12]~2705
--operation mode is arithmetic

C1L735 = CARRY(C1_differentiator[2][12] & C1_pipeline[1][12] & !C1L733 # !C1_differentiator[2][12] & (C1_pipeline[1][12] # !C1L733));


--C1_differentiator[3][12] is cic_decim:cic_decim_i|differentiator[3][12]
--operation mode is normal

C1_differentiator[3][12]_lut_out = C1_pipeline[2][12] & clk_enable;
C1_differentiator[3][12] = DFFEAS(C1_differentiator[3][12]_lut_out, clock, VCC, , C2L760, , , , );


--C1L816 is cic_decim:cic_decim_i|pipeline[3][28]~2710
--operation mode is arithmetic

C1L816 = CARRY(C1_differentiator[3][11] & (!C1L817 # !C1_pipeline[2][11]) # !C1_differentiator[3][11] & !C1_pipeline[2][11] & !C1L817);


--C2_integrator[0][19] is cic_decim:cic_decim_q|integrator[0][19]
--operation mode is arithmetic

C2_integrator[0][19]_carry_eqn = C2L219;
C2_integrator[0][19]_lut_out = C2_integrator[0][19] $ PB16_Qout[16] $ C2_integrator[0][19]_carry_eqn;
C2_integrator[0][19] = DFFEAS(C2_integrator[0][19]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L221 is cic_decim:cic_decim_q|integrator[0][19]~2920
--operation mode is arithmetic

C2L221 = CARRY(C2_integrator[0][19] & !PB16_Qout[16] & !C2L219 # !C2_integrator[0][19] & (!C2L219 # !PB16_Qout[16]));


--C2_integrator[1][18] is cic_decim:cic_decim_q|integrator[1][18]
--operation mode is arithmetic

C2_integrator[1][18]_carry_eqn = C2L305;
C2_integrator[1][18]_lut_out = C2_integrator[1][18] $ C2_integrator[0][18] $ !C2_integrator[1][18]_carry_eqn;
C2_integrator[1][18] = DFFEAS(C2_integrator[1][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L307 is cic_decim:cic_decim_q|integrator[1][18]~2924
--operation mode is arithmetic

C2L307 = CARRY(C2_integrator[1][18] & (C2_integrator[0][18] # !C2L305) # !C2_integrator[1][18] & C2_integrator[0][18] & !C2L305);


--C2_integrator[2][17] is cic_decim:cic_decim_q|integrator[2][17]
--operation mode is arithmetic

C2_integrator[2][17]_carry_eqn = C2L391;
C2_integrator[2][17]_lut_out = C2_integrator[2][17] $ C2_integrator[1][17] $ C2_integrator[2][17]_carry_eqn;
C2_integrator[2][17] = DFFEAS(C2_integrator[2][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L393 is cic_decim:cic_decim_q|integrator[2][17]~2928
--operation mode is arithmetic

C2L393 = CARRY(C2_integrator[2][17] & !C2_integrator[1][17] & !C2L391 # !C2_integrator[2][17] & (!C2L391 # !C2_integrator[1][17]));


--C2_integrator[3][16] is cic_decim:cic_decim_q|integrator[3][16]
--operation mode is arithmetic

C2_integrator[3][16]_carry_eqn = C2L478;
C2_integrator[3][16]_lut_out = C2_integrator[3][16] $ C2_integrator[2][16] $ !C2_integrator[3][16]_carry_eqn;
C2_integrator[3][16] = DFFEAS(C2_integrator[3][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L480 is cic_decim:cic_decim_q|integrator[3][16]~2932
--operation mode is arithmetic

C2L480 = CARRY(C2_integrator[3][16] & (C2_integrator[2][16] # !C2L478) # !C2_integrator[3][16] & C2_integrator[2][16] & !C2L478);


--C2_differentiator[0][15] is cic_decim:cic_decim_q|differentiator[0][15]
--operation mode is normal

C2_differentiator[0][15]_lut_out = clk_enable & C2_sampler[15];
C2_differentiator[0][15] = DFFEAS(C2_differentiator[0][15]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[15] is cic_decim:cic_decim_q|sampler[15]
--operation mode is normal

C2_sampler[15]_lut_out = C2_integrator[3][15] & clk_enable;
C2_sampler[15] = DFFEAS(C2_sampler[15]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][14] is cic_decim:cic_decim_q|pipeline[0][14]
--operation mode is arithmetic

C2_pipeline[0][14]_carry_eqn = C2L562;
C2_pipeline[0][14]_lut_out = C2_differentiator[0][14] $ C2_sampler[14] $ C2_pipeline[0][14]_carry_eqn;
C2_pipeline[0][14] = DFFEAS(C2_pipeline[0][14]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L564 is cic_decim:cic_decim_q|pipeline[0][14]~2712
--operation mode is arithmetic

C2L564 = CARRY(C2_differentiator[0][14] & C2_sampler[14] & !C2L562 # !C2_differentiator[0][14] & (C2_sampler[14] # !C2L562));


--C2_differentiator[1][14] is cic_decim:cic_decim_q|differentiator[1][14]
--operation mode is normal

C2_differentiator[1][14]_lut_out = C2_pipeline[0][14] & clk_enable;
C2_differentiator[1][14] = DFFEAS(C2_differentiator[1][14]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][13] is cic_decim:cic_decim_q|pipeline[1][13]
--operation mode is arithmetic

C2_pipeline[1][13]_carry_eqn = C2L648;
C2_pipeline[1][13]_lut_out = C2_differentiator[1][13] $ C2_pipeline[0][13] $ !C2_pipeline[1][13]_carry_eqn;
C2_pipeline[1][13] = DFFEAS(C2_pipeline[1][13]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L650 is cic_decim:cic_decim_q|pipeline[1][13]~2716
--operation mode is arithmetic

C2L650 = CARRY(C2_differentiator[1][13] & (!C2L648 # !C2_pipeline[0][13]) # !C2_differentiator[1][13] & !C2_pipeline[0][13] & !C2L648);


--C2_differentiator[2][13] is cic_decim:cic_decim_q|differentiator[2][13]
--operation mode is normal

C2_differentiator[2][13]_lut_out = C2_pipeline[1][13] & clk_enable;
C2_differentiator[2][13] = DFFEAS(C2_differentiator[2][13]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][12] is cic_decim:cic_decim_q|pipeline[2][12]
--operation mode is arithmetic

C2_pipeline[2][12]_carry_eqn = C2L734;
C2_pipeline[2][12]_lut_out = C2_differentiator[2][12] $ C2_pipeline[1][12] $ C2_pipeline[2][12]_carry_eqn;
C2_pipeline[2][12] = DFFEAS(C2_pipeline[2][12]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L736 is cic_decim:cic_decim_q|pipeline[2][12]~2720
--operation mode is arithmetic

C2L736 = CARRY(C2_differentiator[2][12] & C2_pipeline[1][12] & !C2L734 # !C2_differentiator[2][12] & (C2_pipeline[1][12] # !C2L734));


--C2_differentiator[3][12] is cic_decim:cic_decim_q|differentiator[3][12]
--operation mode is normal

C2_differentiator[3][12]_lut_out = C2_pipeline[2][12] & clk_enable;
C2_differentiator[3][12] = DFFEAS(C2_differentiator[3][12]_lut_out, clock, VCC, , C2L760, , , , );


--C2L818 is cic_decim:cic_decim_q|pipeline[3][28]~2725
--operation mode is arithmetic

C2L818 = CARRY(C2_differentiator[3][11] & (!C2L819 # !C2_pipeline[2][11]) # !C2_differentiator[3][11] & !C2_pipeline[2][11] & !C2L819);


--PB10_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[12]
--operation mode is normal

PB10_PHout[12]_lut_out = PB9_PHout[14] & (PB10L101) # !PB9_PHout[14] & PB10L99;
PB10_PHout[12] = DFFEAS(PB10_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L103 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1844
--operation mode is arithmetic

PB11L103_carry_eqn = PB11L108;
PB11L103 = PB10_PHout[11] $ (!PB11L103_carry_eqn);

--PB11L104 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1846
--operation mode is arithmetic

PB11L104 = CARRY(PB10_PHout[11] & (!PB11L108));


--PB11L105 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1849
--operation mode is arithmetic

PB11L105_carry_eqn = PB11L110;
PB11L105 = PB10_PHout[11] $ (PB11L105_carry_eqn);

--PB11L106 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1851
--operation mode is arithmetic

PB11L106 = CARRY(PB10_PHout[11] # !PB11L110);


--PB11_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[10]
--operation mode is normal

PB11_PHout[10]_lut_out = PB10_PHout[14] & (PB11L109) # !PB10_PHout[14] & PB11L107;
PB11_PHout[10] = DFFEAS(PB11_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[9]
--operation mode is arithmetic

PB12_PHout[9]_carry_eqn = PB12L56;
PB12_PHout[9]_lut_out = PB11_PHout[14] $ PB11_PHout[9] $ PB12_PHout[9]_carry_eqn;
PB12_PHout[9] = DFFEAS(PB12_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L58 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[9]~231
--operation mode is arithmetic

PB12L58 = CARRY(PB11_PHout[14] & !PB11_PHout[9] & !PB12L56 # !PB11_PHout[14] & (!PB12L56 # !PB11_PHout[9]));


--PB13_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[8]
--operation mode is arithmetic

PB13_PHout[8]_carry_eqn = PB13L54;
PB13_PHout[8]_lut_out = PB12_PHout[8] $ PB12_PHout[14] $ !PB13_PHout[8]_carry_eqn;
PB13_PHout[8] = DFFEAS(PB13_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L56 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[8]~235
--operation mode is arithmetic

PB13L56 = CARRY(PB12_PHout[8] & (PB12_PHout[14] # !PB13L54) # !PB12_PHout[8] & PB12_PHout[14] & !PB13L54);


--PB14_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[7]
--operation mode is arithmetic

PB14_PHout[7]_carry_eqn = PB14L52;
PB14_PHout[7]_lut_out = PB13_PHout[7] $ PB13_PHout[14] $ PB14_PHout[7]_carry_eqn;
PB14_PHout[7] = DFFEAS(PB14_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L54 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[7]~253
--operation mode is arithmetic

PB14L54 = CARRY(PB13_PHout[7] & !PB13_PHout[14] & !PB14L52 # !PB13_PHout[7] & (!PB14L52 # !PB13_PHout[14]));


--PB15L47 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~167
--operation mode is arithmetic

PB15L47 = CARRY(PB14_PHout[6] & (PB14_PHout[14] # !PB15L48) # !PB14_PHout[6] & PB14_PHout[14] & !PB15L48);


--PB10L99 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1848
--operation mode is arithmetic

PB10L99_carry_eqn = PB10L104;
PB10L99 = PB9_PHout[12] $ (!PB10L99_carry_eqn);

--PB10L100 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1850
--operation mode is arithmetic

PB10L100 = CARRY(PB9_PHout[12] & (!PB10L104));


--PB10L101 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1853
--operation mode is arithmetic

PB10L101_carry_eqn = PB10L106;
PB10L101 = PB9_PHout[12] $ (PB10L101_carry_eqn);

--PB10L102 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1855
--operation mode is arithmetic

PB10L102 = CARRY(PB9_PHout[12] # !PB10L106);


--PB8_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[13]
--operation mode is arithmetic

PB8_PHout[13]_carry_eqn = PB8L64;
PB8_PHout[13]_lut_out = PB7_PHout[13] $ PB7_PHout[14] $ PB8_PHout[13]_carry_eqn;
PB8_PHout[13] = DFFEAS(PB8_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L66 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[13]~215
--operation mode is arithmetic

PB8L66 = CARRY(PB7_PHout[13] & !PB7_PHout[14] & !PB8L64 # !PB7_PHout[13] & (!PB8L64 # !PB7_PHout[14]));


--PB9_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[12]
--operation mode is arithmetic

PB9_PHout[12]_carry_eqn = PB9L62;
PB9_PHout[12]_lut_out = PB8_PHout[12] $ PB8_PHout[14] $ !PB9_PHout[12]_carry_eqn;
PB9_PHout[12] = DFFEAS(PB9_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L64 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[12]~219
--operation mode is arithmetic

PB9L64 = CARRY(PB8_PHout[12] & (PB8_PHout[14] # !PB9L62) # !PB8_PHout[12] & PB8_PHout[14] & !PB9L62);


--PB7_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[14]
--operation mode is normal

PB7_PHout[14]_carry_eqn = PB7L66;
PB7_PHout[14]_lut_out = !PB7_PHout[14]_carry_eqn;
PB7_PHout[14] = DFFEAS(PB7_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[17]
--operation mode is normal

PB7_Qout[17]_carry_eqn = PB7L103;
PB7_Qout[17]_lut_out = PB7L105 $ PB6_Qout[17] $ !PB7_Qout[17]_carry_eqn;
PB7_Qout[17] = DFFEAS(PB7_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB8L105 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1860
--operation mode is normal

PB8L105 = PB7_PHout[14] $ PB7_Qout[17];


--PB7_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[17]
--operation mode is normal

PB7_Iout[17]_carry_eqn = PB7L36;
PB7_Iout[17]_lut_out = PB7L106 $ PB6_Iout[17] $ !PB7_Iout[17]_carry_eqn;
PB7_Iout[17] = DFFEAS(PB7_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB8L106 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1861
--operation mode is normal

PB8L106 = PB7_PHout[14] $ PB7_Iout[17];


--PB7_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[16]
--operation mode is arithmetic

PB7_Iout[16]_carry_eqn = PB7L34;
PB7_Iout[16]_lut_out = PB7L106 $ PB6_Iout[16] $ PB7_Iout[16]_carry_eqn;
PB7_Iout[16] = DFFEAS(PB7_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L36 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[16]~263
--operation mode is arithmetic

PB7L36 = CARRY(PB7L106 & !PB6_Iout[16] & !PB7L34 # !PB7L106 & (!PB7L34 # !PB6_Iout[16]));


--PB8_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[15]
--operation mode is arithmetic

PB8_Iout[15]_carry_eqn = PB8L32;
PB8_Iout[15]_lut_out = PB8L105 $ PB7_Iout[15] $ !PB8_Iout[15]_carry_eqn;
PB8_Iout[15] = DFFEAS(PB8_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L34 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[15]~267
--operation mode is arithmetic

PB8L34 = CARRY(PB8L105 & (PB7_Iout[15] # !PB8L32) # !PB8L105 & PB7_Iout[15] & !PB8L32);


--PB9_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[14]
--operation mode is arithmetic

PB9_Iout[14]_carry_eqn = PB9L30;
PB9_Iout[14]_lut_out = PB9L106 $ PB8_Iout[14] $ PB9_Iout[14]_carry_eqn;
PB9_Iout[14] = DFFEAS(PB9_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L32 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[14]~273
--operation mode is arithmetic

PB9L32 = CARRY(PB9L106 & !PB8_Iout[14] & !PB9L30 # !PB9L106 & (!PB9L30 # !PB8_Iout[14]));


--PB10_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[13]
--operation mode is arithmetic

PB10_Iout[13]_carry_eqn = PB10L28;
PB10_Iout[13]_lut_out = PB10L93 $ PB9_Iout[13] $ !PB10_Iout[13]_carry_eqn;
PB10_Iout[13] = DFFEAS(PB10_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L30 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[13]~275
--operation mode is arithmetic

PB10L30 = CARRY(PB10L93 & (PB9_Iout[13] # !PB10L28) # !PB10L93 & PB9_Iout[13] & !PB10L28);


--PB11_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[12]
--operation mode is arithmetic

PB11_Iout[12]_carry_eqn = PB11L26;
PB11_Iout[12]_lut_out = PB11L94 $ PB10_Iout[12] $ PB11_Iout[12]_carry_eqn;
PB11_Iout[12] = DFFEAS(PB11_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L28 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[12]~279
--operation mode is arithmetic

PB11L28 = CARRY(PB11L94 & !PB10_Iout[12] & !PB11L26 # !PB11L94 & (!PB11L26 # !PB10_Iout[12]));


--PB12_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[11]
--operation mode is arithmetic

PB12_Iout[11]_carry_eqn = PB12L24;
PB12_Iout[11]_lut_out = PB12L105 $ PB11_Iout[11] $ !PB12_Iout[11]_carry_eqn;
PB12_Iout[11] = DFFEAS(PB12_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L26 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[11]~283
--operation mode is arithmetic

PB12L26 = CARRY(PB12L105 & (PB11_Iout[11] # !PB12L24) # !PB12L105 & PB11_Iout[11] & !PB12L24);


--PB13_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[10]
--operation mode is arithmetic

PB13_Iout[10]_carry_eqn = PB13L22;
PB13_Iout[10]_lut_out = PB13L106 $ PB12_Iout[10] $ PB13_Iout[10]_carry_eqn;
PB13_Iout[10] = DFFEAS(PB13_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L24 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[10]~287
--operation mode is arithmetic

PB13L24 = CARRY(PB13L106 & !PB12_Iout[10] & !PB13L22 # !PB13L106 & (!PB13L22 # !PB12_Iout[10]));


--PB14_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[9]
--operation mode is arithmetic

PB14_Iout[9]_carry_eqn = PB14L20;
PB14_Iout[9]_lut_out = PB14L105 $ PB13_Iout[9] $ !PB14_Iout[9]_carry_eqn;
PB14_Iout[9] = DFFEAS(PB14_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L22 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[9]~291
--operation mode is arithmetic

PB14L22 = CARRY(PB14L105 & (PB13_Iout[9] # !PB14L20) # !PB14L105 & PB13_Iout[9] & !PB14L20);


--PB15_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[8]
--operation mode is arithmetic

PB15_Iout[8]_carry_eqn = PB15L18;
PB15_Iout[8]_lut_out = PB15L92 $ PB14_Iout[8] $ PB15_Iout[8]_carry_eqn;
PB15_Iout[8] = DFFEAS(PB15_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L20 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[8]~295
--operation mode is arithmetic

PB15L20 = CARRY(PB15L92 & !PB14_Iout[8] & !PB15L18 # !PB15L92 & (!PB15L18 # !PB14_Iout[8]));


--PB16_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[7]
--operation mode is arithmetic

PB16_Iout[7]_carry_eqn = PB16L15;
PB16_Iout[7]_lut_out = PB16L69 $ PB15_Iout[7] $ !PB16_Iout[7]_carry_eqn;
PB16_Iout[7] = DFFEAS(PB16_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L17 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[7]~277
--operation mode is arithmetic

PB16L17 = CARRY(PB16L69 & (PB15_Iout[7] # !PB16L15) # !PB16L69 & PB15_Iout[7] & !PB16L15);


--PB7_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[16]
--operation mode is arithmetic

PB7_Qout[16]_carry_eqn = PB7L101;
PB7_Qout[16]_lut_out = PB7L105 $ PB6_Qout[16] $ PB7_Qout[16]_carry_eqn;
PB7_Qout[16] = DFFEAS(PB7_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L103 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[16]~263
--operation mode is arithmetic

PB7L103 = CARRY(PB7L105 & !PB6_Qout[16] & !PB7L101 # !PB7L105 & (!PB7L101 # !PB6_Qout[16]));


--PB8_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[15]
--operation mode is arithmetic

PB8_Qout[15]_carry_eqn = PB8L99;
PB8_Qout[15]_lut_out = PB8L106 $ PB7_Qout[15] $ !PB8_Qout[15]_carry_eqn;
PB8_Qout[15] = DFFEAS(PB8_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L101 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[15]~267
--operation mode is arithmetic

PB8L101 = CARRY(PB8L106 & (PB7_Qout[15] # !PB8L99) # !PB8L106 & PB7_Qout[15] & !PB8L99);


--PB9_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[14]
--operation mode is arithmetic

PB9_Qout[14]_carry_eqn = PB9L97;
PB9_Qout[14]_lut_out = PB9L105 $ PB8_Qout[14] $ PB9_Qout[14]_carry_eqn;
PB9_Qout[14] = DFFEAS(PB9_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L99 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[14]~271
--operation mode is arithmetic

PB9L99 = CARRY(PB9L105 & !PB8_Qout[14] & !PB9L97 # !PB9L105 & (!PB9L97 # !PB8_Qout[14]));


--PB10_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[13]
--operation mode is arithmetic

PB10_Qout[13]_carry_eqn = PB10L81;
PB10_Qout[13]_lut_out = PB10L94 $ PB9_Qout[13] $ !PB10_Qout[13]_carry_eqn;
PB10_Qout[13] = DFFEAS(PB10_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L83 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[13]~275
--operation mode is arithmetic

PB10L83 = CARRY(PB10L94 & (PB9_Qout[13] # !PB10L81) # !PB10L94 & PB9_Qout[13] & !PB10L81);


--PB11_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[12]
--operation mode is arithmetic

PB11_Qout[12]_carry_eqn = PB11L79;
PB11_Qout[12]_lut_out = PB11L93 $ PB10_Qout[12] $ PB11_Qout[12]_carry_eqn;
PB11_Qout[12] = DFFEAS(PB11_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L81 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[12]~279
--operation mode is arithmetic

PB11L81 = CARRY(PB11L93 & !PB10_Qout[12] & !PB11L79 # !PB11L93 & (!PB11L79 # !PB10_Qout[12]));


--PB12_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[11]
--operation mode is arithmetic

PB12_Qout[11]_carry_eqn = PB12L91;
PB12_Qout[11]_lut_out = PB12L106 $ PB11_Qout[11] $ !PB12_Qout[11]_carry_eqn;
PB12_Qout[11] = DFFEAS(PB12_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L93 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[11]~283
--operation mode is arithmetic

PB12L93 = CARRY(PB12L106 & (PB11_Qout[11] # !PB12L91) # !PB12L106 & PB11_Qout[11] & !PB12L91);


--PB13_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[10]
--operation mode is arithmetic

PB13_Qout[10]_carry_eqn = PB13L89;
PB13_Qout[10]_lut_out = PB13L105 $ PB12_Qout[10] $ PB13_Qout[10]_carry_eqn;
PB13_Qout[10] = DFFEAS(PB13_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L91 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[10]~287
--operation mode is arithmetic

PB13L91 = CARRY(PB13L105 & !PB12_Qout[10] & !PB13L89 # !PB13L105 & (!PB13L89 # !PB12_Qout[10]));


--PB14_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[9]
--operation mode is arithmetic

PB14_Qout[9]_carry_eqn = PB14L87;
PB14_Qout[9]_lut_out = PB14L106 $ PB13_Qout[9] $ !PB14_Qout[9]_carry_eqn;
PB14_Qout[9] = DFFEAS(PB14_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L89 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[9]~291
--operation mode is arithmetic

PB14L89 = CARRY(PB14L106 & (PB13_Qout[9] # !PB14L87) # !PB14L106 & PB13_Qout[9] & !PB14L87);


--PB15_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[8]
--operation mode is arithmetic

PB15_Qout[8]_carry_eqn = PB15L71;
PB15_Qout[8]_lut_out = PB15L91 $ PB14_Qout[8] $ PB15_Qout[8]_carry_eqn;
PB15_Qout[8] = DFFEAS(PB15_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L73 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[8]~295
--operation mode is arithmetic

PB15L73 = CARRY(PB15L91 & !PB14_Qout[8] & !PB15L71 # !PB15L91 & (!PB15L71 # !PB14_Qout[8]));


--PB16_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[7]
--operation mode is arithmetic

PB16_Qout[7]_carry_eqn = PB16L49;
PB16_Qout[7]_lut_out = PB16L70 $ PB15_Qout[7] $ !PB16_Qout[7]_carry_eqn;
PB16_Qout[7] = DFFEAS(PB16_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L51 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[7]~277
--operation mode is arithmetic

PB16L51 = CARRY(PB16L70 & (PB15_Qout[7] # !PB16L49) # !PB16L70 & PB15_Qout[7] & !PB16L49);


--C1_integrator[0][18] is cic_decim:cic_decim_i|integrator[0][18]
--operation mode is arithmetic

C1_integrator[0][18]_carry_eqn = C1L217;
C1_integrator[0][18]_lut_out = C1_integrator[0][18] $ PB16_Iout[16] $ !C1_integrator[0][18]_carry_eqn;
C1_integrator[0][18] = DFFEAS(C1_integrator[0][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L219 is cic_decim:cic_decim_i|integrator[0][18]~2921
--operation mode is arithmetic

C1L219 = CARRY(C1_integrator[0][18] & (PB16_Iout[16] # !C1L217) # !C1_integrator[0][18] & PB16_Iout[16] & !C1L217);


--C1_integrator[1][17] is cic_decim:cic_decim_i|integrator[1][17]
--operation mode is arithmetic

C1_integrator[1][17]_carry_eqn = C1L303;
C1_integrator[1][17]_lut_out = C1_integrator[1][17] $ C1_integrator[0][17] $ C1_integrator[1][17]_carry_eqn;
C1_integrator[1][17] = DFFEAS(C1_integrator[1][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L305 is cic_decim:cic_decim_i|integrator[1][17]~2925
--operation mode is arithmetic

C1L305 = CARRY(C1_integrator[1][17] & !C1_integrator[0][17] & !C1L303 # !C1_integrator[1][17] & (!C1L303 # !C1_integrator[0][17]));


--C1_integrator[2][16] is cic_decim:cic_decim_i|integrator[2][16]
--operation mode is arithmetic

C1_integrator[2][16]_carry_eqn = C1L389;
C1_integrator[2][16]_lut_out = C1_integrator[2][16] $ C1_integrator[1][16] $ !C1_integrator[2][16]_carry_eqn;
C1_integrator[2][16] = DFFEAS(C1_integrator[2][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L391 is cic_decim:cic_decim_i|integrator[2][16]~2929
--operation mode is arithmetic

C1L391 = CARRY(C1_integrator[2][16] & (C1_integrator[1][16] # !C1L389) # !C1_integrator[2][16] & C1_integrator[1][16] & !C1L389);


--C1_integrator[3][15] is cic_decim:cic_decim_i|integrator[3][15]
--operation mode is arithmetic

C1_integrator[3][15]_carry_eqn = C1L475;
C1_integrator[3][15]_lut_out = C1_integrator[3][15] $ C1_integrator[2][15] $ C1_integrator[3][15]_carry_eqn;
C1_integrator[3][15] = DFFEAS(C1_integrator[3][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L477 is cic_decim:cic_decim_i|integrator[3][15]~2933
--operation mode is arithmetic

C1L477 = CARRY(C1_integrator[3][15] & !C1_integrator[2][15] & !C1L475 # !C1_integrator[3][15] & (!C1L475 # !C1_integrator[2][15]));


--C1_differentiator[0][14] is cic_decim:cic_decim_i|differentiator[0][14]
--operation mode is normal

C1_differentiator[0][14]_lut_out = clk_enable & C1_sampler[14];
C1_differentiator[0][14] = DFFEAS(C1_differentiator[0][14]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[14] is cic_decim:cic_decim_i|sampler[14]
--operation mode is normal

C1_sampler[14]_lut_out = C1_integrator[3][14] & clk_enable;
C1_sampler[14] = DFFEAS(C1_sampler[14]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][13] is cic_decim:cic_decim_i|pipeline[0][13]
--operation mode is arithmetic

C1_pipeline[0][13]_carry_eqn = C1L559;
C1_pipeline[0][13]_lut_out = C1_differentiator[0][13] $ C1_sampler[13] $ !C1_pipeline[0][13]_carry_eqn;
C1_pipeline[0][13] = DFFEAS(C1_pipeline[0][13]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L561 is cic_decim:cic_decim_i|pipeline[0][13]~2714
--operation mode is arithmetic

C1L561 = CARRY(C1_differentiator[0][13] & (!C1L559 # !C1_sampler[13]) # !C1_differentiator[0][13] & !C1_sampler[13] & !C1L559);


--C1_differentiator[1][13] is cic_decim:cic_decim_i|differentiator[1][13]
--operation mode is normal

C1_differentiator[1][13]_lut_out = C1_pipeline[0][13] & clk_enable;
C1_differentiator[1][13] = DFFEAS(C1_differentiator[1][13]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][12] is cic_decim:cic_decim_i|pipeline[1][12]
--operation mode is arithmetic

C1_pipeline[1][12]_carry_eqn = C1L645;
C1_pipeline[1][12]_lut_out = C1_differentiator[1][12] $ C1_pipeline[0][12] $ C1_pipeline[1][12]_carry_eqn;
C1_pipeline[1][12] = DFFEAS(C1_pipeline[1][12]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L647 is cic_decim:cic_decim_i|pipeline[1][12]~2718
--operation mode is arithmetic

C1L647 = CARRY(C1_differentiator[1][12] & C1_pipeline[0][12] & !C1L645 # !C1_differentiator[1][12] & (C1_pipeline[0][12] # !C1L645));


--C1_differentiator[2][12] is cic_decim:cic_decim_i|differentiator[2][12]
--operation mode is normal

C1_differentiator[2][12]_lut_out = C1_pipeline[1][12] & clk_enable;
C1_differentiator[2][12] = DFFEAS(C1_differentiator[2][12]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][11] is cic_decim:cic_decim_i|pipeline[2][11]
--operation mode is arithmetic

C1_pipeline[2][11]_carry_eqn = C1L731;
C1_pipeline[2][11]_lut_out = C1_differentiator[2][11] $ C1_pipeline[1][11] $ !C1_pipeline[2][11]_carry_eqn;
C1_pipeline[2][11] = DFFEAS(C1_pipeline[2][11]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L733 is cic_decim:cic_decim_i|pipeline[2][11]~2722
--operation mode is arithmetic

C1L733 = CARRY(C1_differentiator[2][11] & (!C1L731 # !C1_pipeline[1][11]) # !C1_differentiator[2][11] & !C1_pipeline[1][11] & !C1L731);


--C1_differentiator[3][11] is cic_decim:cic_decim_i|differentiator[3][11]
--operation mode is normal

C1_differentiator[3][11]_lut_out = C1_pipeline[2][11] & clk_enable;
C1_differentiator[3][11] = DFFEAS(C1_differentiator[3][11]_lut_out, clock, VCC, , C2L760, , , , );


--C1L817 is cic_decim:cic_decim_i|pipeline[3][28]~2727
--operation mode is arithmetic

C1L817 = CARRY(C1_differentiator[3][10] & C1_pipeline[2][10] & !C1L818 # !C1_differentiator[3][10] & (C1_pipeline[2][10] # !C1L818));


--C2_integrator[0][18] is cic_decim:cic_decim_q|integrator[0][18]
--operation mode is arithmetic

C2_integrator[0][18]_carry_eqn = C2L217;
C2_integrator[0][18]_lut_out = C2_integrator[0][18] $ PB16_Qout[16] $ !C2_integrator[0][18]_carry_eqn;
C2_integrator[0][18] = DFFEAS(C2_integrator[0][18]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L219 is cic_decim:cic_decim_q|integrator[0][18]~2936
--operation mode is arithmetic

C2L219 = CARRY(C2_integrator[0][18] & (PB16_Qout[16] # !C2L217) # !C2_integrator[0][18] & PB16_Qout[16] & !C2L217);


--C2_integrator[1][17] is cic_decim:cic_decim_q|integrator[1][17]
--operation mode is arithmetic

C2_integrator[1][17]_carry_eqn = C2L303;
C2_integrator[1][17]_lut_out = C2_integrator[1][17] $ C2_integrator[0][17] $ C2_integrator[1][17]_carry_eqn;
C2_integrator[1][17] = DFFEAS(C2_integrator[1][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L305 is cic_decim:cic_decim_q|integrator[1][17]~2940
--operation mode is arithmetic

C2L305 = CARRY(C2_integrator[1][17] & !C2_integrator[0][17] & !C2L303 # !C2_integrator[1][17] & (!C2L303 # !C2_integrator[0][17]));


--C2_integrator[2][16] is cic_decim:cic_decim_q|integrator[2][16]
--operation mode is arithmetic

C2_integrator[2][16]_carry_eqn = C2L389;
C2_integrator[2][16]_lut_out = C2_integrator[2][16] $ C2_integrator[1][16] $ !C2_integrator[2][16]_carry_eqn;
C2_integrator[2][16] = DFFEAS(C2_integrator[2][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L391 is cic_decim:cic_decim_q|integrator[2][16]~2944
--operation mode is arithmetic

C2L391 = CARRY(C2_integrator[2][16] & (C2_integrator[1][16] # !C2L389) # !C2_integrator[2][16] & C2_integrator[1][16] & !C2L389);


--C2_integrator[3][15] is cic_decim:cic_decim_q|integrator[3][15]
--operation mode is arithmetic

C2_integrator[3][15]_carry_eqn = C2L476;
C2_integrator[3][15]_lut_out = C2_integrator[3][15] $ C2_integrator[2][15] $ C2_integrator[3][15]_carry_eqn;
C2_integrator[3][15] = DFFEAS(C2_integrator[3][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L478 is cic_decim:cic_decim_q|integrator[3][15]~2948
--operation mode is arithmetic

C2L478 = CARRY(C2_integrator[3][15] & !C2_integrator[2][15] & !C2L476 # !C2_integrator[3][15] & (!C2L476 # !C2_integrator[2][15]));


--C2_differentiator[0][14] is cic_decim:cic_decim_q|differentiator[0][14]
--operation mode is normal

C2_differentiator[0][14]_lut_out = clk_enable & C2_sampler[14];
C2_differentiator[0][14] = DFFEAS(C2_differentiator[0][14]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[14] is cic_decim:cic_decim_q|sampler[14]
--operation mode is normal

C2_sampler[14]_lut_out = C2_integrator[3][14] & clk_enable;
C2_sampler[14] = DFFEAS(C2_sampler[14]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][13] is cic_decim:cic_decim_q|pipeline[0][13]
--operation mode is arithmetic

C2_pipeline[0][13]_carry_eqn = C2L560;
C2_pipeline[0][13]_lut_out = C2_differentiator[0][13] $ C2_sampler[13] $ !C2_pipeline[0][13]_carry_eqn;
C2_pipeline[0][13] = DFFEAS(C2_pipeline[0][13]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L562 is cic_decim:cic_decim_q|pipeline[0][13]~2729
--operation mode is arithmetic

C2L562 = CARRY(C2_differentiator[0][13] & (!C2L560 # !C2_sampler[13]) # !C2_differentiator[0][13] & !C2_sampler[13] & !C2L560);


--C2_differentiator[1][13] is cic_decim:cic_decim_q|differentiator[1][13]
--operation mode is normal

C2_differentiator[1][13]_lut_out = C2_pipeline[0][13] & clk_enable;
C2_differentiator[1][13] = DFFEAS(C2_differentiator[1][13]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][12] is cic_decim:cic_decim_q|pipeline[1][12]
--operation mode is arithmetic

C2_pipeline[1][12]_carry_eqn = C2L646;
C2_pipeline[1][12]_lut_out = C2_differentiator[1][12] $ C2_pipeline[0][12] $ C2_pipeline[1][12]_carry_eqn;
C2_pipeline[1][12] = DFFEAS(C2_pipeline[1][12]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L648 is cic_decim:cic_decim_q|pipeline[1][12]~2733
--operation mode is arithmetic

C2L648 = CARRY(C2_differentiator[1][12] & C2_pipeline[0][12] & !C2L646 # !C2_differentiator[1][12] & (C2_pipeline[0][12] # !C2L646));


--C2_differentiator[2][12] is cic_decim:cic_decim_q|differentiator[2][12]
--operation mode is normal

C2_differentiator[2][12]_lut_out = C2_pipeline[1][12] & clk_enable;
C2_differentiator[2][12] = DFFEAS(C2_differentiator[2][12]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][11] is cic_decim:cic_decim_q|pipeline[2][11]
--operation mode is arithmetic

C2_pipeline[2][11]_carry_eqn = C2L732;
C2_pipeline[2][11]_lut_out = C2_differentiator[2][11] $ C2_pipeline[1][11] $ !C2_pipeline[2][11]_carry_eqn;
C2_pipeline[2][11] = DFFEAS(C2_pipeline[2][11]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L734 is cic_decim:cic_decim_q|pipeline[2][11]~2737
--operation mode is arithmetic

C2L734 = CARRY(C2_differentiator[2][11] & (!C2L732 # !C2_pipeline[1][11]) # !C2_differentiator[2][11] & !C2_pipeline[1][11] & !C2L732);


--C2_differentiator[3][11] is cic_decim:cic_decim_q|differentiator[3][11]
--operation mode is normal

C2_differentiator[3][11]_lut_out = C2_pipeline[2][11] & clk_enable;
C2_differentiator[3][11] = DFFEAS(C2_differentiator[3][11]_lut_out, clock, VCC, , C2L760, , , , );


--C2L819 is cic_decim:cic_decim_q|pipeline[3][28]~2742
--operation mode is arithmetic

C2L819 = CARRY(C2_differentiator[3][10] & C2_pipeline[2][10] & !C2L820 # !C2_differentiator[3][10] & (C2_pipeline[2][10] # !C2L820));


--PB10_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[11]
--operation mode is normal

PB10_PHout[11]_lut_out = PB9_PHout[14] & (PB10L105) # !PB9_PHout[14] & PB10L103;
PB10_PHout[11] = DFFEAS(PB10_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L107 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1854
--operation mode is arithmetic

PB11L107_carry_eqn = PB11L112;
PB11L107 = PB10_PHout[10] $ (PB11L107_carry_eqn);

--PB11L108 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1856
--operation mode is arithmetic

PB11L108 = CARRY(!PB11L112 # !PB10_PHout[10]);


--PB11L109 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1859
--operation mode is arithmetic

PB11L109_carry_eqn = PB11L114;
PB11L109 = PB10_PHout[10] $ (!PB11L109_carry_eqn);

--PB11L110 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1861
--operation mode is arithmetic

PB11L110 = CARRY(!PB10_PHout[10] & (!PB11L114));


--PB11_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[9]
--operation mode is normal

PB11_PHout[9]_lut_out = PB10_PHout[14] & (PB11L113) # !PB10_PHout[14] & PB11L111;
PB11_PHout[9] = DFFEAS(PB11_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[8]
--operation mode is arithmetic

PB12_PHout[8]_carry_eqn = PB12L54;
PB12_PHout[8]_lut_out = PB11_PHout[14] $ PB11_PHout[8] $ !PB12_PHout[8]_carry_eqn;
PB12_PHout[8] = DFFEAS(PB12_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L56 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[8]~235
--operation mode is arithmetic

PB12L56 = CARRY(PB11_PHout[14] & (PB11_PHout[8] # !PB12L54) # !PB11_PHout[14] & PB11_PHout[8] & !PB12L54);


--PB13_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[7]
--operation mode is arithmetic

PB13_PHout[7]_carry_eqn = PB13L52;
PB13_PHout[7]_lut_out = PB12_PHout[7] $ PB12_PHout[14] $ PB13_PHout[7]_carry_eqn;
PB13_PHout[7] = DFFEAS(PB13_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L54 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[7]~239
--operation mode is arithmetic

PB13L54 = CARRY(PB12_PHout[7] & !PB12_PHout[14] & !PB13L52 # !PB12_PHout[7] & (!PB13L52 # !PB12_PHout[14]));


--PB14_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[6]
--operation mode is arithmetic

PB14_PHout[6]_carry_eqn = PB14L50;
PB14_PHout[6]_lut_out = PB13_PHout[6] $ PB13_PHout[14] $ !PB14_PHout[6]_carry_eqn;
PB14_PHout[6] = DFFEAS(PB14_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L52 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[6]~257
--operation mode is arithmetic

PB14L52 = CARRY(PB13_PHout[6] & (PB13_PHout[14] # !PB14L50) # !PB13_PHout[6] & PB13_PHout[14] & !PB14L50);


--PB15L48 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~172
--operation mode is arithmetic

PB15L48 = CARRY(PB14_PHout[5] & !PB14_PHout[14] & !PB15L49 # !PB14_PHout[5] & (!PB15L49 # !PB14_PHout[14]));


--PB10L103 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1858
--operation mode is arithmetic

PB10L103_carry_eqn = PB10L108;
PB10L103 = PB9_PHout[11] $ (PB10L103_carry_eqn);

--PB10L104 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1860
--operation mode is arithmetic

PB10L104 = CARRY(!PB10L108 # !PB9_PHout[11]);


--PB10L105 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1863
--operation mode is arithmetic

PB10L105_carry_eqn = PB10L110;
PB10L105 = PB9_PHout[11] $ (!PB10L105_carry_eqn);

--PB10L106 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1865
--operation mode is arithmetic

PB10L106 = CARRY(!PB9_PHout[11] & (!PB10L110));


--PB7_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[13]
--operation mode is arithmetic

PB7_PHout[13]_carry_eqn = PB7L64;
PB7_PHout[13]_lut_out = PB6_PHout[14] $ PB6_PHout[13] $ PB7_PHout[13]_carry_eqn;
PB7_PHout[13] = DFFEAS(PB7_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L66 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[13]~215
--operation mode is arithmetic

PB7L66 = CARRY(PB6_PHout[14] & !PB6_PHout[13] & !PB7L64 # !PB6_PHout[14] & (!PB7L64 # !PB6_PHout[13]));


--PB8_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[12]
--operation mode is arithmetic

PB8_PHout[12]_carry_eqn = PB8L62;
PB8_PHout[12]_lut_out = PB7_PHout[12] $ PB7_PHout[14] $ !PB8_PHout[12]_carry_eqn;
PB8_PHout[12] = DFFEAS(PB8_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L64 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[12]~219
--operation mode is arithmetic

PB8L64 = CARRY(PB7_PHout[12] & (PB7_PHout[14] # !PB8L62) # !PB7_PHout[12] & PB7_PHout[14] & !PB8L62);


--PB9_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[11]
--operation mode is arithmetic

PB9_PHout[11]_carry_eqn = PB9L60;
PB9_PHout[11]_lut_out = PB8_PHout[11] $ PB8_PHout[14] $ PB9_PHout[11]_carry_eqn;
PB9_PHout[11] = DFFEAS(PB9_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L62 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[11]~223
--operation mode is arithmetic

PB9L62 = CARRY(PB8_PHout[11] & !PB8_PHout[14] & !PB9L60 # !PB8_PHout[11] & (!PB9L60 # !PB8_PHout[14]));


--PB6_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[14]
--operation mode is normal

PB6_PHout[14]_lut_out = PB5_PHout[14] & (PB6L92) # !PB5_PHout[14] & PB6L91;
PB6_PHout[14] = DFFEAS(PB6_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB6_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[17]
--operation mode is normal

PB6_Iout[17]_carry_eqn = PB6L36;
PB6_Iout[17]_lut_out = PB6L93 $ PB5_Iout[17] $ !PB6_Iout[17]_carry_eqn;
PB6_Iout[17] = DFFEAS(PB6_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7L105 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1874
--operation mode is normal

PB7L105 = PB6_PHout[14] $ PB6_Iout[17];


--PB6_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[17]
--operation mode is normal

PB6_Qout[17]_carry_eqn = PB6L89;
PB6_Qout[17]_lut_out = PB6L94 $ PB5_Qout[17] $ !PB6_Qout[17]_carry_eqn;
PB6_Qout[17] = DFFEAS(PB6_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7L106 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1875
--operation mode is normal

PB7L106 = PB6_PHout[14] $ PB6_Qout[17];


--PB6_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[16]
--operation mode is arithmetic

PB6_Iout[16]_carry_eqn = PB6L34;
PB6_Iout[16]_lut_out = PB6L93 $ PB5_Iout[16] $ PB6_Iout[16]_carry_eqn;
PB6_Iout[16] = DFFEAS(PB6_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L36 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[16]~263
--operation mode is arithmetic

PB6L36 = CARRY(PB6L93 & !PB5_Iout[16] & !PB6L34 # !PB6L93 & (!PB6L34 # !PB5_Iout[16]));


--PB7_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[15]
--operation mode is arithmetic

PB7_Iout[15]_carry_eqn = PB7L32;
PB7_Iout[15]_lut_out = PB7L106 $ PB6_Iout[15] $ !PB7_Iout[15]_carry_eqn;
PB7_Iout[15] = DFFEAS(PB7_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L34 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[15]~267
--operation mode is arithmetic

PB7L34 = CARRY(PB7L106 & (PB6_Iout[15] # !PB7L32) # !PB7L106 & PB6_Iout[15] & !PB7L32);


--PB8_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[14]
--operation mode is arithmetic

PB8_Iout[14]_carry_eqn = PB8L30;
PB8_Iout[14]_lut_out = PB8L105 $ PB7_Iout[14] $ PB8_Iout[14]_carry_eqn;
PB8_Iout[14] = DFFEAS(PB8_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L32 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[14]~271
--operation mode is arithmetic

PB8L32 = CARRY(PB8L105 & !PB7_Iout[14] & !PB8L30 # !PB8L105 & (!PB8L30 # !PB7_Iout[14]));


--PB9_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[13]
--operation mode is arithmetic

PB9_Iout[13]_carry_eqn = PB9L28;
PB9_Iout[13]_lut_out = PB9L106 $ PB8_Iout[13] $ !PB9_Iout[13]_carry_eqn;
PB9_Iout[13] = DFFEAS(PB9_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L30 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[13]~277
--operation mode is arithmetic

PB9L30 = CARRY(PB9L106 & (PB8_Iout[13] # !PB9L28) # !PB9L106 & PB8_Iout[13] & !PB9L28);


--PB10_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[12]
--operation mode is arithmetic

PB10_Iout[12]_carry_eqn = PB10L26;
PB10_Iout[12]_lut_out = PB10L93 $ PB9_Iout[12] $ PB10_Iout[12]_carry_eqn;
PB10_Iout[12] = DFFEAS(PB10_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L28 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[12]~279
--operation mode is arithmetic

PB10L28 = CARRY(PB10L93 & !PB9_Iout[12] & !PB10L26 # !PB10L93 & (!PB10L26 # !PB9_Iout[12]));


--PB11_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[11]
--operation mode is arithmetic

PB11_Iout[11]_carry_eqn = PB11L24;
PB11_Iout[11]_lut_out = PB11L94 $ PB10_Iout[11] $ !PB11_Iout[11]_carry_eqn;
PB11_Iout[11] = DFFEAS(PB11_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L26 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[11]~283
--operation mode is arithmetic

PB11L26 = CARRY(PB11L94 & (PB10_Iout[11] # !PB11L24) # !PB11L94 & PB10_Iout[11] & !PB11L24);


--PB12_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[10]
--operation mode is arithmetic

PB12_Iout[10]_carry_eqn = PB12L22;
PB12_Iout[10]_lut_out = PB12L105 $ PB11_Iout[10] $ PB12_Iout[10]_carry_eqn;
PB12_Iout[10] = DFFEAS(PB12_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L24 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[10]~287
--operation mode is arithmetic

PB12L24 = CARRY(PB12L105 & !PB11_Iout[10] & !PB12L22 # !PB12L105 & (!PB12L22 # !PB11_Iout[10]));


--PB13_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[9]
--operation mode is arithmetic

PB13_Iout[9]_carry_eqn = PB13L20;
PB13_Iout[9]_lut_out = PB13L106 $ PB12_Iout[9] $ !PB13_Iout[9]_carry_eqn;
PB13_Iout[9] = DFFEAS(PB13_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L22 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[9]~291
--operation mode is arithmetic

PB13L22 = CARRY(PB13L106 & (PB12_Iout[9] # !PB13L20) # !PB13L106 & PB12_Iout[9] & !PB13L20);


--PB14_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[8]
--operation mode is arithmetic

PB14_Iout[8]_carry_eqn = PB14L18;
PB14_Iout[8]_lut_out = PB14L105 $ PB13_Iout[8] $ PB14_Iout[8]_carry_eqn;
PB14_Iout[8] = DFFEAS(PB14_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L20 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[8]~295
--operation mode is arithmetic

PB14L20 = CARRY(PB14L105 & !PB13_Iout[8] & !PB14L18 # !PB14L105 & (!PB14L18 # !PB13_Iout[8]));


--PB15_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[7]
--operation mode is arithmetic

PB15_Iout[7]_carry_eqn = PB15L16;
PB15_Iout[7]_lut_out = PB15L92 $ PB14_Iout[7] $ !PB15_Iout[7]_carry_eqn;
PB15_Iout[7] = DFFEAS(PB15_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L18 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[7]~299
--operation mode is arithmetic

PB15L18 = CARRY(PB15L92 & (PB14_Iout[7] # !PB15L16) # !PB15L92 & PB14_Iout[7] & !PB15L16);


--PB16_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[6]
--operation mode is arithmetic

PB16_Iout[6]_carry_eqn = PB16L13;
PB16_Iout[6]_lut_out = PB16L69 $ PB15_Iout[6] $ PB16_Iout[6]_carry_eqn;
PB16_Iout[6] = DFFEAS(PB16_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L15 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[6]~281
--operation mode is arithmetic

PB16L15 = CARRY(PB16L69 & !PB15_Iout[6] & !PB16L13 # !PB16L69 & (!PB16L13 # !PB15_Iout[6]));


--PB6_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[16]
--operation mode is arithmetic

PB6_Qout[16]_carry_eqn = PB6L87;
PB6_Qout[16]_lut_out = PB6L94 $ PB5_Qout[16] $ PB6_Qout[16]_carry_eqn;
PB6_Qout[16] = DFFEAS(PB6_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L89 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[16]~263
--operation mode is arithmetic

PB6L89 = CARRY(PB6L94 & !PB5_Qout[16] & !PB6L87 # !PB6L94 & (!PB6L87 # !PB5_Qout[16]));


--PB7_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[15]
--operation mode is arithmetic

PB7_Qout[15]_carry_eqn = PB7L99;
PB7_Qout[15]_lut_out = PB7L105 $ PB6_Qout[15] $ !PB7_Qout[15]_carry_eqn;
PB7_Qout[15] = DFFEAS(PB7_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L101 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[15]~267
--operation mode is arithmetic

PB7L101 = CARRY(PB7L105 & (PB6_Qout[15] # !PB7L99) # !PB7L105 & PB6_Qout[15] & !PB7L99);


--PB8_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[14]
--operation mode is arithmetic

PB8_Qout[14]_carry_eqn = PB8L97;
PB8_Qout[14]_lut_out = PB8L106 $ PB7_Qout[14] $ PB8_Qout[14]_carry_eqn;
PB8_Qout[14] = DFFEAS(PB8_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L99 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[14]~271
--operation mode is arithmetic

PB8L99 = CARRY(PB8L106 & !PB7_Qout[14] & !PB8L97 # !PB8L106 & (!PB8L97 # !PB7_Qout[14]));


--PB9_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[13]
--operation mode is arithmetic

PB9_Qout[13]_carry_eqn = PB9L95;
PB9_Qout[13]_lut_out = PB9L105 $ PB8_Qout[13] $ !PB9_Qout[13]_carry_eqn;
PB9_Qout[13] = DFFEAS(PB9_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L97 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[13]~275
--operation mode is arithmetic

PB9L97 = CARRY(PB9L105 & (PB8_Qout[13] # !PB9L95) # !PB9L105 & PB8_Qout[13] & !PB9L95);


--PB10_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[12]
--operation mode is arithmetic

PB10_Qout[12]_carry_eqn = PB10L79;
PB10_Qout[12]_lut_out = PB10L94 $ PB9_Qout[12] $ PB10_Qout[12]_carry_eqn;
PB10_Qout[12] = DFFEAS(PB10_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L81 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[12]~279
--operation mode is arithmetic

PB10L81 = CARRY(PB10L94 & !PB9_Qout[12] & !PB10L79 # !PB10L94 & (!PB10L79 # !PB9_Qout[12]));


--PB11_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[11]
--operation mode is arithmetic

PB11_Qout[11]_carry_eqn = PB11L77;
PB11_Qout[11]_lut_out = PB11L93 $ PB10_Qout[11] $ !PB11_Qout[11]_carry_eqn;
PB11_Qout[11] = DFFEAS(PB11_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L79 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[11]~283
--operation mode is arithmetic

PB11L79 = CARRY(PB11L93 & (PB10_Qout[11] # !PB11L77) # !PB11L93 & PB10_Qout[11] & !PB11L77);


--PB12_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[10]
--operation mode is arithmetic

PB12_Qout[10]_carry_eqn = PB12L89;
PB12_Qout[10]_lut_out = PB12L106 $ PB11_Qout[10] $ PB12_Qout[10]_carry_eqn;
PB12_Qout[10] = DFFEAS(PB12_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L91 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[10]~287
--operation mode is arithmetic

PB12L91 = CARRY(PB12L106 & !PB11_Qout[10] & !PB12L89 # !PB12L106 & (!PB12L89 # !PB11_Qout[10]));


--PB13_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[9]
--operation mode is arithmetic

PB13_Qout[9]_carry_eqn = PB13L87;
PB13_Qout[9]_lut_out = PB13L105 $ PB12_Qout[9] $ !PB13_Qout[9]_carry_eqn;
PB13_Qout[9] = DFFEAS(PB13_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L89 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[9]~291
--operation mode is arithmetic

PB13L89 = CARRY(PB13L105 & (PB12_Qout[9] # !PB13L87) # !PB13L105 & PB12_Qout[9] & !PB13L87);


--PB14_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[8]
--operation mode is arithmetic

PB14_Qout[8]_carry_eqn = PB14L85;
PB14_Qout[8]_lut_out = PB14L106 $ PB13_Qout[8] $ PB14_Qout[8]_carry_eqn;
PB14_Qout[8] = DFFEAS(PB14_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L87 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[8]~295
--operation mode is arithmetic

PB14L87 = CARRY(PB14L106 & !PB13_Qout[8] & !PB14L85 # !PB14L106 & (!PB14L85 # !PB13_Qout[8]));


--PB15_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[7]
--operation mode is arithmetic

PB15_Qout[7]_carry_eqn = PB15L69;
PB15_Qout[7]_lut_out = PB15L91 $ PB14_Qout[7] $ !PB15_Qout[7]_carry_eqn;
PB15_Qout[7] = DFFEAS(PB15_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L71 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[7]~299
--operation mode is arithmetic

PB15L71 = CARRY(PB15L91 & (PB14_Qout[7] # !PB15L69) # !PB15L91 & PB14_Qout[7] & !PB15L69);


--PB16_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[6]
--operation mode is arithmetic

PB16_Qout[6]_carry_eqn = PB16L47;
PB16_Qout[6]_lut_out = PB16L70 $ PB15_Qout[6] $ PB16_Qout[6]_carry_eqn;
PB16_Qout[6] = DFFEAS(PB16_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L49 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[6]~281
--operation mode is arithmetic

PB16L49 = CARRY(PB16L70 & !PB15_Qout[6] & !PB16L47 # !PB16L70 & (!PB16L47 # !PB15_Qout[6]));


--C1_integrator[0][17] is cic_decim:cic_decim_i|integrator[0][17]
--operation mode is arithmetic

C1_integrator[0][17]_carry_eqn = C1L215;
C1_integrator[0][17]_lut_out = C1_integrator[0][17] $ PB16_Iout[16] $ C1_integrator[0][17]_carry_eqn;
C1_integrator[0][17] = DFFEAS(C1_integrator[0][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L217 is cic_decim:cic_decim_i|integrator[0][17]~2937
--operation mode is arithmetic

C1L217 = CARRY(C1_integrator[0][17] & !PB16_Iout[16] & !C1L215 # !C1_integrator[0][17] & (!C1L215 # !PB16_Iout[16]));


--C1_integrator[1][16] is cic_decim:cic_decim_i|integrator[1][16]
--operation mode is arithmetic

C1_integrator[1][16]_carry_eqn = C1L301;
C1_integrator[1][16]_lut_out = C1_integrator[1][16] $ C1_integrator[0][16] $ !C1_integrator[1][16]_carry_eqn;
C1_integrator[1][16] = DFFEAS(C1_integrator[1][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L303 is cic_decim:cic_decim_i|integrator[1][16]~2941
--operation mode is arithmetic

C1L303 = CARRY(C1_integrator[1][16] & (C1_integrator[0][16] # !C1L301) # !C1_integrator[1][16] & C1_integrator[0][16] & !C1L301);


--C1_integrator[2][15] is cic_decim:cic_decim_i|integrator[2][15]
--operation mode is arithmetic

C1_integrator[2][15]_carry_eqn = C1L387;
C1_integrator[2][15]_lut_out = C1_integrator[2][15] $ C1_integrator[1][15] $ C1_integrator[2][15]_carry_eqn;
C1_integrator[2][15] = DFFEAS(C1_integrator[2][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L389 is cic_decim:cic_decim_i|integrator[2][15]~2945
--operation mode is arithmetic

C1L389 = CARRY(C1_integrator[2][15] & !C1_integrator[1][15] & !C1L387 # !C1_integrator[2][15] & (!C1L387 # !C1_integrator[1][15]));


--C1_integrator[3][14] is cic_decim:cic_decim_i|integrator[3][14]
--operation mode is arithmetic

C1_integrator[3][14]_carry_eqn = C1L473;
C1_integrator[3][14]_lut_out = C1_integrator[3][14] $ C1_integrator[2][14] $ !C1_integrator[3][14]_carry_eqn;
C1_integrator[3][14] = DFFEAS(C1_integrator[3][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L475 is cic_decim:cic_decim_i|integrator[3][14]~2949
--operation mode is arithmetic

C1L475 = CARRY(C1_integrator[3][14] & (C1_integrator[2][14] # !C1L473) # !C1_integrator[3][14] & C1_integrator[2][14] & !C1L473);


--C1_differentiator[0][13] is cic_decim:cic_decim_i|differentiator[0][13]
--operation mode is normal

C1_differentiator[0][13]_lut_out = clk_enable & C1_sampler[13];
C1_differentiator[0][13] = DFFEAS(C1_differentiator[0][13]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[13] is cic_decim:cic_decim_i|sampler[13]
--operation mode is normal

C1_sampler[13]_lut_out = C1_integrator[3][13] & clk_enable;
C1_sampler[13] = DFFEAS(C1_sampler[13]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][12] is cic_decim:cic_decim_i|pipeline[0][12]
--operation mode is arithmetic

C1_pipeline[0][12]_carry_eqn = C1L557;
C1_pipeline[0][12]_lut_out = C1_differentiator[0][12] $ C1_sampler[12] $ C1_pipeline[0][12]_carry_eqn;
C1_pipeline[0][12] = DFFEAS(C1_pipeline[0][12]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L559 is cic_decim:cic_decim_i|pipeline[0][12]~2731
--operation mode is arithmetic

C1L559 = CARRY(C1_differentiator[0][12] & C1_sampler[12] & !C1L557 # !C1_differentiator[0][12] & (C1_sampler[12] # !C1L557));


--C1_differentiator[1][12] is cic_decim:cic_decim_i|differentiator[1][12]
--operation mode is normal

C1_differentiator[1][12]_lut_out = C1_pipeline[0][12] & clk_enable;
C1_differentiator[1][12] = DFFEAS(C1_differentiator[1][12]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][11] is cic_decim:cic_decim_i|pipeline[1][11]
--operation mode is arithmetic

C1_pipeline[1][11]_carry_eqn = C1L643;
C1_pipeline[1][11]_lut_out = C1_differentiator[1][11] $ C1_pipeline[0][11] $ !C1_pipeline[1][11]_carry_eqn;
C1_pipeline[1][11] = DFFEAS(C1_pipeline[1][11]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L645 is cic_decim:cic_decim_i|pipeline[1][11]~2735
--operation mode is arithmetic

C1L645 = CARRY(C1_differentiator[1][11] & (!C1L643 # !C1_pipeline[0][11]) # !C1_differentiator[1][11] & !C1_pipeline[0][11] & !C1L643);


--C1_differentiator[2][11] is cic_decim:cic_decim_i|differentiator[2][11]
--operation mode is normal

C1_differentiator[2][11]_lut_out = C1_pipeline[1][11] & clk_enable;
C1_differentiator[2][11] = DFFEAS(C1_differentiator[2][11]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][10] is cic_decim:cic_decim_i|pipeline[2][10]
--operation mode is arithmetic

C1_pipeline[2][10]_carry_eqn = C1L729;
C1_pipeline[2][10]_lut_out = C1_differentiator[2][10] $ C1_pipeline[1][10] $ C1_pipeline[2][10]_carry_eqn;
C1_pipeline[2][10] = DFFEAS(C1_pipeline[2][10]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L731 is cic_decim:cic_decim_i|pipeline[2][10]~2739
--operation mode is arithmetic

C1L731 = CARRY(C1_differentiator[2][10] & C1_pipeline[1][10] & !C1L729 # !C1_differentiator[2][10] & (C1_pipeline[1][10] # !C1L729));


--C1_differentiator[3][10] is cic_decim:cic_decim_i|differentiator[3][10]
--operation mode is normal

C1_differentiator[3][10]_lut_out = C1_pipeline[2][10] & clk_enable;
C1_differentiator[3][10] = DFFEAS(C1_differentiator[3][10]_lut_out, clock, VCC, , C2L760, , , , );


--C1L818 is cic_decim:cic_decim_i|pipeline[3][28]~2744
--operation mode is arithmetic

C1L818 = CARRY(C1_differentiator[3][9] & (!C1L819 # !C1_pipeline[2][9]) # !C1_differentiator[3][9] & !C1_pipeline[2][9] & !C1L819);


--C2_integrator[0][17] is cic_decim:cic_decim_q|integrator[0][17]
--operation mode is arithmetic

C2_integrator[0][17]_carry_eqn = C2L215;
C2_integrator[0][17]_lut_out = C2_integrator[0][17] $ PB16_Qout[16] $ C2_integrator[0][17]_carry_eqn;
C2_integrator[0][17] = DFFEAS(C2_integrator[0][17]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L217 is cic_decim:cic_decim_q|integrator[0][17]~2952
--operation mode is arithmetic

C2L217 = CARRY(C2_integrator[0][17] & !PB16_Qout[16] & !C2L215 # !C2_integrator[0][17] & (!C2L215 # !PB16_Qout[16]));


--C2_integrator[1][16] is cic_decim:cic_decim_q|integrator[1][16]
--operation mode is arithmetic

C2_integrator[1][16]_carry_eqn = C2L301;
C2_integrator[1][16]_lut_out = C2_integrator[1][16] $ C2_integrator[0][16] $ !C2_integrator[1][16]_carry_eqn;
C2_integrator[1][16] = DFFEAS(C2_integrator[1][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L303 is cic_decim:cic_decim_q|integrator[1][16]~2956
--operation mode is arithmetic

C2L303 = CARRY(C2_integrator[1][16] & (C2_integrator[0][16] # !C2L301) # !C2_integrator[1][16] & C2_integrator[0][16] & !C2L301);


--C2_integrator[2][15] is cic_decim:cic_decim_q|integrator[2][15]
--operation mode is arithmetic

C2_integrator[2][15]_carry_eqn = C2L387;
C2_integrator[2][15]_lut_out = C2_integrator[2][15] $ C2_integrator[1][15] $ C2_integrator[2][15]_carry_eqn;
C2_integrator[2][15] = DFFEAS(C2_integrator[2][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L389 is cic_decim:cic_decim_q|integrator[2][15]~2960
--operation mode is arithmetic

C2L389 = CARRY(C2_integrator[2][15] & !C2_integrator[1][15] & !C2L387 # !C2_integrator[2][15] & (!C2L387 # !C2_integrator[1][15]));


--C2_integrator[3][14] is cic_decim:cic_decim_q|integrator[3][14]
--operation mode is arithmetic

C2_integrator[3][14]_carry_eqn = C2L474;
C2_integrator[3][14]_lut_out = C2_integrator[3][14] $ C2_integrator[2][14] $ !C2_integrator[3][14]_carry_eqn;
C2_integrator[3][14] = DFFEAS(C2_integrator[3][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L476 is cic_decim:cic_decim_q|integrator[3][14]~2964
--operation mode is arithmetic

C2L476 = CARRY(C2_integrator[3][14] & (C2_integrator[2][14] # !C2L474) # !C2_integrator[3][14] & C2_integrator[2][14] & !C2L474);


--C2_differentiator[0][13] is cic_decim:cic_decim_q|differentiator[0][13]
--operation mode is normal

C2_differentiator[0][13]_lut_out = clk_enable & C2_sampler[13];
C2_differentiator[0][13] = DFFEAS(C2_differentiator[0][13]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[13] is cic_decim:cic_decim_q|sampler[13]
--operation mode is normal

C2_sampler[13]_lut_out = C2_integrator[3][13] & clk_enable;
C2_sampler[13] = DFFEAS(C2_sampler[13]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][12] is cic_decim:cic_decim_q|pipeline[0][12]
--operation mode is arithmetic

C2_pipeline[0][12]_carry_eqn = C2L558;
C2_pipeline[0][12]_lut_out = C2_differentiator[0][12] $ C2_sampler[12] $ C2_pipeline[0][12]_carry_eqn;
C2_pipeline[0][12] = DFFEAS(C2_pipeline[0][12]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L560 is cic_decim:cic_decim_q|pipeline[0][12]~2746
--operation mode is arithmetic

C2L560 = CARRY(C2_differentiator[0][12] & C2_sampler[12] & !C2L558 # !C2_differentiator[0][12] & (C2_sampler[12] # !C2L558));


--C2_differentiator[1][12] is cic_decim:cic_decim_q|differentiator[1][12]
--operation mode is normal

C2_differentiator[1][12]_lut_out = C2_pipeline[0][12] & clk_enable;
C2_differentiator[1][12] = DFFEAS(C2_differentiator[1][12]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][11] is cic_decim:cic_decim_q|pipeline[1][11]
--operation mode is arithmetic

C2_pipeline[1][11]_carry_eqn = C2L644;
C2_pipeline[1][11]_lut_out = C2_differentiator[1][11] $ C2_pipeline[0][11] $ !C2_pipeline[1][11]_carry_eqn;
C2_pipeline[1][11] = DFFEAS(C2_pipeline[1][11]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L646 is cic_decim:cic_decim_q|pipeline[1][11]~2750
--operation mode is arithmetic

C2L646 = CARRY(C2_differentiator[1][11] & (!C2L644 # !C2_pipeline[0][11]) # !C2_differentiator[1][11] & !C2_pipeline[0][11] & !C2L644);


--C2_differentiator[2][11] is cic_decim:cic_decim_q|differentiator[2][11]
--operation mode is normal

C2_differentiator[2][11]_lut_out = C2_pipeline[1][11] & clk_enable;
C2_differentiator[2][11] = DFFEAS(C2_differentiator[2][11]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][10] is cic_decim:cic_decim_q|pipeline[2][10]
--operation mode is arithmetic

C2_pipeline[2][10]_carry_eqn = C2L730;
C2_pipeline[2][10]_lut_out = C2_differentiator[2][10] $ C2_pipeline[1][10] $ C2_pipeline[2][10]_carry_eqn;
C2_pipeline[2][10] = DFFEAS(C2_pipeline[2][10]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L732 is cic_decim:cic_decim_q|pipeline[2][10]~2754
--operation mode is arithmetic

C2L732 = CARRY(C2_differentiator[2][10] & C2_pipeline[1][10] & !C2L730 # !C2_differentiator[2][10] & (C2_pipeline[1][10] # !C2L730));


--C2_differentiator[3][10] is cic_decim:cic_decim_q|differentiator[3][10]
--operation mode is normal

C2_differentiator[3][10]_lut_out = C2_pipeline[2][10] & clk_enable;
C2_differentiator[3][10] = DFFEAS(C2_differentiator[3][10]_lut_out, clock, VCC, , C2L760, , , , );


--C2L820 is cic_decim:cic_decim_q|pipeline[3][28]~2759
--operation mode is arithmetic

C2L820 = CARRY(C2_differentiator[3][9] & (!C2L821 # !C2_pipeline[2][9]) # !C2_differentiator[3][9] & !C2_pipeline[2][9] & !C2L821);


--PB10_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[10]
--operation mode is normal

PB10_PHout[10]_lut_out = PB9_PHout[14] & (PB10L109) # !PB9_PHout[14] & PB10L107;
PB10_PHout[10] = DFFEAS(PB10_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L111 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1864
--operation mode is arithmetic

PB11L111_carry_eqn = PB11L116;
PB11L111 = PB10_PHout[9] $ (!PB11L111_carry_eqn);

--PB11L112 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1866
--operation mode is arithmetic

PB11L112 = CARRY(PB10_PHout[9] & (!PB11L116));


--PB11L113 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1869
--operation mode is arithmetic

PB11L113_carry_eqn = PB11L118;
PB11L113 = PB10_PHout[9] $ (PB11L113_carry_eqn);

--PB11L114 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1871
--operation mode is arithmetic

PB11L114 = CARRY(PB10_PHout[9] # !PB11L118);


--PB11_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[8]
--operation mode is normal

PB11_PHout[8]_lut_out = PB10_PHout[14] & (PB11L117) # !PB10_PHout[14] & PB11L115;
PB11_PHout[8] = DFFEAS(PB11_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[7]
--operation mode is arithmetic

PB12_PHout[7]_carry_eqn = PB12L52;
PB12_PHout[7]_lut_out = PB11_PHout[14] $ PB11_PHout[7] $ PB12_PHout[7]_carry_eqn;
PB12_PHout[7] = DFFEAS(PB12_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L54 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[7]~239
--operation mode is arithmetic

PB12L54 = CARRY(PB11_PHout[14] & !PB11_PHout[7] & !PB12L52 # !PB11_PHout[14] & (!PB12L52 # !PB11_PHout[7]));


--PB13_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[6]
--operation mode is arithmetic

PB13_PHout[6]_carry_eqn = PB13L50;
PB13_PHout[6]_lut_out = PB12_PHout[6] $ PB12_PHout[14] $ !PB13_PHout[6]_carry_eqn;
PB13_PHout[6] = DFFEAS(PB13_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L52 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[6]~243
--operation mode is arithmetic

PB13L52 = CARRY(PB12_PHout[6] & (PB12_PHout[14] # !PB13L50) # !PB12_PHout[6] & PB12_PHout[14] & !PB13L50);


--PB14_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[5]
--operation mode is arithmetic

PB14_PHout[5]_carry_eqn = PB14L48;
PB14_PHout[5]_lut_out = PB13_PHout[5] $ PB13_PHout[14] $ PB14_PHout[5]_carry_eqn;
PB14_PHout[5] = DFFEAS(PB14_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L50 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[5]~261
--operation mode is arithmetic

PB14L50 = CARRY(PB13_PHout[5] & !PB13_PHout[14] & !PB14L48 # !PB13_PHout[5] & (!PB14L48 # !PB13_PHout[14]));


--PB15L49 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~177
--operation mode is arithmetic

PB15L49 = CARRY(PB14_PHout[4] & (PB14_PHout[14] # !PB15L50) # !PB14_PHout[4] & PB14_PHout[14] & !PB15L50);


--PB10L107 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1868
--operation mode is arithmetic

PB10L107_carry_eqn = PB10L112;
PB10L107 = PB9_PHout[10] $ (!PB10L107_carry_eqn);

--PB10L108 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1870
--operation mode is arithmetic

PB10L108 = CARRY(PB9_PHout[10] & (!PB10L112));


--PB10L109 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1873
--operation mode is arithmetic

PB10L109_carry_eqn = PB10L114;
PB10L109 = PB9_PHout[10] $ (PB10L109_carry_eqn);

--PB10L110 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1875
--operation mode is arithmetic

PB10L110 = CARRY(PB9_PHout[10] # !PB10L114);


--PB6_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[13]
--operation mode is normal

PB6_PHout[13]_lut_out = PB5_PHout[14] & (PB6L97) # !PB5_PHout[14] & PB6L95;
PB6_PHout[13] = DFFEAS(PB6_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[12]
--operation mode is arithmetic

PB7_PHout[12]_carry_eqn = PB7L62;
PB7_PHout[12]_lut_out = PB6_PHout[14] $ PB6_PHout[12] $ !PB7_PHout[12]_carry_eqn;
PB7_PHout[12] = DFFEAS(PB7_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L64 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[12]~219
--operation mode is arithmetic

PB7L64 = CARRY(PB6_PHout[14] & (PB6_PHout[12] # !PB7L62) # !PB6_PHout[14] & PB6_PHout[12] & !PB7L62);


--PB8_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[11]
--operation mode is arithmetic

PB8_PHout[11]_carry_eqn = PB8L60;
PB8_PHout[11]_lut_out = PB7_PHout[11] $ PB7_PHout[14] $ PB8_PHout[11]_carry_eqn;
PB8_PHout[11] = DFFEAS(PB8_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L62 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[11]~223
--operation mode is arithmetic

PB8L62 = CARRY(PB7_PHout[11] & !PB7_PHout[14] & !PB8L60 # !PB7_PHout[11] & (!PB8L60 # !PB7_PHout[14]));


--PB9_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[10]
--operation mode is arithmetic

PB9_PHout[10]_carry_eqn = PB9L58;
PB9_PHout[10]_lut_out = PB8_PHout[10] $ PB8_PHout[14] $ !PB9_PHout[10]_carry_eqn;
PB9_PHout[10] = DFFEAS(PB9_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L60 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[10]~227
--operation mode is arithmetic

PB9L60 = CARRY(PB8_PHout[10] & (PB8_PHout[14] # !PB9L58) # !PB8_PHout[10] & PB8_PHout[14] & !PB9L58);


--PB6L91 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1882
--operation mode is normal

PB6L91_carry_eqn = PB6L96;
PB6L91 = PB5_PHout[14] $ (PB6L91_carry_eqn);


--PB6L92 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1887
--operation mode is normal

PB6L92_carry_eqn = PB6L98;
PB6L92 = PB5_PHout[14] $ (!PB6L92_carry_eqn);


--PB5_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]
--operation mode is normal

PB5_PHout[14]_carry_eqn = PB5L66;
PB5_PHout[14]_lut_out = !PB5_PHout[14]_carry_eqn;
PB5_PHout[14] = DFFEAS(PB5_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB5_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[17]
--operation mode is normal

PB5_Qout[17]_carry_eqn = PB5L103;
PB5_Qout[17]_lut_out = PB5L105 $ PB4_Qout[17] $ !PB5_Qout[17]_carry_eqn;
PB5_Qout[17] = DFFEAS(PB5_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB6L93 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1892
--operation mode is normal

PB6L93 = PB5_PHout[14] $ PB5_Qout[17];


--PB5_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[17]
--operation mode is normal

PB5_Iout[17]_carry_eqn = PB5L36;
PB5_Iout[17]_lut_out = PB5L106 $ PB4_Iout[17] $ !PB5_Iout[17]_carry_eqn;
PB5_Iout[17] = DFFEAS(PB5_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB6L94 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1893
--operation mode is normal

PB6L94 = PB5_PHout[14] $ PB5_Iout[17];


--PB5_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[16]
--operation mode is arithmetic

PB5_Iout[16]_carry_eqn = PB5L34;
PB5_Iout[16]_lut_out = PB5L106 $ PB4_Iout[16] $ PB5_Iout[16]_carry_eqn;
PB5_Iout[16] = DFFEAS(PB5_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L36 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[16]~263
--operation mode is arithmetic

PB5L36 = CARRY(PB5L106 & !PB4_Iout[16] & !PB5L34 # !PB5L106 & (!PB5L34 # !PB4_Iout[16]));


--PB6_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[15]
--operation mode is arithmetic

PB6_Iout[15]_carry_eqn = PB6L32;
PB6_Iout[15]_lut_out = PB6L93 $ PB5_Iout[15] $ !PB6_Iout[15]_carry_eqn;
PB6_Iout[15] = DFFEAS(PB6_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L34 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[15]~267
--operation mode is arithmetic

PB6L34 = CARRY(PB6L93 & (PB5_Iout[15] # !PB6L32) # !PB6L93 & PB5_Iout[15] & !PB6L32);


--PB7_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[14]
--operation mode is arithmetic

PB7_Iout[14]_carry_eqn = PB7L30;
PB7_Iout[14]_lut_out = PB7L106 $ PB6_Iout[14] $ PB7_Iout[14]_carry_eqn;
PB7_Iout[14] = DFFEAS(PB7_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L32 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[14]~271
--operation mode is arithmetic

PB7L32 = CARRY(PB7L106 & !PB6_Iout[14] & !PB7L30 # !PB7L106 & (!PB7L30 # !PB6_Iout[14]));


--PB8_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[13]
--operation mode is arithmetic

PB8_Iout[13]_carry_eqn = PB8L28;
PB8_Iout[13]_lut_out = PB8L105 $ PB7_Iout[13] $ !PB8_Iout[13]_carry_eqn;
PB8_Iout[13] = DFFEAS(PB8_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L30 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[13]~275
--operation mode is arithmetic

PB8L30 = CARRY(PB8L105 & (PB7_Iout[13] # !PB8L28) # !PB8L105 & PB7_Iout[13] & !PB8L28);


--PB9_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[12]
--operation mode is arithmetic

PB9_Iout[12]_carry_eqn = PB9L26;
PB9_Iout[12]_lut_out = PB9L106 $ PB8_Iout[12] $ PB9_Iout[12]_carry_eqn;
PB9_Iout[12] = DFFEAS(PB9_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L28 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[12]~281
--operation mode is arithmetic

PB9L28 = CARRY(PB9L106 & !PB8_Iout[12] & !PB9L26 # !PB9L106 & (!PB9L26 # !PB8_Iout[12]));


--PB10_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[11]
--operation mode is arithmetic

PB10_Iout[11]_carry_eqn = PB10L24;
PB10_Iout[11]_lut_out = PB10L93 $ PB9_Iout[11] $ !PB10_Iout[11]_carry_eqn;
PB10_Iout[11] = DFFEAS(PB10_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L26 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[11]~283
--operation mode is arithmetic

PB10L26 = CARRY(PB10L93 & (PB9_Iout[11] # !PB10L24) # !PB10L93 & PB9_Iout[11] & !PB10L24);


--PB11_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[10]
--operation mode is arithmetic

PB11_Iout[10]_carry_eqn = PB11L22;
PB11_Iout[10]_lut_out = PB11L94 $ PB10_Iout[10] $ PB11_Iout[10]_carry_eqn;
PB11_Iout[10] = DFFEAS(PB11_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L24 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[10]~287
--operation mode is arithmetic

PB11L24 = CARRY(PB11L94 & !PB10_Iout[10] & !PB11L22 # !PB11L94 & (!PB11L22 # !PB10_Iout[10]));


--PB12_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[9]
--operation mode is arithmetic

PB12_Iout[9]_carry_eqn = PB12L20;
PB12_Iout[9]_lut_out = PB12L105 $ PB11_Iout[9] $ !PB12_Iout[9]_carry_eqn;
PB12_Iout[9] = DFFEAS(PB12_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L22 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[9]~291
--operation mode is arithmetic

PB12L22 = CARRY(PB12L105 & (PB11_Iout[9] # !PB12L20) # !PB12L105 & PB11_Iout[9] & !PB12L20);


--PB13_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[8]
--operation mode is arithmetic

PB13_Iout[8]_carry_eqn = PB13L18;
PB13_Iout[8]_lut_out = PB13L106 $ PB12_Iout[8] $ PB13_Iout[8]_carry_eqn;
PB13_Iout[8] = DFFEAS(PB13_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L20 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[8]~295
--operation mode is arithmetic

PB13L20 = CARRY(PB13L106 & !PB12_Iout[8] & !PB13L18 # !PB13L106 & (!PB13L18 # !PB12_Iout[8]));


--PB14_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[7]
--operation mode is arithmetic

PB14_Iout[7]_carry_eqn = PB14L16;
PB14_Iout[7]_lut_out = PB14L105 $ PB13_Iout[7] $ !PB14_Iout[7]_carry_eqn;
PB14_Iout[7] = DFFEAS(PB14_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L18 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[7]~299
--operation mode is arithmetic

PB14L18 = CARRY(PB14L105 & (PB13_Iout[7] # !PB14L16) # !PB14L105 & PB13_Iout[7] & !PB14L16);


--PB15_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[6]
--operation mode is arithmetic

PB15_Iout[6]_carry_eqn = PB15L14;
PB15_Iout[6]_lut_out = PB15L92 $ PB14_Iout[6] $ PB15_Iout[6]_carry_eqn;
PB15_Iout[6] = DFFEAS(PB15_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L16 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[6]~303
--operation mode is arithmetic

PB15L16 = CARRY(PB15L92 & !PB14_Iout[6] & !PB15L14 # !PB15L92 & (!PB15L14 # !PB14_Iout[6]));


--PB16_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[5]
--operation mode is arithmetic

PB16_Iout[5]_carry_eqn = PB16L11;
PB16_Iout[5]_lut_out = PB16L69 $ PB15_Iout[5] $ !PB16_Iout[5]_carry_eqn;
PB16_Iout[5] = DFFEAS(PB16_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L13 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[5]~285
--operation mode is arithmetic

PB16L13 = CARRY(PB16L69 & (PB15_Iout[5] # !PB16L11) # !PB16L69 & PB15_Iout[5] & !PB16L11);


--PB5_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[16]
--operation mode is arithmetic

PB5_Qout[16]_carry_eqn = PB5L101;
PB5_Qout[16]_lut_out = PB5L105 $ PB4_Qout[16] $ PB5_Qout[16]_carry_eqn;
PB5_Qout[16] = DFFEAS(PB5_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L103 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[16]~263
--operation mode is arithmetic

PB5L103 = CARRY(PB5L105 & !PB4_Qout[16] & !PB5L101 # !PB5L105 & (!PB5L101 # !PB4_Qout[16]));


--PB6_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[15]
--operation mode is arithmetic

PB6_Qout[15]_carry_eqn = PB6L85;
PB6_Qout[15]_lut_out = PB6L94 $ PB5_Qout[15] $ !PB6_Qout[15]_carry_eqn;
PB6_Qout[15] = DFFEAS(PB6_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L87 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[15]~267
--operation mode is arithmetic

PB6L87 = CARRY(PB6L94 & (PB5_Qout[15] # !PB6L85) # !PB6L94 & PB5_Qout[15] & !PB6L85);


--PB7_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[14]
--operation mode is arithmetic

PB7_Qout[14]_carry_eqn = PB7L97;
PB7_Qout[14]_lut_out = PB7L105 $ PB6_Qout[14] $ PB7_Qout[14]_carry_eqn;
PB7_Qout[14] = DFFEAS(PB7_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L99 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[14]~271
--operation mode is arithmetic

PB7L99 = CARRY(PB7L105 & !PB6_Qout[14] & !PB7L97 # !PB7L105 & (!PB7L97 # !PB6_Qout[14]));


--PB8_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[13]
--operation mode is arithmetic

PB8_Qout[13]_carry_eqn = PB8L95;
PB8_Qout[13]_lut_out = PB8L106 $ PB7_Qout[13] $ !PB8_Qout[13]_carry_eqn;
PB8_Qout[13] = DFFEAS(PB8_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L97 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[13]~275
--operation mode is arithmetic

PB8L97 = CARRY(PB8L106 & (PB7_Qout[13] # !PB8L95) # !PB8L106 & PB7_Qout[13] & !PB8L95);


--PB9_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[12]
--operation mode is arithmetic

PB9_Qout[12]_carry_eqn = PB9L93;
PB9_Qout[12]_lut_out = PB9L105 $ PB8_Qout[12] $ PB9_Qout[12]_carry_eqn;
PB9_Qout[12] = DFFEAS(PB9_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L95 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[12]~279
--operation mode is arithmetic

PB9L95 = CARRY(PB9L105 & !PB8_Qout[12] & !PB9L93 # !PB9L105 & (!PB9L93 # !PB8_Qout[12]));


--PB10_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[11]
--operation mode is arithmetic

PB10_Qout[11]_carry_eqn = PB10L77;
PB10_Qout[11]_lut_out = PB10L94 $ PB9_Qout[11] $ !PB10_Qout[11]_carry_eqn;
PB10_Qout[11] = DFFEAS(PB10_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L79 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[11]~283
--operation mode is arithmetic

PB10L79 = CARRY(PB10L94 & (PB9_Qout[11] # !PB10L77) # !PB10L94 & PB9_Qout[11] & !PB10L77);


--PB11_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[10]
--operation mode is arithmetic

PB11_Qout[10]_carry_eqn = PB11L75;
PB11_Qout[10]_lut_out = PB11L93 $ PB10_Qout[10] $ PB11_Qout[10]_carry_eqn;
PB11_Qout[10] = DFFEAS(PB11_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L77 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[10]~287
--operation mode is arithmetic

PB11L77 = CARRY(PB11L93 & !PB10_Qout[10] & !PB11L75 # !PB11L93 & (!PB11L75 # !PB10_Qout[10]));


--PB12_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[9]
--operation mode is arithmetic

PB12_Qout[9]_carry_eqn = PB12L87;
PB12_Qout[9]_lut_out = PB12L106 $ PB11_Qout[9] $ !PB12_Qout[9]_carry_eqn;
PB12_Qout[9] = DFFEAS(PB12_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L89 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[9]~291
--operation mode is arithmetic

PB12L89 = CARRY(PB12L106 & (PB11_Qout[9] # !PB12L87) # !PB12L106 & PB11_Qout[9] & !PB12L87);


--PB13_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[8]
--operation mode is arithmetic

PB13_Qout[8]_carry_eqn = PB13L85;
PB13_Qout[8]_lut_out = PB13L105 $ PB12_Qout[8] $ PB13_Qout[8]_carry_eqn;
PB13_Qout[8] = DFFEAS(PB13_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L87 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[8]~295
--operation mode is arithmetic

PB13L87 = CARRY(PB13L105 & !PB12_Qout[8] & !PB13L85 # !PB13L105 & (!PB13L85 # !PB12_Qout[8]));


--PB14_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[7]
--operation mode is arithmetic

PB14_Qout[7]_carry_eqn = PB14L83;
PB14_Qout[7]_lut_out = PB14L106 $ PB13_Qout[7] $ !PB14_Qout[7]_carry_eqn;
PB14_Qout[7] = DFFEAS(PB14_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L85 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[7]~299
--operation mode is arithmetic

PB14L85 = CARRY(PB14L106 & (PB13_Qout[7] # !PB14L83) # !PB14L106 & PB13_Qout[7] & !PB14L83);


--PB15_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[6]
--operation mode is arithmetic

PB15_Qout[6]_carry_eqn = PB15L67;
PB15_Qout[6]_lut_out = PB15L91 $ PB14_Qout[6] $ PB15_Qout[6]_carry_eqn;
PB15_Qout[6] = DFFEAS(PB15_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L69 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[6]~303
--operation mode is arithmetic

PB15L69 = CARRY(PB15L91 & !PB14_Qout[6] & !PB15L67 # !PB15L91 & (!PB15L67 # !PB14_Qout[6]));


--PB16_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[5]
--operation mode is arithmetic

PB16_Qout[5]_carry_eqn = PB16L45;
PB16_Qout[5]_lut_out = PB16L70 $ PB15_Qout[5] $ !PB16_Qout[5]_carry_eqn;
PB16_Qout[5] = DFFEAS(PB16_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L47 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[5]~285
--operation mode is arithmetic

PB16L47 = CARRY(PB16L70 & (PB15_Qout[5] # !PB16L45) # !PB16L70 & PB15_Qout[5] & !PB16L45);


--C1_integrator[0][16] is cic_decim:cic_decim_i|integrator[0][16]
--operation mode is arithmetic

C1_integrator[0][16]_carry_eqn = C1L213;
C1_integrator[0][16]_lut_out = C1_integrator[0][16] $ PB16_Iout[16] $ !C1_integrator[0][16]_carry_eqn;
C1_integrator[0][16] = DFFEAS(C1_integrator[0][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L215 is cic_decim:cic_decim_i|integrator[0][16]~2953
--operation mode is arithmetic

C1L215 = CARRY(C1_integrator[0][16] & (PB16_Iout[16] # !C1L213) # !C1_integrator[0][16] & PB16_Iout[16] & !C1L213);


--C1_integrator[1][15] is cic_decim:cic_decim_i|integrator[1][15]
--operation mode is arithmetic

C1_integrator[1][15]_carry_eqn = C1L299;
C1_integrator[1][15]_lut_out = C1_integrator[1][15] $ C1_integrator[0][15] $ C1_integrator[1][15]_carry_eqn;
C1_integrator[1][15] = DFFEAS(C1_integrator[1][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L301 is cic_decim:cic_decim_i|integrator[1][15]~2957
--operation mode is arithmetic

C1L301 = CARRY(C1_integrator[1][15] & !C1_integrator[0][15] & !C1L299 # !C1_integrator[1][15] & (!C1L299 # !C1_integrator[0][15]));


--C1_integrator[2][14] is cic_decim:cic_decim_i|integrator[2][14]
--operation mode is arithmetic

C1_integrator[2][14]_carry_eqn = C1L385;
C1_integrator[2][14]_lut_out = C1_integrator[2][14] $ C1_integrator[1][14] $ !C1_integrator[2][14]_carry_eqn;
C1_integrator[2][14] = DFFEAS(C1_integrator[2][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L387 is cic_decim:cic_decim_i|integrator[2][14]~2961
--operation mode is arithmetic

C1L387 = CARRY(C1_integrator[2][14] & (C1_integrator[1][14] # !C1L385) # !C1_integrator[2][14] & C1_integrator[1][14] & !C1L385);


--C1_integrator[3][13] is cic_decim:cic_decim_i|integrator[3][13]
--operation mode is arithmetic

C1_integrator[3][13]_carry_eqn = C1L471;
C1_integrator[3][13]_lut_out = C1_integrator[3][13] $ C1_integrator[2][13] $ C1_integrator[3][13]_carry_eqn;
C1_integrator[3][13] = DFFEAS(C1_integrator[3][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L473 is cic_decim:cic_decim_i|integrator[3][13]~2965
--operation mode is arithmetic

C1L473 = CARRY(C1_integrator[3][13] & !C1_integrator[2][13] & !C1L471 # !C1_integrator[3][13] & (!C1L471 # !C1_integrator[2][13]));


--C1_differentiator[0][12] is cic_decim:cic_decim_i|differentiator[0][12]
--operation mode is normal

C1_differentiator[0][12]_lut_out = clk_enable & C1_sampler[12];
C1_differentiator[0][12] = DFFEAS(C1_differentiator[0][12]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[12] is cic_decim:cic_decim_i|sampler[12]
--operation mode is normal

C1_sampler[12]_lut_out = C1_integrator[3][12] & clk_enable;
C1_sampler[12] = DFFEAS(C1_sampler[12]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][11] is cic_decim:cic_decim_i|pipeline[0][11]
--operation mode is arithmetic

C1_pipeline[0][11]_carry_eqn = C1L555;
C1_pipeline[0][11]_lut_out = C1_differentiator[0][11] $ C1_sampler[11] $ !C1_pipeline[0][11]_carry_eqn;
C1_pipeline[0][11] = DFFEAS(C1_pipeline[0][11]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L557 is cic_decim:cic_decim_i|pipeline[0][11]~2748
--operation mode is arithmetic

C1L557 = CARRY(C1_differentiator[0][11] & (!C1L555 # !C1_sampler[11]) # !C1_differentiator[0][11] & !C1_sampler[11] & !C1L555);


--C1_differentiator[1][11] is cic_decim:cic_decim_i|differentiator[1][11]
--operation mode is normal

C1_differentiator[1][11]_lut_out = C1_pipeline[0][11] & clk_enable;
C1_differentiator[1][11] = DFFEAS(C1_differentiator[1][11]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][10] is cic_decim:cic_decim_i|pipeline[1][10]
--operation mode is arithmetic

C1_pipeline[1][10]_carry_eqn = C1L641;
C1_pipeline[1][10]_lut_out = C1_differentiator[1][10] $ C1_pipeline[0][10] $ C1_pipeline[1][10]_carry_eqn;
C1_pipeline[1][10] = DFFEAS(C1_pipeline[1][10]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L643 is cic_decim:cic_decim_i|pipeline[1][10]~2752
--operation mode is arithmetic

C1L643 = CARRY(C1_differentiator[1][10] & C1_pipeline[0][10] & !C1L641 # !C1_differentiator[1][10] & (C1_pipeline[0][10] # !C1L641));


--C1_differentiator[2][10] is cic_decim:cic_decim_i|differentiator[2][10]
--operation mode is normal

C1_differentiator[2][10]_lut_out = C1_pipeline[1][10] & clk_enable;
C1_differentiator[2][10] = DFFEAS(C1_differentiator[2][10]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][9] is cic_decim:cic_decim_i|pipeline[2][9]
--operation mode is arithmetic

C1_pipeline[2][9]_carry_eqn = C1L727;
C1_pipeline[2][9]_lut_out = C1_differentiator[2][9] $ C1_pipeline[1][9] $ !C1_pipeline[2][9]_carry_eqn;
C1_pipeline[2][9] = DFFEAS(C1_pipeline[2][9]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L729 is cic_decim:cic_decim_i|pipeline[2][9]~2756
--operation mode is arithmetic

C1L729 = CARRY(C1_differentiator[2][9] & (!C1L727 # !C1_pipeline[1][9]) # !C1_differentiator[2][9] & !C1_pipeline[1][9] & !C1L727);


--C1_differentiator[3][9] is cic_decim:cic_decim_i|differentiator[3][9]
--operation mode is normal

C1_differentiator[3][9]_lut_out = C1_pipeline[2][9] & clk_enable;
C1_differentiator[3][9] = DFFEAS(C1_differentiator[3][9]_lut_out, clock, VCC, , C2L760, , , , );


--C1L819 is cic_decim:cic_decim_i|pipeline[3][28]~2761
--operation mode is arithmetic

C1L819 = CARRY(C1_differentiator[3][8] & C1_pipeline[2][8] & !C1L820 # !C1_differentiator[3][8] & (C1_pipeline[2][8] # !C1L820));


--C2_integrator[0][16] is cic_decim:cic_decim_q|integrator[0][16]
--operation mode is arithmetic

C2_integrator[0][16]_carry_eqn = C2L213;
C2_integrator[0][16]_lut_out = C2_integrator[0][16] $ PB16_Qout[16] $ !C2_integrator[0][16]_carry_eqn;
C2_integrator[0][16] = DFFEAS(C2_integrator[0][16]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L215 is cic_decim:cic_decim_q|integrator[0][16]~2968
--operation mode is arithmetic

C2L215 = CARRY(C2_integrator[0][16] & (PB16_Qout[16] # !C2L213) # !C2_integrator[0][16] & PB16_Qout[16] & !C2L213);


--C2_integrator[1][15] is cic_decim:cic_decim_q|integrator[1][15]
--operation mode is arithmetic

C2_integrator[1][15]_carry_eqn = C2L299;
C2_integrator[1][15]_lut_out = C2_integrator[1][15] $ C2_integrator[0][15] $ C2_integrator[1][15]_carry_eqn;
C2_integrator[1][15] = DFFEAS(C2_integrator[1][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L301 is cic_decim:cic_decim_q|integrator[1][15]~2972
--operation mode is arithmetic

C2L301 = CARRY(C2_integrator[1][15] & !C2_integrator[0][15] & !C2L299 # !C2_integrator[1][15] & (!C2L299 # !C2_integrator[0][15]));


--C2_integrator[2][14] is cic_decim:cic_decim_q|integrator[2][14]
--operation mode is arithmetic

C2_integrator[2][14]_carry_eqn = C2L385;
C2_integrator[2][14]_lut_out = C2_integrator[2][14] $ C2_integrator[1][14] $ !C2_integrator[2][14]_carry_eqn;
C2_integrator[2][14] = DFFEAS(C2_integrator[2][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L387 is cic_decim:cic_decim_q|integrator[2][14]~2976
--operation mode is arithmetic

C2L387 = CARRY(C2_integrator[2][14] & (C2_integrator[1][14] # !C2L385) # !C2_integrator[2][14] & C2_integrator[1][14] & !C2L385);


--C2_integrator[3][13] is cic_decim:cic_decim_q|integrator[3][13]
--operation mode is arithmetic

C2_integrator[3][13]_carry_eqn = C2L472;
C2_integrator[3][13]_lut_out = C2_integrator[3][13] $ C2_integrator[2][13] $ C2_integrator[3][13]_carry_eqn;
C2_integrator[3][13] = DFFEAS(C2_integrator[3][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L474 is cic_decim:cic_decim_q|integrator[3][13]~2980
--operation mode is arithmetic

C2L474 = CARRY(C2_integrator[3][13] & !C2_integrator[2][13] & !C2L472 # !C2_integrator[3][13] & (!C2L472 # !C2_integrator[2][13]));


--C2_differentiator[0][12] is cic_decim:cic_decim_q|differentiator[0][12]
--operation mode is normal

C2_differentiator[0][12]_lut_out = clk_enable & C2_sampler[12];
C2_differentiator[0][12] = DFFEAS(C2_differentiator[0][12]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[12] is cic_decim:cic_decim_q|sampler[12]
--operation mode is normal

C2_sampler[12]_lut_out = C2_integrator[3][12] & clk_enable;
C2_sampler[12] = DFFEAS(C2_sampler[12]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][11] is cic_decim:cic_decim_q|pipeline[0][11]
--operation mode is arithmetic

C2_pipeline[0][11]_carry_eqn = C2L556;
C2_pipeline[0][11]_lut_out = C2_differentiator[0][11] $ C2_sampler[11] $ !C2_pipeline[0][11]_carry_eqn;
C2_pipeline[0][11] = DFFEAS(C2_pipeline[0][11]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L558 is cic_decim:cic_decim_q|pipeline[0][11]~2763
--operation mode is arithmetic

C2L558 = CARRY(C2_differentiator[0][11] & (!C2L556 # !C2_sampler[11]) # !C2_differentiator[0][11] & !C2_sampler[11] & !C2L556);


--C2_differentiator[1][11] is cic_decim:cic_decim_q|differentiator[1][11]
--operation mode is normal

C2_differentiator[1][11]_lut_out = C2_pipeline[0][11] & clk_enable;
C2_differentiator[1][11] = DFFEAS(C2_differentiator[1][11]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][10] is cic_decim:cic_decim_q|pipeline[1][10]
--operation mode is arithmetic

C2_pipeline[1][10]_carry_eqn = C2L642;
C2_pipeline[1][10]_lut_out = C2_differentiator[1][10] $ C2_pipeline[0][10] $ C2_pipeline[1][10]_carry_eqn;
C2_pipeline[1][10] = DFFEAS(C2_pipeline[1][10]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L644 is cic_decim:cic_decim_q|pipeline[1][10]~2767
--operation mode is arithmetic

C2L644 = CARRY(C2_differentiator[1][10] & C2_pipeline[0][10] & !C2L642 # !C2_differentiator[1][10] & (C2_pipeline[0][10] # !C2L642));


--C2_differentiator[2][10] is cic_decim:cic_decim_q|differentiator[2][10]
--operation mode is normal

C2_differentiator[2][10]_lut_out = C2_pipeline[1][10] & clk_enable;
C2_differentiator[2][10] = DFFEAS(C2_differentiator[2][10]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][9] is cic_decim:cic_decim_q|pipeline[2][9]
--operation mode is arithmetic

C2_pipeline[2][9]_carry_eqn = C2L728;
C2_pipeline[2][9]_lut_out = C2_differentiator[2][9] $ C2_pipeline[1][9] $ !C2_pipeline[2][9]_carry_eqn;
C2_pipeline[2][9] = DFFEAS(C2_pipeline[2][9]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L730 is cic_decim:cic_decim_q|pipeline[2][9]~2771
--operation mode is arithmetic

C2L730 = CARRY(C2_differentiator[2][9] & (!C2L728 # !C2_pipeline[1][9]) # !C2_differentiator[2][9] & !C2_pipeline[1][9] & !C2L728);


--C2_differentiator[3][9] is cic_decim:cic_decim_q|differentiator[3][9]
--operation mode is normal

C2_differentiator[3][9]_lut_out = C2_pipeline[2][9] & clk_enable;
C2_differentiator[3][9] = DFFEAS(C2_differentiator[3][9]_lut_out, clock, VCC, , C2L760, , , , );


--C2L821 is cic_decim:cic_decim_q|pipeline[3][28]~2776
--operation mode is arithmetic

C2L821 = CARRY(C2_differentiator[3][8] & C2_pipeline[2][8] & !C2L822 # !C2_differentiator[3][8] & (C2_pipeline[2][8] # !C2L822));


--PB10_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[9]
--operation mode is normal

PB10_PHout[9]_lut_out = PB9_PHout[14] & (PB10L113) # !PB9_PHout[14] & PB10L111;
PB10_PHout[9] = DFFEAS(PB10_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L115 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1874
--operation mode is arithmetic

PB11L115_carry_eqn = PB11L120;
PB11L115 = PB10_PHout[8] $ (PB11L115_carry_eqn);

--PB11L116 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1876
--operation mode is arithmetic

PB11L116 = CARRY(!PB11L120 # !PB10_PHout[8]);


--PB11L117 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1879
--operation mode is arithmetic

PB11L117_carry_eqn = PB11L122;
PB11L117 = PB10_PHout[8] $ (!PB11L117_carry_eqn);

--PB11L118 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1881
--operation mode is arithmetic

PB11L118 = CARRY(!PB10_PHout[8] & (!PB11L122));


--PB11_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[7]
--operation mode is normal

PB11_PHout[7]_lut_out = PB10_PHout[14] & (PB11L121) # !PB10_PHout[14] & PB11L119;
PB11_PHout[7] = DFFEAS(PB11_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[6]
--operation mode is arithmetic

PB12_PHout[6]_carry_eqn = PB12L50;
PB12_PHout[6]_lut_out = PB11_PHout[14] $ PB11_PHout[6] $ !PB12_PHout[6]_carry_eqn;
PB12_PHout[6] = DFFEAS(PB12_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L52 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[6]~243
--operation mode is arithmetic

PB12L52 = CARRY(PB11_PHout[14] & (PB11_PHout[6] # !PB12L50) # !PB11_PHout[14] & PB11_PHout[6] & !PB12L50);


--PB13_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[5]
--operation mode is arithmetic

PB13_PHout[5]_carry_eqn = PB13L48;
PB13_PHout[5]_lut_out = PB12_PHout[5] $ PB12_PHout[14] $ PB13_PHout[5]_carry_eqn;
PB13_PHout[5] = DFFEAS(PB13_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L50 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[5]~247
--operation mode is arithmetic

PB13L50 = CARRY(PB12_PHout[5] & !PB12_PHout[14] & !PB13L48 # !PB12_PHout[5] & (!PB13L48 # !PB12_PHout[14]));


--PB14_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[4]
--operation mode is arithmetic

PB14_PHout[4]_carry_eqn = PB14L46;
PB14_PHout[4]_lut_out = PB13_PHout[4] $ PB13_PHout[14] $ !PB14_PHout[4]_carry_eqn;
PB14_PHout[4] = DFFEAS(PB14_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L48 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[4]~265
--operation mode is arithmetic

PB14L48 = CARRY(PB13_PHout[4] & (PB13_PHout[14] # !PB14L46) # !PB13_PHout[4] & PB13_PHout[14] & !PB14L46);


--PB15L50 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~182
--operation mode is arithmetic

PB15L50 = CARRY(PB14_PHout[3] & !PB14_PHout[14] & !PB15L51 # !PB14_PHout[3] & (!PB15L51 # !PB14_PHout[14]));


--PB10L111 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1878
--operation mode is arithmetic

PB10L111_carry_eqn = PB10L116;
PB10L111 = PB9_PHout[9] $ (PB10L111_carry_eqn);

--PB10L112 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1880
--operation mode is arithmetic

PB10L112 = CARRY(!PB10L116 # !PB9_PHout[9]);


--PB10L113 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1883
--operation mode is arithmetic

PB10L113_carry_eqn = PB10L118;
PB10L113 = PB9_PHout[9] $ (!PB10L113_carry_eqn);

--PB10L114 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1885
--operation mode is arithmetic

PB10L114 = CARRY(!PB9_PHout[9] & (!PB10L118));


--PB6L95 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1894
--operation mode is arithmetic

PB6L95_carry_eqn = PB6L100;
PB6L95 = PB5_PHout[13] $ (!PB6L95_carry_eqn);

--PB6L96 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1896
--operation mode is arithmetic

PB6L96 = CARRY(PB5_PHout[13] & (!PB6L100));


--PB6L97 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1899
--operation mode is arithmetic

PB6L97_carry_eqn = PB6L102;
PB6L97 = PB5_PHout[13] $ (PB6L97_carry_eqn);

--PB6L98 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1901
--operation mode is arithmetic

PB6L98 = CARRY(PB5_PHout[13] # !PB6L102);


--PB6_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[12]
--operation mode is normal

PB6_PHout[12]_lut_out = PB5_PHout[14] & (PB6L101) # !PB5_PHout[14] & PB6L99;
PB6_PHout[12] = DFFEAS(PB6_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[11]
--operation mode is arithmetic

PB7_PHout[11]_carry_eqn = PB7L60;
PB7_PHout[11]_lut_out = PB6_PHout[14] $ PB6_PHout[11] $ PB7_PHout[11]_carry_eqn;
PB7_PHout[11] = DFFEAS(PB7_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L62 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[11]~223
--operation mode is arithmetic

PB7L62 = CARRY(PB6_PHout[14] & !PB6_PHout[11] & !PB7L60 # !PB6_PHout[14] & (!PB7L60 # !PB6_PHout[11]));


--PB8_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[10]
--operation mode is arithmetic

PB8_PHout[10]_carry_eqn = PB8L58;
PB8_PHout[10]_lut_out = PB7_PHout[10] $ PB7_PHout[14] $ !PB8_PHout[10]_carry_eqn;
PB8_PHout[10] = DFFEAS(PB8_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L60 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[10]~227
--operation mode is arithmetic

PB8L60 = CARRY(PB7_PHout[10] & (PB7_PHout[14] # !PB8L58) # !PB7_PHout[10] & PB7_PHout[14] & !PB8L58);


--PB9_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[9]
--operation mode is arithmetic

PB9_PHout[9]_carry_eqn = PB9L56;
PB9_PHout[9]_lut_out = PB8_PHout[9] $ PB8_PHout[14] $ PB9_PHout[9]_carry_eqn;
PB9_PHout[9] = DFFEAS(PB9_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L58 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[9]~231
--operation mode is arithmetic

PB9L58 = CARRY(PB8_PHout[9] & !PB8_PHout[14] & !PB9L56 # !PB8_PHout[9] & (!PB9L56 # !PB8_PHout[14]));


--PB5_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[13]
--operation mode is arithmetic

PB5_PHout[13]_carry_eqn = PB5L64;
PB5_PHout[13]_lut_out = PB4_PHout[13] $ PB4_PHout[14] $ PB5_PHout[13]_carry_eqn;
PB5_PHout[13] = DFFEAS(PB5_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L66 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[13]~215
--operation mode is arithmetic

PB5L66 = CARRY(PB4_PHout[13] & !PB4_PHout[14] & !PB5L64 # !PB4_PHout[13] & (!PB5L64 # !PB4_PHout[14]));


--PB4_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[14]
--operation mode is normal

PB4_PHout[14]_carry_eqn = PB4L66;
PB4_PHout[14]_lut_out = !PB4_PHout[14]_carry_eqn;
PB4_PHout[14] = DFFEAS(PB4_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB4_Iout[17] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[17]
--operation mode is normal

PB4_Iout[17]_carry_eqn = PB4L36;
PB4_Iout[17]_lut_out = PB4L105 $ PB3_Qout[17] $ !PB4_Iout[17]_carry_eqn;
PB4_Iout[17] = DFFEAS(PB4_Iout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB5L105 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1902
--operation mode is normal

PB5L105 = PB4_PHout[14] $ PB4_Iout[17];


--PB4_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[17]
--operation mode is normal

PB4_Qout[17]_carry_eqn = PB4L103;
PB4_Qout[17]_lut_out = PB4L105 $ PB3_Qout[17] $ !PB4_Qout[17]_carry_eqn;
PB4_Qout[17] = DFFEAS(PB4_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB5L106 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1903
--operation mode is normal

PB5L106 = PB4_PHout[14] $ PB4_Qout[17];


--PB4_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[16]
--operation mode is arithmetic

PB4_Iout[16]_carry_eqn = PB4L34;
PB4_Iout[16]_lut_out = PB4L105 $ PB3_Iout[16] $ PB4_Iout[16]_carry_eqn;
PB4_Iout[16] = DFFEAS(PB4_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L36 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[16]~263
--operation mode is arithmetic

PB4L36 = CARRY(PB4L105 & !PB3_Iout[16] & !PB4L34 # !PB4L105 & (!PB4L34 # !PB3_Iout[16]));


--PB5_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[15]
--operation mode is arithmetic

PB5_Iout[15]_carry_eqn = PB5L32;
PB5_Iout[15]_lut_out = PB5L106 $ PB4_Iout[15] $ !PB5_Iout[15]_carry_eqn;
PB5_Iout[15] = DFFEAS(PB5_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L34 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[15]~267
--operation mode is arithmetic

PB5L34 = CARRY(PB5L106 & (PB4_Iout[15] # !PB5L32) # !PB5L106 & PB4_Iout[15] & !PB5L32);


--PB6_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[14]
--operation mode is arithmetic

PB6_Iout[14]_carry_eqn = PB6L30;
PB6_Iout[14]_lut_out = PB6L93 $ PB5_Iout[14] $ PB6_Iout[14]_carry_eqn;
PB6_Iout[14] = DFFEAS(PB6_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L32 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[14]~271
--operation mode is arithmetic

PB6L32 = CARRY(PB6L93 & !PB5_Iout[14] & !PB6L30 # !PB6L93 & (!PB6L30 # !PB5_Iout[14]));


--PB7_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[13]
--operation mode is arithmetic

PB7_Iout[13]_carry_eqn = PB7L28;
PB7_Iout[13]_lut_out = PB7L106 $ PB6_Iout[13] $ !PB7_Iout[13]_carry_eqn;
PB7_Iout[13] = DFFEAS(PB7_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L30 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[13]~275
--operation mode is arithmetic

PB7L30 = CARRY(PB7L106 & (PB6_Iout[13] # !PB7L28) # !PB7L106 & PB6_Iout[13] & !PB7L28);


--PB8_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[12]
--operation mode is arithmetic

PB8_Iout[12]_carry_eqn = PB8L26;
PB8_Iout[12]_lut_out = PB8L105 $ PB7_Iout[12] $ PB8_Iout[12]_carry_eqn;
PB8_Iout[12] = DFFEAS(PB8_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L28 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[12]~279
--operation mode is arithmetic

PB8L28 = CARRY(PB8L105 & !PB7_Iout[12] & !PB8L26 # !PB8L105 & (!PB8L26 # !PB7_Iout[12]));


--PB9_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[11]
--operation mode is arithmetic

PB9_Iout[11]_carry_eqn = PB9L24;
PB9_Iout[11]_lut_out = PB9L106 $ PB8_Iout[11] $ !PB9_Iout[11]_carry_eqn;
PB9_Iout[11] = DFFEAS(PB9_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L26 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[11]~285
--operation mode is arithmetic

PB9L26 = CARRY(PB9L106 & (PB8_Iout[11] # !PB9L24) # !PB9L106 & PB8_Iout[11] & !PB9L24);


--PB10_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[10]
--operation mode is arithmetic

PB10_Iout[10]_carry_eqn = PB10L22;
PB10_Iout[10]_lut_out = PB10L93 $ PB9_Iout[10] $ PB10_Iout[10]_carry_eqn;
PB10_Iout[10] = DFFEAS(PB10_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L24 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[10]~287
--operation mode is arithmetic

PB10L24 = CARRY(PB10L93 & !PB9_Iout[10] & !PB10L22 # !PB10L93 & (!PB10L22 # !PB9_Iout[10]));


--PB11_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[9]
--operation mode is arithmetic

PB11_Iout[9]_carry_eqn = PB11L20;
PB11_Iout[9]_lut_out = PB11L94 $ PB10_Iout[9] $ !PB11_Iout[9]_carry_eqn;
PB11_Iout[9] = DFFEAS(PB11_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L22 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[9]~291
--operation mode is arithmetic

PB11L22 = CARRY(PB11L94 & (PB10_Iout[9] # !PB11L20) # !PB11L94 & PB10_Iout[9] & !PB11L20);


--PB12_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]
--operation mode is arithmetic

PB12_Iout[8]_carry_eqn = PB12L18;
PB12_Iout[8]_lut_out = PB12L105 $ PB11_Iout[8] $ PB12_Iout[8]_carry_eqn;
PB12_Iout[8] = DFFEAS(PB12_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L20 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]~295
--operation mode is arithmetic

PB12L20 = CARRY(PB12L105 & !PB11_Iout[8] & !PB12L18 # !PB12L105 & (!PB12L18 # !PB11_Iout[8]));


--PB13_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[7]
--operation mode is arithmetic

PB13_Iout[7]_carry_eqn = PB13L16;
PB13_Iout[7]_lut_out = PB13L106 $ PB12_Iout[7] $ !PB13_Iout[7]_carry_eqn;
PB13_Iout[7] = DFFEAS(PB13_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L18 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[7]~299
--operation mode is arithmetic

PB13L18 = CARRY(PB13L106 & (PB12_Iout[7] # !PB13L16) # !PB13L106 & PB12_Iout[7] & !PB13L16);


--PB14_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[6]
--operation mode is arithmetic

PB14_Iout[6]_carry_eqn = PB14L14;
PB14_Iout[6]_lut_out = PB14L105 $ PB13_Iout[6] $ PB14_Iout[6]_carry_eqn;
PB14_Iout[6] = DFFEAS(PB14_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L16 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[6]~303
--operation mode is arithmetic

PB14L16 = CARRY(PB14L105 & !PB13_Iout[6] & !PB14L14 # !PB14L105 & (!PB14L14 # !PB13_Iout[6]));


--PB15_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[5]
--operation mode is arithmetic

PB15_Iout[5]_carry_eqn = PB15L12;
PB15_Iout[5]_lut_out = PB15L92 $ PB14_Iout[5] $ !PB15_Iout[5]_carry_eqn;
PB15_Iout[5] = DFFEAS(PB15_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L14 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[5]~307
--operation mode is arithmetic

PB15L14 = CARRY(PB15L92 & (PB14_Iout[5] # !PB15L12) # !PB15L92 & PB14_Iout[5] & !PB15L12);


--PB16_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[4]
--operation mode is arithmetic

PB16_Iout[4]_carry_eqn = PB16L9;
PB16_Iout[4]_lut_out = PB16L69 $ PB15_Iout[4] $ PB16_Iout[4]_carry_eqn;
PB16_Iout[4] = DFFEAS(PB16_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L11 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[4]~289
--operation mode is arithmetic

PB16L11 = CARRY(PB16L69 & !PB15_Iout[4] & !PB16L9 # !PB16L69 & (!PB16L9 # !PB15_Iout[4]));


--PB4_Qout[16] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[16]
--operation mode is arithmetic

PB4_Qout[16]_carry_eqn = PB4L101;
PB4_Qout[16]_lut_out = PB4L105 $ PB3_Iout[16] $ PB4_Qout[16]_carry_eqn;
PB4_Qout[16] = DFFEAS(PB4_Qout[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L103 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[16]~263
--operation mode is arithmetic

PB4L103 = CARRY(PB4L105 & !PB3_Iout[16] & !PB4L101 # !PB4L105 & (!PB4L101 # !PB3_Iout[16]));


--PB5_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[15]
--operation mode is arithmetic

PB5_Qout[15]_carry_eqn = PB5L99;
PB5_Qout[15]_lut_out = PB5L105 $ PB4_Qout[15] $ !PB5_Qout[15]_carry_eqn;
PB5_Qout[15] = DFFEAS(PB5_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L101 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[15]~267
--operation mode is arithmetic

PB5L101 = CARRY(PB5L105 & (PB4_Qout[15] # !PB5L99) # !PB5L105 & PB4_Qout[15] & !PB5L99);


--PB6_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[14]
--operation mode is arithmetic

PB6_Qout[14]_carry_eqn = PB6L83;
PB6_Qout[14]_lut_out = PB6L94 $ PB5_Qout[14] $ PB6_Qout[14]_carry_eqn;
PB6_Qout[14] = DFFEAS(PB6_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L85 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[14]~271
--operation mode is arithmetic

PB6L85 = CARRY(PB6L94 & !PB5_Qout[14] & !PB6L83 # !PB6L94 & (!PB6L83 # !PB5_Qout[14]));


--PB7_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[13]
--operation mode is arithmetic

PB7_Qout[13]_carry_eqn = PB7L95;
PB7_Qout[13]_lut_out = PB7L105 $ PB6_Qout[13] $ !PB7_Qout[13]_carry_eqn;
PB7_Qout[13] = DFFEAS(PB7_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L97 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[13]~275
--operation mode is arithmetic

PB7L97 = CARRY(PB7L105 & (PB6_Qout[13] # !PB7L95) # !PB7L105 & PB6_Qout[13] & !PB7L95);


--PB8_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[12]
--operation mode is arithmetic

PB8_Qout[12]_carry_eqn = PB8L93;
PB8_Qout[12]_lut_out = PB8L106 $ PB7_Qout[12] $ PB8_Qout[12]_carry_eqn;
PB8_Qout[12] = DFFEAS(PB8_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L95 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[12]~279
--operation mode is arithmetic

PB8L95 = CARRY(PB8L106 & !PB7_Qout[12] & !PB8L93 # !PB8L106 & (!PB8L93 # !PB7_Qout[12]));


--PB9_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[11]
--operation mode is arithmetic

PB9_Qout[11]_carry_eqn = PB9L91;
PB9_Qout[11]_lut_out = PB9L105 $ PB8_Qout[11] $ !PB9_Qout[11]_carry_eqn;
PB9_Qout[11] = DFFEAS(PB9_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L93 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[11]~283
--operation mode is arithmetic

PB9L93 = CARRY(PB9L105 & (PB8_Qout[11] # !PB9L91) # !PB9L105 & PB8_Qout[11] & !PB9L91);


--PB10_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[10]
--operation mode is arithmetic

PB10_Qout[10]_carry_eqn = PB10L75;
PB10_Qout[10]_lut_out = PB10L94 $ PB9_Qout[10] $ PB10_Qout[10]_carry_eqn;
PB10_Qout[10] = DFFEAS(PB10_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L77 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[10]~287
--operation mode is arithmetic

PB10L77 = CARRY(PB10L94 & !PB9_Qout[10] & !PB10L75 # !PB10L94 & (!PB10L75 # !PB9_Qout[10]));


--PB11_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[9]
--operation mode is arithmetic

PB11_Qout[9]_carry_eqn = PB11L73;
PB11_Qout[9]_lut_out = PB11L93 $ PB10_Qout[9] $ !PB11_Qout[9]_carry_eqn;
PB11_Qout[9] = DFFEAS(PB11_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L75 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[9]~291
--operation mode is arithmetic

PB11L75 = CARRY(PB11L93 & (PB10_Qout[9] # !PB11L73) # !PB11L93 & PB10_Qout[9] & !PB11L73);


--PB12_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]
--operation mode is arithmetic

PB12_Qout[8]_carry_eqn = PB12L85;
PB12_Qout[8]_lut_out = PB12L106 $ PB11_Qout[8] $ PB12_Qout[8]_carry_eqn;
PB12_Qout[8] = DFFEAS(PB12_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L87 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]~295
--operation mode is arithmetic

PB12L87 = CARRY(PB12L106 & !PB11_Qout[8] & !PB12L85 # !PB12L106 & (!PB12L85 # !PB11_Qout[8]));


--PB13_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[7]
--operation mode is arithmetic

PB13_Qout[7]_carry_eqn = PB13L83;
PB13_Qout[7]_lut_out = PB13L105 $ PB12_Qout[7] $ !PB13_Qout[7]_carry_eqn;
PB13_Qout[7] = DFFEAS(PB13_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L85 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[7]~299
--operation mode is arithmetic

PB13L85 = CARRY(PB13L105 & (PB12_Qout[7] # !PB13L83) # !PB13L105 & PB12_Qout[7] & !PB13L83);


--PB14_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[6]
--operation mode is arithmetic

PB14_Qout[6]_carry_eqn = PB14L81;
PB14_Qout[6]_lut_out = PB14L106 $ PB13_Qout[6] $ PB14_Qout[6]_carry_eqn;
PB14_Qout[6] = DFFEAS(PB14_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L83 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[6]~303
--operation mode is arithmetic

PB14L83 = CARRY(PB14L106 & !PB13_Qout[6] & !PB14L81 # !PB14L106 & (!PB14L81 # !PB13_Qout[6]));


--PB15_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[5]
--operation mode is arithmetic

PB15_Qout[5]_carry_eqn = PB15L65;
PB15_Qout[5]_lut_out = PB15L91 $ PB14_Qout[5] $ !PB15_Qout[5]_carry_eqn;
PB15_Qout[5] = DFFEAS(PB15_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L67 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[5]~307
--operation mode is arithmetic

PB15L67 = CARRY(PB15L91 & (PB14_Qout[5] # !PB15L65) # !PB15L91 & PB14_Qout[5] & !PB15L65);


--PB16_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[4]
--operation mode is arithmetic

PB16_Qout[4]_carry_eqn = PB16L43;
PB16_Qout[4]_lut_out = PB16L70 $ PB15_Qout[4] $ PB16_Qout[4]_carry_eqn;
PB16_Qout[4] = DFFEAS(PB16_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L45 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[4]~289
--operation mode is arithmetic

PB16L45 = CARRY(PB16L70 & !PB15_Qout[4] & !PB16L43 # !PB16L70 & (!PB16L43 # !PB15_Qout[4]));


--C1_integrator[0][15] is cic_decim:cic_decim_i|integrator[0][15]
--operation mode is arithmetic

C1_integrator[0][15]_carry_eqn = C1L211;
C1_integrator[0][15]_lut_out = C1_integrator[0][15] $ PB16_Iout[16] $ C1_integrator[0][15]_carry_eqn;
C1_integrator[0][15] = DFFEAS(C1_integrator[0][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L213 is cic_decim:cic_decim_i|integrator[0][15]~2969
--operation mode is arithmetic

C1L213 = CARRY(C1_integrator[0][15] & !PB16_Iout[16] & !C1L211 # !C1_integrator[0][15] & (!C1L211 # !PB16_Iout[16]));


--C1_integrator[1][14] is cic_decim:cic_decim_i|integrator[1][14]
--operation mode is arithmetic

C1_integrator[1][14]_carry_eqn = C1L297;
C1_integrator[1][14]_lut_out = C1_integrator[1][14] $ C1_integrator[0][14] $ !C1_integrator[1][14]_carry_eqn;
C1_integrator[1][14] = DFFEAS(C1_integrator[1][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L299 is cic_decim:cic_decim_i|integrator[1][14]~2973
--operation mode is arithmetic

C1L299 = CARRY(C1_integrator[1][14] & (C1_integrator[0][14] # !C1L297) # !C1_integrator[1][14] & C1_integrator[0][14] & !C1L297);


--C1_integrator[2][13] is cic_decim:cic_decim_i|integrator[2][13]
--operation mode is arithmetic

C1_integrator[2][13]_carry_eqn = C1L383;
C1_integrator[2][13]_lut_out = C1_integrator[2][13] $ C1_integrator[1][13] $ C1_integrator[2][13]_carry_eqn;
C1_integrator[2][13] = DFFEAS(C1_integrator[2][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L385 is cic_decim:cic_decim_i|integrator[2][13]~2977
--operation mode is arithmetic

C1L385 = CARRY(C1_integrator[2][13] & !C1_integrator[1][13] & !C1L383 # !C1_integrator[2][13] & (!C1L383 # !C1_integrator[1][13]));


--C1_integrator[3][12] is cic_decim:cic_decim_i|integrator[3][12]
--operation mode is arithmetic

C1_integrator[3][12]_carry_eqn = C1L469;
C1_integrator[3][12]_lut_out = C1_integrator[3][12] $ C1_integrator[2][12] $ !C1_integrator[3][12]_carry_eqn;
C1_integrator[3][12] = DFFEAS(C1_integrator[3][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L471 is cic_decim:cic_decim_i|integrator[3][12]~2981
--operation mode is arithmetic

C1L471 = CARRY(C1_integrator[3][12] & (C1_integrator[2][12] # !C1L469) # !C1_integrator[3][12] & C1_integrator[2][12] & !C1L469);


--C1_differentiator[0][11] is cic_decim:cic_decim_i|differentiator[0][11]
--operation mode is normal

C1_differentiator[0][11]_lut_out = clk_enable & C1_sampler[11];
C1_differentiator[0][11] = DFFEAS(C1_differentiator[0][11]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[11] is cic_decim:cic_decim_i|sampler[11]
--operation mode is normal

C1_sampler[11]_lut_out = C1_integrator[3][11] & clk_enable;
C1_sampler[11] = DFFEAS(C1_sampler[11]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][10] is cic_decim:cic_decim_i|pipeline[0][10]
--operation mode is arithmetic

C1_pipeline[0][10]_carry_eqn = C1L553;
C1_pipeline[0][10]_lut_out = C1_differentiator[0][10] $ C1_sampler[10] $ C1_pipeline[0][10]_carry_eqn;
C1_pipeline[0][10] = DFFEAS(C1_pipeline[0][10]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L555 is cic_decim:cic_decim_i|pipeline[0][10]~2765
--operation mode is arithmetic

C1L555 = CARRY(C1_differentiator[0][10] & C1_sampler[10] & !C1L553 # !C1_differentiator[0][10] & (C1_sampler[10] # !C1L553));


--C1_differentiator[1][10] is cic_decim:cic_decim_i|differentiator[1][10]
--operation mode is normal

C1_differentiator[1][10]_lut_out = C1_pipeline[0][10] & clk_enable;
C1_differentiator[1][10] = DFFEAS(C1_differentiator[1][10]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][9] is cic_decim:cic_decim_i|pipeline[1][9]
--operation mode is arithmetic

C1_pipeline[1][9]_carry_eqn = C1L639;
C1_pipeline[1][9]_lut_out = C1_differentiator[1][9] $ C1_pipeline[0][9] $ !C1_pipeline[1][9]_carry_eqn;
C1_pipeline[1][9] = DFFEAS(C1_pipeline[1][9]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L641 is cic_decim:cic_decim_i|pipeline[1][9]~2769
--operation mode is arithmetic

C1L641 = CARRY(C1_differentiator[1][9] & (!C1L639 # !C1_pipeline[0][9]) # !C1_differentiator[1][9] & !C1_pipeline[0][9] & !C1L639);


--C1_differentiator[2][9] is cic_decim:cic_decim_i|differentiator[2][9]
--operation mode is normal

C1_differentiator[2][9]_lut_out = C1_pipeline[1][9] & clk_enable;
C1_differentiator[2][9] = DFFEAS(C1_differentiator[2][9]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][8] is cic_decim:cic_decim_i|pipeline[2][8]
--operation mode is arithmetic

C1_pipeline[2][8]_carry_eqn = C1L725;
C1_pipeline[2][8]_lut_out = C1_differentiator[2][8] $ C1_pipeline[1][8] $ C1_pipeline[2][8]_carry_eqn;
C1_pipeline[2][8] = DFFEAS(C1_pipeline[2][8]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L727 is cic_decim:cic_decim_i|pipeline[2][8]~2773
--operation mode is arithmetic

C1L727 = CARRY(C1_differentiator[2][8] & C1_pipeline[1][8] & !C1L725 # !C1_differentiator[2][8] & (C1_pipeline[1][8] # !C1L725));


--C1_differentiator[3][8] is cic_decim:cic_decim_i|differentiator[3][8]
--operation mode is normal

C1_differentiator[3][8]_lut_out = C1_pipeline[2][8] & clk_enable;
C1_differentiator[3][8] = DFFEAS(C1_differentiator[3][8]_lut_out, clock, VCC, , C2L760, , , , );


--C1L820 is cic_decim:cic_decim_i|pipeline[3][28]~2778
--operation mode is arithmetic

C1L820 = CARRY(C1_differentiator[3][7] & (!C1L821 # !C1_pipeline[2][7]) # !C1_differentiator[3][7] & !C1_pipeline[2][7] & !C1L821);


--C2_integrator[0][15] is cic_decim:cic_decim_q|integrator[0][15]
--operation mode is arithmetic

C2_integrator[0][15]_carry_eqn = C2L211;
C2_integrator[0][15]_lut_out = C2_integrator[0][15] $ PB16_Qout[16] $ C2_integrator[0][15]_carry_eqn;
C2_integrator[0][15] = DFFEAS(C2_integrator[0][15]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L213 is cic_decim:cic_decim_q|integrator[0][15]~2984
--operation mode is arithmetic

C2L213 = CARRY(C2_integrator[0][15] & !PB16_Qout[16] & !C2L211 # !C2_integrator[0][15] & (!C2L211 # !PB16_Qout[16]));


--C2_integrator[1][14] is cic_decim:cic_decim_q|integrator[1][14]
--operation mode is arithmetic

C2_integrator[1][14]_carry_eqn = C2L297;
C2_integrator[1][14]_lut_out = C2_integrator[1][14] $ C2_integrator[0][14] $ !C2_integrator[1][14]_carry_eqn;
C2_integrator[1][14] = DFFEAS(C2_integrator[1][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L299 is cic_decim:cic_decim_q|integrator[1][14]~2988
--operation mode is arithmetic

C2L299 = CARRY(C2_integrator[1][14] & (C2_integrator[0][14] # !C2L297) # !C2_integrator[1][14] & C2_integrator[0][14] & !C2L297);


--C2_integrator[2][13] is cic_decim:cic_decim_q|integrator[2][13]
--operation mode is arithmetic

C2_integrator[2][13]_carry_eqn = C2L383;
C2_integrator[2][13]_lut_out = C2_integrator[2][13] $ C2_integrator[1][13] $ C2_integrator[2][13]_carry_eqn;
C2_integrator[2][13] = DFFEAS(C2_integrator[2][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L385 is cic_decim:cic_decim_q|integrator[2][13]~2992
--operation mode is arithmetic

C2L385 = CARRY(C2_integrator[2][13] & !C2_integrator[1][13] & !C2L383 # !C2_integrator[2][13] & (!C2L383 # !C2_integrator[1][13]));


--C2_integrator[3][12] is cic_decim:cic_decim_q|integrator[3][12]
--operation mode is arithmetic

C2_integrator[3][12]_carry_eqn = C2L470;
C2_integrator[3][12]_lut_out = C2_integrator[3][12] $ C2_integrator[2][12] $ !C2_integrator[3][12]_carry_eqn;
C2_integrator[3][12] = DFFEAS(C2_integrator[3][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L472 is cic_decim:cic_decim_q|integrator[3][12]~2996
--operation mode is arithmetic

C2L472 = CARRY(C2_integrator[3][12] & (C2_integrator[2][12] # !C2L470) # !C2_integrator[3][12] & C2_integrator[2][12] & !C2L470);


--C2_differentiator[0][11] is cic_decim:cic_decim_q|differentiator[0][11]
--operation mode is normal

C2_differentiator[0][11]_lut_out = clk_enable & C2_sampler[11];
C2_differentiator[0][11] = DFFEAS(C2_differentiator[0][11]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[11] is cic_decim:cic_decim_q|sampler[11]
--operation mode is normal

C2_sampler[11]_lut_out = C2_integrator[3][11] & clk_enable;
C2_sampler[11] = DFFEAS(C2_sampler[11]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][10] is cic_decim:cic_decim_q|pipeline[0][10]
--operation mode is arithmetic

C2_pipeline[0][10]_carry_eqn = C2L554;
C2_pipeline[0][10]_lut_out = C2_differentiator[0][10] $ C2_sampler[10] $ C2_pipeline[0][10]_carry_eqn;
C2_pipeline[0][10] = DFFEAS(C2_pipeline[0][10]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L556 is cic_decim:cic_decim_q|pipeline[0][10]~2780
--operation mode is arithmetic

C2L556 = CARRY(C2_differentiator[0][10] & C2_sampler[10] & !C2L554 # !C2_differentiator[0][10] & (C2_sampler[10] # !C2L554));


--C2_differentiator[1][10] is cic_decim:cic_decim_q|differentiator[1][10]
--operation mode is normal

C2_differentiator[1][10]_lut_out = C2_pipeline[0][10] & clk_enable;
C2_differentiator[1][10] = DFFEAS(C2_differentiator[1][10]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][9] is cic_decim:cic_decim_q|pipeline[1][9]
--operation mode is arithmetic

C2_pipeline[1][9]_carry_eqn = C2L640;
C2_pipeline[1][9]_lut_out = C2_differentiator[1][9] $ C2_pipeline[0][9] $ !C2_pipeline[1][9]_carry_eqn;
C2_pipeline[1][9] = DFFEAS(C2_pipeline[1][9]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L642 is cic_decim:cic_decim_q|pipeline[1][9]~2784
--operation mode is arithmetic

C2L642 = CARRY(C2_differentiator[1][9] & (!C2L640 # !C2_pipeline[0][9]) # !C2_differentiator[1][9] & !C2_pipeline[0][9] & !C2L640);


--C2_differentiator[2][9] is cic_decim:cic_decim_q|differentiator[2][9]
--operation mode is normal

C2_differentiator[2][9]_lut_out = C2_pipeline[1][9] & clk_enable;
C2_differentiator[2][9] = DFFEAS(C2_differentiator[2][9]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][8] is cic_decim:cic_decim_q|pipeline[2][8]
--operation mode is arithmetic

C2_pipeline[2][8]_carry_eqn = C2L726;
C2_pipeline[2][8]_lut_out = C2_differentiator[2][8] $ C2_pipeline[1][8] $ C2_pipeline[2][8]_carry_eqn;
C2_pipeline[2][8] = DFFEAS(C2_pipeline[2][8]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L728 is cic_decim:cic_decim_q|pipeline[2][8]~2788
--operation mode is arithmetic

C2L728 = CARRY(C2_differentiator[2][8] & C2_pipeline[1][8] & !C2L726 # !C2_differentiator[2][8] & (C2_pipeline[1][8] # !C2L726));


--C2_differentiator[3][8] is cic_decim:cic_decim_q|differentiator[3][8]
--operation mode is normal

C2_differentiator[3][8]_lut_out = C2_pipeline[2][8] & clk_enable;
C2_differentiator[3][8] = DFFEAS(C2_differentiator[3][8]_lut_out, clock, VCC, , C2L760, , , , );


--C2L822 is cic_decim:cic_decim_q|pipeline[3][28]~2793
--operation mode is arithmetic

C2L822 = CARRY(C2_differentiator[3][7] & (!C2L823 # !C2_pipeline[2][7]) # !C2_differentiator[3][7] & !C2_pipeline[2][7] & !C2L823);


--PB10_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[8]
--operation mode is normal

PB10_PHout[8]_lut_out = PB9_PHout[14] & (PB10L117) # !PB9_PHout[14] & PB10L115;
PB10_PHout[8] = DFFEAS(PB10_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L119 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1884
--operation mode is arithmetic

PB11L119_carry_eqn = PB11L124;
PB11L119 = PB10_PHout[7] $ (!PB11L119_carry_eqn);

--PB11L120 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1886
--operation mode is arithmetic

PB11L120 = CARRY(PB10_PHout[7] & (!PB11L124));


--PB11L121 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1889
--operation mode is arithmetic

PB11L121_carry_eqn = PB11L126;
PB11L121 = PB10_PHout[7] $ (PB11L121_carry_eqn);

--PB11L122 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1891
--operation mode is arithmetic

PB11L122 = CARRY(PB10_PHout[7] # !PB11L126);


--PB11_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[6]
--operation mode is normal

PB11_PHout[6]_lut_out = PB10_PHout[14] & (PB11L125) # !PB10_PHout[14] & PB11L123;
PB11_PHout[6] = DFFEAS(PB11_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[5]
--operation mode is arithmetic

PB12_PHout[5]_carry_eqn = PB12L48;
PB12_PHout[5]_lut_out = PB11_PHout[14] $ PB11_PHout[5] $ PB12_PHout[5]_carry_eqn;
PB12_PHout[5] = DFFEAS(PB12_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L50 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[5]~247
--operation mode is arithmetic

PB12L50 = CARRY(PB11_PHout[14] & !PB11_PHout[5] & !PB12L48 # !PB11_PHout[14] & (!PB12L48 # !PB11_PHout[5]));


--PB13_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[4]
--operation mode is arithmetic

PB13_PHout[4]_carry_eqn = PB13L46;
PB13_PHout[4]_lut_out = PB12_PHout[4] $ PB12_PHout[14] $ !PB13_PHout[4]_carry_eqn;
PB13_PHout[4] = DFFEAS(PB13_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L48 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[4]~251
--operation mode is arithmetic

PB13L48 = CARRY(PB12_PHout[4] & (PB12_PHout[14] # !PB13L46) # !PB12_PHout[4] & PB12_PHout[14] & !PB13L46);


--PB14_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[3]
--operation mode is arithmetic

PB14_PHout[3]_carry_eqn = PB14L44;
PB14_PHout[3]_lut_out = PB13_PHout[3] $ PB13_PHout[14] $ PB14_PHout[3]_carry_eqn;
PB14_PHout[3] = DFFEAS(PB14_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L46 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[3]~269
--operation mode is arithmetic

PB14L46 = CARRY(PB13_PHout[3] & !PB13_PHout[14] & !PB14L44 # !PB13_PHout[3] & (!PB14L44 # !PB13_PHout[14]));


--PB15L51 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~187
--operation mode is arithmetic

PB15L51 = CARRY(PB14_PHout[2] & (PB14_PHout[14] # !PB15L52) # !PB14_PHout[2] & PB14_PHout[14] & !PB15L52);


--PB10L115 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1888
--operation mode is arithmetic

PB10L115_carry_eqn = PB10L120;
PB10L115 = PB9_PHout[8] $ (!PB10L115_carry_eqn);

--PB10L116 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1890
--operation mode is arithmetic

PB10L116 = CARRY(PB9_PHout[8] & (!PB10L120));


--PB10L117 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1893
--operation mode is arithmetic

PB10L117_carry_eqn = PB10L122;
PB10L117 = PB9_PHout[8] $ (PB10L117_carry_eqn);

--PB10L118 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1895
--operation mode is arithmetic

PB10L118 = CARRY(PB9_PHout[8] # !PB10L122);


--PB6L99 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1904
--operation mode is arithmetic

PB6L99_carry_eqn = PB6L104;
PB6L99 = PB5_PHout[12] $ (PB6L99_carry_eqn);

--PB6L100 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1906
--operation mode is arithmetic

PB6L100 = CARRY(!PB6L104 # !PB5_PHout[12]);


--PB6L101 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1909
--operation mode is arithmetic

PB6L101_carry_eqn = PB6L106;
PB6L101 = PB5_PHout[12] $ (!PB6L101_carry_eqn);

--PB6L102 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1911
--operation mode is arithmetic

PB6L102 = CARRY(!PB5_PHout[12] & (!PB6L106));


--PB6_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[11]
--operation mode is normal

PB6_PHout[11]_lut_out = PB5_PHout[14] & (PB6L105) # !PB5_PHout[14] & PB6L103;
PB6_PHout[11] = DFFEAS(PB6_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[10]
--operation mode is arithmetic

PB7_PHout[10]_carry_eqn = PB7L58;
PB7_PHout[10]_lut_out = PB6_PHout[14] $ PB6_PHout[10] $ !PB7_PHout[10]_carry_eqn;
PB7_PHout[10] = DFFEAS(PB7_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L60 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[10]~227
--operation mode is arithmetic

PB7L60 = CARRY(PB6_PHout[14] & (PB6_PHout[10] # !PB7L58) # !PB6_PHout[14] & PB6_PHout[10] & !PB7L58);


--PB8_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[9]
--operation mode is arithmetic

PB8_PHout[9]_carry_eqn = PB8L56;
PB8_PHout[9]_lut_out = PB7_PHout[9] $ PB7_PHout[14] $ PB8_PHout[9]_carry_eqn;
PB8_PHout[9] = DFFEAS(PB8_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L58 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[9]~231
--operation mode is arithmetic

PB8L58 = CARRY(PB7_PHout[9] & !PB7_PHout[14] & !PB8L56 # !PB7_PHout[9] & (!PB8L56 # !PB7_PHout[14]));


--PB9_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[8]
--operation mode is arithmetic

PB9_PHout[8]_carry_eqn = PB9L54;
PB9_PHout[8]_lut_out = PB8_PHout[8] $ PB8_PHout[14] $ !PB9_PHout[8]_carry_eqn;
PB9_PHout[8] = DFFEAS(PB9_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L56 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[8]~235
--operation mode is arithmetic

PB9L56 = CARRY(PB8_PHout[8] & (PB8_PHout[14] # !PB9L54) # !PB8_PHout[8] & PB8_PHout[14] & !PB9L54);


--PB4_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[13]
--operation mode is arithmetic

PB4_PHout[13]_carry_eqn = PB4L64;
PB4_PHout[13]_lut_out = PB3_PHout[13] $ PB3_PHout[14] $ PB4_PHout[13]_carry_eqn;
PB4_PHout[13] = DFFEAS(PB4_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L66 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[13]~215
--operation mode is arithmetic

PB4L66 = CARRY(PB3_PHout[13] & !PB3_PHout[14] & !PB4L64 # !PB3_PHout[13] & (!PB4L64 # !PB3_PHout[14]));


--PB5_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[12]
--operation mode is arithmetic

PB5_PHout[12]_carry_eqn = PB5L62;
PB5_PHout[12]_lut_out = PB4_PHout[12] $ PB4_PHout[14] $ !PB5_PHout[12]_carry_eqn;
PB5_PHout[12] = DFFEAS(PB5_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L64 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[12]~219
--operation mode is arithmetic

PB5L64 = CARRY(PB4_PHout[12] & (PB4_PHout[14] # !PB5L62) # !PB4_PHout[12] & PB4_PHout[14] & !PB5L62);


--PB3_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage2|Qout[17]
--operation mode is normal

PB3_Qout[17]_lut_out = PB2_PHout[14] & (PB3L70) # !PB2_PHout[14] & PB3L69;
PB3_Qout[17] = DFFEAS(PB3_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[14]
--operation mode is normal

PB3_PHout[14]_carry_eqn = PB3L64;
PB3_PHout[14]_lut_out = !PB3_PHout[14]_carry_eqn;
PB3_PHout[14] = DFFEAS(PB3_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB4L105 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1811
--operation mode is normal

PB4L105 = PB3_Qout[17] $ PB3_PHout[14];


--PB3_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[16]
--operation mode is normal

PB3_Iout[16]_carry_eqn = PB3L34;
PB3_Iout[16]_lut_out = PB3L71 $ PB2_Iout[16] $ PB3_Iout[16]_carry_eqn;
PB3_Iout[16] = DFFEAS(PB3_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB4_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[15]
--operation mode is arithmetic

PB4_Iout[15]_carry_eqn = PB4L32;
PB4_Iout[15]_lut_out = PB4L105 $ PB3_Iout[15] $ !PB4_Iout[15]_carry_eqn;
PB4_Iout[15] = DFFEAS(PB4_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L34 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[15]~267
--operation mode is arithmetic

PB4L34 = CARRY(PB4L105 & (PB3_Iout[15] # !PB4L32) # !PB4L105 & PB3_Iout[15] & !PB4L32);


--PB5_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[14]
--operation mode is arithmetic

PB5_Iout[14]_carry_eqn = PB5L30;
PB5_Iout[14]_lut_out = PB5L106 $ PB4_Iout[14] $ PB5_Iout[14]_carry_eqn;
PB5_Iout[14] = DFFEAS(PB5_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L32 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[14]~271
--operation mode is arithmetic

PB5L32 = CARRY(PB5L106 & !PB4_Iout[14] & !PB5L30 # !PB5L106 & (!PB5L30 # !PB4_Iout[14]));


--PB6_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[13]
--operation mode is arithmetic

PB6_Iout[13]_carry_eqn = PB6L28;
PB6_Iout[13]_lut_out = PB6L93 $ PB5_Iout[13] $ !PB6_Iout[13]_carry_eqn;
PB6_Iout[13] = DFFEAS(PB6_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L30 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[13]~275
--operation mode is arithmetic

PB6L30 = CARRY(PB6L93 & (PB5_Iout[13] # !PB6L28) # !PB6L93 & PB5_Iout[13] & !PB6L28);


--PB7_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[12]
--operation mode is arithmetic

PB7_Iout[12]_carry_eqn = PB7L26;
PB7_Iout[12]_lut_out = PB7L106 $ PB6_Iout[12] $ PB7_Iout[12]_carry_eqn;
PB7_Iout[12] = DFFEAS(PB7_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L28 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[12]~279
--operation mode is arithmetic

PB7L28 = CARRY(PB7L106 & !PB6_Iout[12] & !PB7L26 # !PB7L106 & (!PB7L26 # !PB6_Iout[12]));


--PB8_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[11]
--operation mode is arithmetic

PB8_Iout[11]_carry_eqn = PB8L24;
PB8_Iout[11]_lut_out = PB8L105 $ PB7_Iout[11] $ !PB8_Iout[11]_carry_eqn;
PB8_Iout[11] = DFFEAS(PB8_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L26 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[11]~283
--operation mode is arithmetic

PB8L26 = CARRY(PB8L105 & (PB7_Iout[11] # !PB8L24) # !PB8L105 & PB7_Iout[11] & !PB8L24);


--PB9_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[10]
--operation mode is arithmetic

PB9_Iout[10]_carry_eqn = PB9L22;
PB9_Iout[10]_lut_out = PB9L106 $ PB8_Iout[10] $ PB9_Iout[10]_carry_eqn;
PB9_Iout[10] = DFFEAS(PB9_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L24 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[10]~289
--operation mode is arithmetic

PB9L24 = CARRY(PB9L106 & !PB8_Iout[10] & !PB9L22 # !PB9L106 & (!PB9L22 # !PB8_Iout[10]));


--PB10_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[9]
--operation mode is arithmetic

PB10_Iout[9]_carry_eqn = PB10L20;
PB10_Iout[9]_lut_out = PB10L93 $ PB9_Iout[9] $ !PB10_Iout[9]_carry_eqn;
PB10_Iout[9] = DFFEAS(PB10_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L22 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[9]~291
--operation mode is arithmetic

PB10L22 = CARRY(PB10L93 & (PB9_Iout[9] # !PB10L20) # !PB10L93 & PB9_Iout[9] & !PB10L20);


--PB11_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[8]
--operation mode is arithmetic

PB11_Iout[8]_carry_eqn = PB11L18;
PB11_Iout[8]_lut_out = PB11L94 $ PB10_Iout[8] $ PB11_Iout[8]_carry_eqn;
PB11_Iout[8] = DFFEAS(PB11_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L20 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[8]~295
--operation mode is arithmetic

PB11L20 = CARRY(PB11L94 & !PB10_Iout[8] & !PB11L18 # !PB11L94 & (!PB11L18 # !PB10_Iout[8]));


--PB12_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]
--operation mode is arithmetic

PB12_Iout[7]_carry_eqn = PB12L16;
PB12_Iout[7]_lut_out = PB12L105 $ PB11_Iout[7] $ !PB12_Iout[7]_carry_eqn;
PB12_Iout[7] = DFFEAS(PB12_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L18 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]~299
--operation mode is arithmetic

PB12L18 = CARRY(PB12L105 & (PB11_Iout[7] # !PB12L16) # !PB12L105 & PB11_Iout[7] & !PB12L16);


--PB13_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[6]
--operation mode is arithmetic

PB13_Iout[6]_carry_eqn = PB13L14;
PB13_Iout[6]_lut_out = PB13L106 $ PB12_Iout[6] $ PB13_Iout[6]_carry_eqn;
PB13_Iout[6] = DFFEAS(PB13_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L16 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[6]~303
--operation mode is arithmetic

PB13L16 = CARRY(PB13L106 & !PB12_Iout[6] & !PB13L14 # !PB13L106 & (!PB13L14 # !PB12_Iout[6]));


--PB14_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[5]
--operation mode is arithmetic

PB14_Iout[5]_carry_eqn = PB14L12;
PB14_Iout[5]_lut_out = PB14L105 $ PB13_Iout[5] $ !PB14_Iout[5]_carry_eqn;
PB14_Iout[5] = DFFEAS(PB14_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L14 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[5]~307
--operation mode is arithmetic

PB14L14 = CARRY(PB14L105 & (PB13_Iout[5] # !PB14L12) # !PB14L105 & PB13_Iout[5] & !PB14L12);


--PB15_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[4]
--operation mode is arithmetic

PB15_Iout[4]_carry_eqn = PB15L10;
PB15_Iout[4]_lut_out = PB15L92 $ PB14_Iout[4] $ PB15_Iout[4]_carry_eqn;
PB15_Iout[4] = DFFEAS(PB15_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L12 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[4]~311
--operation mode is arithmetic

PB15L12 = CARRY(PB15L92 & !PB14_Iout[4] & !PB15L10 # !PB15L92 & (!PB15L10 # !PB14_Iout[4]));


--PB16_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[3]
--operation mode is arithmetic

PB16_Iout[3]_carry_eqn = PB16L7;
PB16_Iout[3]_lut_out = PB16L69 $ PB15_Iout[3] $ !PB16_Iout[3]_carry_eqn;
PB16_Iout[3] = DFFEAS(PB16_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L9 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[3]~293
--operation mode is arithmetic

PB16L9 = CARRY(PB16L69 & (PB15_Iout[3] # !PB16L7) # !PB16L69 & PB15_Iout[3] & !PB16L7);


--PB4_Qout[15] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[15]
--operation mode is arithmetic

PB4_Qout[15]_carry_eqn = PB4L99;
PB4_Qout[15]_lut_out = PB4L105 $ PB3_Iout[15] $ !PB4_Qout[15]_carry_eqn;
PB4_Qout[15] = DFFEAS(PB4_Qout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L101 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[15]~267
--operation mode is arithmetic

PB4L101 = CARRY(PB4L105 & (PB3_Iout[15] # !PB4L99) # !PB4L105 & PB3_Iout[15] & !PB4L99);


--PB5_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[14]
--operation mode is arithmetic

PB5_Qout[14]_carry_eqn = PB5L97;
PB5_Qout[14]_lut_out = PB5L105 $ PB4_Qout[14] $ PB5_Qout[14]_carry_eqn;
PB5_Qout[14] = DFFEAS(PB5_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L99 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[14]~271
--operation mode is arithmetic

PB5L99 = CARRY(PB5L105 & !PB4_Qout[14] & !PB5L97 # !PB5L105 & (!PB5L97 # !PB4_Qout[14]));


--PB6_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[13]
--operation mode is arithmetic

PB6_Qout[13]_carry_eqn = PB6L81;
PB6_Qout[13]_lut_out = PB6L94 $ PB5_Qout[13] $ !PB6_Qout[13]_carry_eqn;
PB6_Qout[13] = DFFEAS(PB6_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L83 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[13]~275
--operation mode is arithmetic

PB6L83 = CARRY(PB6L94 & (PB5_Qout[13] # !PB6L81) # !PB6L94 & PB5_Qout[13] & !PB6L81);


--PB7_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[12]
--operation mode is arithmetic

PB7_Qout[12]_carry_eqn = PB7L93;
PB7_Qout[12]_lut_out = PB7L105 $ PB6_Qout[12] $ PB7_Qout[12]_carry_eqn;
PB7_Qout[12] = DFFEAS(PB7_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L95 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[12]~279
--operation mode is arithmetic

PB7L95 = CARRY(PB7L105 & !PB6_Qout[12] & !PB7L93 # !PB7L105 & (!PB7L93 # !PB6_Qout[12]));


--PB8_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[11]
--operation mode is arithmetic

PB8_Qout[11]_carry_eqn = PB8L91;
PB8_Qout[11]_lut_out = PB8L106 $ PB7_Qout[11] $ !PB8_Qout[11]_carry_eqn;
PB8_Qout[11] = DFFEAS(PB8_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L93 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[11]~283
--operation mode is arithmetic

PB8L93 = CARRY(PB8L106 & (PB7_Qout[11] # !PB8L91) # !PB8L106 & PB7_Qout[11] & !PB8L91);


--PB9_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[10]
--operation mode is arithmetic

PB9_Qout[10]_carry_eqn = PB9L89;
PB9_Qout[10]_lut_out = PB9L105 $ PB8_Qout[10] $ PB9_Qout[10]_carry_eqn;
PB9_Qout[10] = DFFEAS(PB9_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L91 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[10]~287
--operation mode is arithmetic

PB9L91 = CARRY(PB9L105 & !PB8_Qout[10] & !PB9L89 # !PB9L105 & (!PB9L89 # !PB8_Qout[10]));


--PB10_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[9]
--operation mode is arithmetic

PB10_Qout[9]_carry_eqn = PB10L73;
PB10_Qout[9]_lut_out = PB10L94 $ PB9_Qout[9] $ !PB10_Qout[9]_carry_eqn;
PB10_Qout[9] = DFFEAS(PB10_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L75 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[9]~291
--operation mode is arithmetic

PB10L75 = CARRY(PB10L94 & (PB9_Qout[9] # !PB10L73) # !PB10L94 & PB9_Qout[9] & !PB10L73);


--PB11_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[8]
--operation mode is arithmetic

PB11_Qout[8]_carry_eqn = PB11L71;
PB11_Qout[8]_lut_out = PB11L93 $ PB10_Qout[8] $ PB11_Qout[8]_carry_eqn;
PB11_Qout[8] = DFFEAS(PB11_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L73 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[8]~295
--operation mode is arithmetic

PB11L73 = CARRY(PB11L93 & !PB10_Qout[8] & !PB11L71 # !PB11L93 & (!PB11L71 # !PB10_Qout[8]));


--PB12_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[7]
--operation mode is arithmetic

PB12_Qout[7]_carry_eqn = PB12L83;
PB12_Qout[7]_lut_out = PB12L106 $ PB11_Qout[7] $ !PB12_Qout[7]_carry_eqn;
PB12_Qout[7] = DFFEAS(PB12_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L85 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[7]~299
--operation mode is arithmetic

PB12L85 = CARRY(PB12L106 & (PB11_Qout[7] # !PB12L83) # !PB12L106 & PB11_Qout[7] & !PB12L83);


--PB13_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[6]
--operation mode is arithmetic

PB13_Qout[6]_carry_eqn = PB13L81;
PB13_Qout[6]_lut_out = PB13L105 $ PB12_Qout[6] $ PB13_Qout[6]_carry_eqn;
PB13_Qout[6] = DFFEAS(PB13_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L83 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[6]~303
--operation mode is arithmetic

PB13L83 = CARRY(PB13L105 & !PB12_Qout[6] & !PB13L81 # !PB13L105 & (!PB13L81 # !PB12_Qout[6]));


--PB14_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[5]
--operation mode is arithmetic

PB14_Qout[5]_carry_eqn = PB14L79;
PB14_Qout[5]_lut_out = PB14L106 $ PB13_Qout[5] $ !PB14_Qout[5]_carry_eqn;
PB14_Qout[5] = DFFEAS(PB14_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L81 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[5]~307
--operation mode is arithmetic

PB14L81 = CARRY(PB14L106 & (PB13_Qout[5] # !PB14L79) # !PB14L106 & PB13_Qout[5] & !PB14L79);


--PB15_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[4]
--operation mode is arithmetic

PB15_Qout[4]_carry_eqn = PB15L63;
PB15_Qout[4]_lut_out = PB15L91 $ PB14_Qout[4] $ PB15_Qout[4]_carry_eqn;
PB15_Qout[4] = DFFEAS(PB15_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L65 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[4]~311
--operation mode is arithmetic

PB15L65 = CARRY(PB15L91 & !PB14_Qout[4] & !PB15L63 # !PB15L91 & (!PB15L63 # !PB14_Qout[4]));


--PB16_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[3]
--operation mode is arithmetic

PB16_Qout[3]_carry_eqn = PB16L41;
PB16_Qout[3]_lut_out = PB16L70 $ PB15_Qout[3] $ !PB16_Qout[3]_carry_eqn;
PB16_Qout[3] = DFFEAS(PB16_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L43 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[3]~293
--operation mode is arithmetic

PB16L43 = CARRY(PB16L70 & (PB15_Qout[3] # !PB16L41) # !PB16L70 & PB15_Qout[3] & !PB16L41);


--C1_integrator[0][14] is cic_decim:cic_decim_i|integrator[0][14]
--operation mode is arithmetic

C1_integrator[0][14]_carry_eqn = C1L209;
C1_integrator[0][14]_lut_out = C1_integrator[0][14] $ PB16_Iout[15] $ !C1_integrator[0][14]_carry_eqn;
C1_integrator[0][14] = DFFEAS(C1_integrator[0][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L211 is cic_decim:cic_decim_i|integrator[0][14]~2985
--operation mode is arithmetic

C1L211 = CARRY(C1_integrator[0][14] & (PB16_Iout[15] # !C1L209) # !C1_integrator[0][14] & PB16_Iout[15] & !C1L209);


--C1_integrator[1][13] is cic_decim:cic_decim_i|integrator[1][13]
--operation mode is arithmetic

C1_integrator[1][13]_carry_eqn = C1L295;
C1_integrator[1][13]_lut_out = C1_integrator[1][13] $ C1_integrator[0][13] $ C1_integrator[1][13]_carry_eqn;
C1_integrator[1][13] = DFFEAS(C1_integrator[1][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L297 is cic_decim:cic_decim_i|integrator[1][13]~2989
--operation mode is arithmetic

C1L297 = CARRY(C1_integrator[1][13] & !C1_integrator[0][13] & !C1L295 # !C1_integrator[1][13] & (!C1L295 # !C1_integrator[0][13]));


--C1_integrator[2][12] is cic_decim:cic_decim_i|integrator[2][12]
--operation mode is arithmetic

C1_integrator[2][12]_carry_eqn = C1L381;
C1_integrator[2][12]_lut_out = C1_integrator[2][12] $ C1_integrator[1][12] $ !C1_integrator[2][12]_carry_eqn;
C1_integrator[2][12] = DFFEAS(C1_integrator[2][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L383 is cic_decim:cic_decim_i|integrator[2][12]~2993
--operation mode is arithmetic

C1L383 = CARRY(C1_integrator[2][12] & (C1_integrator[1][12] # !C1L381) # !C1_integrator[2][12] & C1_integrator[1][12] & !C1L381);


--C1_integrator[3][11] is cic_decim:cic_decim_i|integrator[3][11]
--operation mode is arithmetic

C1_integrator[3][11]_carry_eqn = C1L467;
C1_integrator[3][11]_lut_out = C1_integrator[3][11] $ C1_integrator[2][11] $ C1_integrator[3][11]_carry_eqn;
C1_integrator[3][11] = DFFEAS(C1_integrator[3][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L469 is cic_decim:cic_decim_i|integrator[3][11]~2997
--operation mode is arithmetic

C1L469 = CARRY(C1_integrator[3][11] & !C1_integrator[2][11] & !C1L467 # !C1_integrator[3][11] & (!C1L467 # !C1_integrator[2][11]));


--C1_differentiator[0][10] is cic_decim:cic_decim_i|differentiator[0][10]
--operation mode is normal

C1_differentiator[0][10]_lut_out = clk_enable & C1_sampler[10];
C1_differentiator[0][10] = DFFEAS(C1_differentiator[0][10]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[10] is cic_decim:cic_decim_i|sampler[10]
--operation mode is normal

C1_sampler[10]_lut_out = C1_integrator[3][10] & clk_enable;
C1_sampler[10] = DFFEAS(C1_sampler[10]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][9] is cic_decim:cic_decim_i|pipeline[0][9]
--operation mode is arithmetic

C1_pipeline[0][9]_carry_eqn = C1L551;
C1_pipeline[0][9]_lut_out = C1_differentiator[0][9] $ C1_sampler[9] $ !C1_pipeline[0][9]_carry_eqn;
C1_pipeline[0][9] = DFFEAS(C1_pipeline[0][9]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L553 is cic_decim:cic_decim_i|pipeline[0][9]~2782
--operation mode is arithmetic

C1L553 = CARRY(C1_differentiator[0][9] & (!C1L551 # !C1_sampler[9]) # !C1_differentiator[0][9] & !C1_sampler[9] & !C1L551);


--C1_differentiator[1][9] is cic_decim:cic_decim_i|differentiator[1][9]
--operation mode is normal

C1_differentiator[1][9]_lut_out = C1_pipeline[0][9] & clk_enable;
C1_differentiator[1][9] = DFFEAS(C1_differentiator[1][9]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][8] is cic_decim:cic_decim_i|pipeline[1][8]
--operation mode is arithmetic

C1_pipeline[1][8]_carry_eqn = C1L637;
C1_pipeline[1][8]_lut_out = C1_differentiator[1][8] $ C1_pipeline[0][8] $ C1_pipeline[1][8]_carry_eqn;
C1_pipeline[1][8] = DFFEAS(C1_pipeline[1][8]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L639 is cic_decim:cic_decim_i|pipeline[1][8]~2786
--operation mode is arithmetic

C1L639 = CARRY(C1_differentiator[1][8] & C1_pipeline[0][8] & !C1L637 # !C1_differentiator[1][8] & (C1_pipeline[0][8] # !C1L637));


--C1_differentiator[2][8] is cic_decim:cic_decim_i|differentiator[2][8]
--operation mode is normal

C1_differentiator[2][8]_lut_out = C1_pipeline[1][8] & clk_enable;
C1_differentiator[2][8] = DFFEAS(C1_differentiator[2][8]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][7] is cic_decim:cic_decim_i|pipeline[2][7]
--operation mode is arithmetic

C1_pipeline[2][7]_carry_eqn = C1L723;
C1_pipeline[2][7]_lut_out = C1_differentiator[2][7] $ C1_pipeline[1][7] $ !C1_pipeline[2][7]_carry_eqn;
C1_pipeline[2][7] = DFFEAS(C1_pipeline[2][7]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L725 is cic_decim:cic_decim_i|pipeline[2][7]~2790
--operation mode is arithmetic

C1L725 = CARRY(C1_differentiator[2][7] & (!C1L723 # !C1_pipeline[1][7]) # !C1_differentiator[2][7] & !C1_pipeline[1][7] & !C1L723);


--C1_differentiator[3][7] is cic_decim:cic_decim_i|differentiator[3][7]
--operation mode is normal

C1_differentiator[3][7]_lut_out = C1_pipeline[2][7] & clk_enable;
C1_differentiator[3][7] = DFFEAS(C1_differentiator[3][7]_lut_out, clock, VCC, , C2L760, , , , );


--C1L821 is cic_decim:cic_decim_i|pipeline[3][28]~2795
--operation mode is arithmetic

C1L821 = CARRY(C1_differentiator[3][6] & C1_pipeline[2][6] & !C1L822 # !C1_differentiator[3][6] & (C1_pipeline[2][6] # !C1L822));


--C2_integrator[0][14] is cic_decim:cic_decim_q|integrator[0][14]
--operation mode is arithmetic

C2_integrator[0][14]_carry_eqn = C2L209;
C2_integrator[0][14]_lut_out = C2_integrator[0][14] $ PB16_Qout[15] $ !C2_integrator[0][14]_carry_eqn;
C2_integrator[0][14] = DFFEAS(C2_integrator[0][14]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L211 is cic_decim:cic_decim_q|integrator[0][14]~3000
--operation mode is arithmetic

C2L211 = CARRY(C2_integrator[0][14] & (PB16_Qout[15] # !C2L209) # !C2_integrator[0][14] & PB16_Qout[15] & !C2L209);


--C2_integrator[1][13] is cic_decim:cic_decim_q|integrator[1][13]
--operation mode is arithmetic

C2_integrator[1][13]_carry_eqn = C2L295;
C2_integrator[1][13]_lut_out = C2_integrator[1][13] $ C2_integrator[0][13] $ C2_integrator[1][13]_carry_eqn;
C2_integrator[1][13] = DFFEAS(C2_integrator[1][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L297 is cic_decim:cic_decim_q|integrator[1][13]~3004
--operation mode is arithmetic

C2L297 = CARRY(C2_integrator[1][13] & !C2_integrator[0][13] & !C2L295 # !C2_integrator[1][13] & (!C2L295 # !C2_integrator[0][13]));


--C2_integrator[2][12] is cic_decim:cic_decim_q|integrator[2][12]
--operation mode is arithmetic

C2_integrator[2][12]_carry_eqn = C2L381;
C2_integrator[2][12]_lut_out = C2_integrator[2][12] $ C2_integrator[1][12] $ !C2_integrator[2][12]_carry_eqn;
C2_integrator[2][12] = DFFEAS(C2_integrator[2][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L383 is cic_decim:cic_decim_q|integrator[2][12]~3008
--operation mode is arithmetic

C2L383 = CARRY(C2_integrator[2][12] & (C2_integrator[1][12] # !C2L381) # !C2_integrator[2][12] & C2_integrator[1][12] & !C2L381);


--C2_integrator[3][11] is cic_decim:cic_decim_q|integrator[3][11]
--operation mode is arithmetic

C2_integrator[3][11]_carry_eqn = C2L468;
C2_integrator[3][11]_lut_out = C2_integrator[3][11] $ C2_integrator[2][11] $ C2_integrator[3][11]_carry_eqn;
C2_integrator[3][11] = DFFEAS(C2_integrator[3][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L470 is cic_decim:cic_decim_q|integrator[3][11]~3012
--operation mode is arithmetic

C2L470 = CARRY(C2_integrator[3][11] & !C2_integrator[2][11] & !C2L468 # !C2_integrator[3][11] & (!C2L468 # !C2_integrator[2][11]));


--C2_differentiator[0][10] is cic_decim:cic_decim_q|differentiator[0][10]
--operation mode is normal

C2_differentiator[0][10]_lut_out = clk_enable & C2_sampler[10];
C2_differentiator[0][10] = DFFEAS(C2_differentiator[0][10]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[10] is cic_decim:cic_decim_q|sampler[10]
--operation mode is normal

C2_sampler[10]_lut_out = C2_integrator[3][10] & clk_enable;
C2_sampler[10] = DFFEAS(C2_sampler[10]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][9] is cic_decim:cic_decim_q|pipeline[0][9]
--operation mode is arithmetic

C2_pipeline[0][9]_carry_eqn = C2L552;
C2_pipeline[0][9]_lut_out = C2_differentiator[0][9] $ C2_sampler[9] $ !C2_pipeline[0][9]_carry_eqn;
C2_pipeline[0][9] = DFFEAS(C2_pipeline[0][9]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L554 is cic_decim:cic_decim_q|pipeline[0][9]~2797
--operation mode is arithmetic

C2L554 = CARRY(C2_differentiator[0][9] & (!C2L552 # !C2_sampler[9]) # !C2_differentiator[0][9] & !C2_sampler[9] & !C2L552);


--C2_differentiator[1][9] is cic_decim:cic_decim_q|differentiator[1][9]
--operation mode is normal

C2_differentiator[1][9]_lut_out = C2_pipeline[0][9] & clk_enable;
C2_differentiator[1][9] = DFFEAS(C2_differentiator[1][9]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][8] is cic_decim:cic_decim_q|pipeline[1][8]
--operation mode is arithmetic

C2_pipeline[1][8]_carry_eqn = C2L638;
C2_pipeline[1][8]_lut_out = C2_differentiator[1][8] $ C2_pipeline[0][8] $ C2_pipeline[1][8]_carry_eqn;
C2_pipeline[1][8] = DFFEAS(C2_pipeline[1][8]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L640 is cic_decim:cic_decim_q|pipeline[1][8]~2801
--operation mode is arithmetic

C2L640 = CARRY(C2_differentiator[1][8] & C2_pipeline[0][8] & !C2L638 # !C2_differentiator[1][8] & (C2_pipeline[0][8] # !C2L638));


--C2_differentiator[2][8] is cic_decim:cic_decim_q|differentiator[2][8]
--operation mode is normal

C2_differentiator[2][8]_lut_out = C2_pipeline[1][8] & clk_enable;
C2_differentiator[2][8] = DFFEAS(C2_differentiator[2][8]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][7] is cic_decim:cic_decim_q|pipeline[2][7]
--operation mode is arithmetic

C2_pipeline[2][7]_carry_eqn = C2L724;
C2_pipeline[2][7]_lut_out = C2_differentiator[2][7] $ C2_pipeline[1][7] $ !C2_pipeline[2][7]_carry_eqn;
C2_pipeline[2][7] = DFFEAS(C2_pipeline[2][7]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L726 is cic_decim:cic_decim_q|pipeline[2][7]~2805
--operation mode is arithmetic

C2L726 = CARRY(C2_differentiator[2][7] & (!C2L724 # !C2_pipeline[1][7]) # !C2_differentiator[2][7] & !C2_pipeline[1][7] & !C2L724);


--C2_differentiator[3][7] is cic_decim:cic_decim_q|differentiator[3][7]
--operation mode is normal

C2_differentiator[3][7]_lut_out = C2_pipeline[2][7] & clk_enable;
C2_differentiator[3][7] = DFFEAS(C2_differentiator[3][7]_lut_out, clock, VCC, , C2L760, , , , );


--C2L823 is cic_decim:cic_decim_q|pipeline[3][28]~2810
--operation mode is arithmetic

C2L823 = CARRY(C2_differentiator[3][6] & C2_pipeline[2][6] & !C2L824 # !C2_differentiator[3][6] & (C2_pipeline[2][6] # !C2L824));


--PB10_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[7]
--operation mode is normal

PB10_PHout[7]_lut_out = PB9_PHout[14] & (PB10L121) # !PB9_PHout[14] & PB10L119;
PB10_PHout[7] = DFFEAS(PB10_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L123 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1894
--operation mode is arithmetic

PB11L123_carry_eqn = PB11L128;
PB11L123 = PB10_PHout[6] $ (PB11L123_carry_eqn);

--PB11L124 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1896
--operation mode is arithmetic

PB11L124 = CARRY(!PB11L128 # !PB10_PHout[6]);


--PB11L125 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1899
--operation mode is arithmetic

PB11L125_carry_eqn = PB11L130;
PB11L125 = PB10_PHout[6] $ (!PB11L125_carry_eqn);

--PB11L126 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1901
--operation mode is arithmetic

PB11L126 = CARRY(!PB10_PHout[6] & (!PB11L130));


--PB11_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[5]
--operation mode is normal

PB11_PHout[5]_lut_out = PB10_PHout[14] & (PB11L129) # !PB10_PHout[14] & PB11L127;
PB11_PHout[5] = DFFEAS(PB11_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[4]
--operation mode is arithmetic

PB12_PHout[4]_carry_eqn = PB12L46;
PB12_PHout[4]_lut_out = PB11_PHout[14] $ PB11_PHout[4] $ !PB12_PHout[4]_carry_eqn;
PB12_PHout[4] = DFFEAS(PB12_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L48 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[4]~251
--operation mode is arithmetic

PB12L48 = CARRY(PB11_PHout[14] & (PB11_PHout[4] # !PB12L46) # !PB11_PHout[14] & PB11_PHout[4] & !PB12L46);


--PB13_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[3]
--operation mode is arithmetic

PB13_PHout[3]_carry_eqn = PB13L44;
PB13_PHout[3]_lut_out = PB12_PHout[3] $ PB12_PHout[14] $ PB13_PHout[3]_carry_eqn;
PB13_PHout[3] = DFFEAS(PB13_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L46 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[3]~255
--operation mode is arithmetic

PB13L46 = CARRY(PB12_PHout[3] & !PB12_PHout[14] & !PB13L44 # !PB12_PHout[3] & (!PB13L44 # !PB12_PHout[14]));


--PB14_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[2]
--operation mode is arithmetic

PB14_PHout[2]_carry_eqn = PB14L42;
PB14_PHout[2]_lut_out = PB13_PHout[2] $ PB13_PHout[14] $ !PB14_PHout[2]_carry_eqn;
PB14_PHout[2] = DFFEAS(PB14_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L44 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[2]~273
--operation mode is arithmetic

PB14L44 = CARRY(PB13_PHout[2] & (PB13_PHout[14] # !PB14L42) # !PB13_PHout[2] & PB13_PHout[14] & !PB14L42);


--PB15L52 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~192
--operation mode is arithmetic

PB15L52 = CARRY(PB15L93 & !PB15L94 & !PB15L53 # !PB15L93 & (!PB15L53 # !PB15L94));


--PB10L119 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1898
--operation mode is arithmetic

PB10L119_carry_eqn = PB10L124;
PB10L119 = PB9_PHout[7] $ (PB10L119_carry_eqn);

--PB10L120 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1900
--operation mode is arithmetic

PB10L120 = CARRY(!PB10L124 # !PB9_PHout[7]);


--PB10L121 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1903
--operation mode is arithmetic

PB10L121_carry_eqn = PB10L126;
PB10L121 = PB9_PHout[7] $ (!PB10L121_carry_eqn);

--PB10L122 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1905
--operation mode is arithmetic

PB10L122 = CARRY(!PB9_PHout[7] & (!PB10L126));


--PB6L103 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1914
--operation mode is arithmetic

PB6L103_carry_eqn = PB6L108;
PB6L103 = PB5_PHout[11] $ (!PB6L103_carry_eqn);

--PB6L104 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1916
--operation mode is arithmetic

PB6L104 = CARRY(PB5_PHout[11] & (!PB6L108));


--PB6L105 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1919
--operation mode is arithmetic

PB6L105_carry_eqn = PB6L110;
PB6L105 = PB5_PHout[11] $ (PB6L105_carry_eqn);

--PB6L106 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1921
--operation mode is arithmetic

PB6L106 = CARRY(PB5_PHout[11] # !PB6L110);


--PB6_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[10]
--operation mode is normal

PB6_PHout[10]_lut_out = PB5_PHout[14] & (PB6L109) # !PB5_PHout[14] & PB6L107;
PB6_PHout[10] = DFFEAS(PB6_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[9]
--operation mode is arithmetic

PB7_PHout[9]_carry_eqn = PB7L56;
PB7_PHout[9]_lut_out = PB6_PHout[14] $ PB6_PHout[9] $ PB7_PHout[9]_carry_eqn;
PB7_PHout[9] = DFFEAS(PB7_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L58 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[9]~231
--operation mode is arithmetic

PB7L58 = CARRY(PB6_PHout[14] & !PB6_PHout[9] & !PB7L56 # !PB6_PHout[14] & (!PB7L56 # !PB6_PHout[9]));


--PB8_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[8]
--operation mode is arithmetic

PB8_PHout[8]_carry_eqn = PB8L54;
PB8_PHout[8]_lut_out = PB7_PHout[8] $ PB7_PHout[14] $ !PB8_PHout[8]_carry_eqn;
PB8_PHout[8] = DFFEAS(PB8_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L56 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[8]~235
--operation mode is arithmetic

PB8L56 = CARRY(PB7_PHout[8] & (PB7_PHout[14] # !PB8L54) # !PB7_PHout[8] & PB7_PHout[14] & !PB8L54);


--PB9_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[7]
--operation mode is arithmetic

PB9_PHout[7]_carry_eqn = PB9L52;
PB9_PHout[7]_lut_out = PB8_PHout[7] $ PB8_PHout[14] $ PB9_PHout[7]_carry_eqn;
PB9_PHout[7] = DFFEAS(PB9_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L54 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[7]~239
--operation mode is arithmetic

PB9L54 = CARRY(PB8_PHout[7] & !PB8_PHout[14] & !PB9L52 # !PB8_PHout[7] & (!PB9L52 # !PB8_PHout[14]));


--PB3_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[13]
--operation mode is arithmetic

PB3_PHout[13]_carry_eqn = PB3L62;
PB3_PHout[13]_lut_out = PB2_PHout[14] $ PB2_PHout[13] $ PB3_PHout[13]_carry_eqn;
PB3_PHout[13] = DFFEAS(PB3_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L64 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[13]~215
--operation mode is arithmetic

PB3L64 = CARRY(PB2_PHout[14] & !PB2_PHout[13] & !PB3L62 # !PB2_PHout[14] & (!PB3L62 # !PB2_PHout[13]));


--PB4_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[12]
--operation mode is arithmetic

PB4_PHout[12]_carry_eqn = PB4L62;
PB4_PHout[12]_lut_out = PB3_PHout[12] $ PB3_PHout[14] $ !PB4_PHout[12]_carry_eqn;
PB4_PHout[12] = DFFEAS(PB4_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L64 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[12]~219
--operation mode is arithmetic

PB4L64 = CARRY(PB3_PHout[12] & (PB3_PHout[14] # !PB4L62) # !PB3_PHout[12] & PB3_PHout[14] & !PB4L62);


--PB5_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[11]
--operation mode is arithmetic

PB5_PHout[11]_carry_eqn = PB5L60;
PB5_PHout[11]_lut_out = PB4_PHout[11] $ PB4_PHout[14] $ PB5_PHout[11]_carry_eqn;
PB5_PHout[11] = DFFEAS(PB5_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L62 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[11]~223
--operation mode is arithmetic

PB5L62 = CARRY(PB4_PHout[11] & !PB4_PHout[14] & !PB5L60 # !PB4_PHout[11] & (!PB5L60 # !PB4_PHout[14]));


--PB3L69 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1773
--operation mode is normal

PB3L69_carry_eqn = PB3L73;
PB3L69 = PB3L69_carry_eqn;


--PB3L70 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1778
--operation mode is normal

PB3L70_carry_eqn = PB3L75;
PB3L70 = !PB3L70_carry_eqn;


--PB2_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[14]
--operation mode is normal

PB2_PHout[14]_lut_out = PB1_PHout[14] & (PB2L55) # !PB1_PHout[14] & PB2L54;
PB2_PHout[14] = DFFEAS(PB2_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]
--operation mode is normal

PB2_Qout[17]_carry_eqn = PB2L37;
PB2_Qout[17]_lut_out = PB2L56 $ PB1_Qout[17] $ PB2_Qout[17]_carry_eqn;
PB2_Qout[17] = DFFEAS(PB2_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3L71 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1783
--operation mode is normal

PB3L71 = PB2_PHout[14] $ PB2_Qout[17];


--PB2_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[16]
--operation mode is normal

PB2_Iout[16]_lut_out = PB1_PHout[14] & (PB2L58) # !PB1_PHout[14] & PB2L57;
PB2_Iout[16] = DFFEAS(PB2_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[15]
--operation mode is arithmetic

PB3_Iout[15]_carry_eqn = PB3L32;
PB3_Iout[15]_lut_out = PB3L71 $ PB2_Iout[15] $ !PB3_Iout[15]_carry_eqn;
PB3_Iout[15] = DFFEAS(PB3_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L34 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[15]~252
--operation mode is arithmetic

PB3L34 = CARRY(PB3L71 & (PB2_Iout[15] # !PB3L32) # !PB3L71 & PB2_Iout[15] & !PB3L32);


--PB4_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[14]
--operation mode is arithmetic

PB4_Iout[14]_carry_eqn = PB4L30;
PB4_Iout[14]_lut_out = PB4L105 $ PB3_Iout[14] $ PB4_Iout[14]_carry_eqn;
PB4_Iout[14] = DFFEAS(PB4_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L32 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[14]~271
--operation mode is arithmetic

PB4L32 = CARRY(PB4L105 & !PB3_Iout[14] & !PB4L30 # !PB4L105 & (!PB4L30 # !PB3_Iout[14]));


--PB5_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[13]
--operation mode is arithmetic

PB5_Iout[13]_carry_eqn = PB5L28;
PB5_Iout[13]_lut_out = PB5L106 $ PB4_Iout[13] $ !PB5_Iout[13]_carry_eqn;
PB5_Iout[13] = DFFEAS(PB5_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L30 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[13]~275
--operation mode is arithmetic

PB5L30 = CARRY(PB5L106 & (PB4_Iout[13] # !PB5L28) # !PB5L106 & PB4_Iout[13] & !PB5L28);


--PB6_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[12]
--operation mode is arithmetic

PB6_Iout[12]_carry_eqn = PB6L26;
PB6_Iout[12]_lut_out = PB6L93 $ PB5_Iout[12] $ PB6_Iout[12]_carry_eqn;
PB6_Iout[12] = DFFEAS(PB6_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L28 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[12]~279
--operation mode is arithmetic

PB6L28 = CARRY(PB6L93 & !PB5_Iout[12] & !PB6L26 # !PB6L93 & (!PB6L26 # !PB5_Iout[12]));


--PB7_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[11]
--operation mode is arithmetic

PB7_Iout[11]_carry_eqn = PB7L24;
PB7_Iout[11]_lut_out = PB7L106 $ PB6_Iout[11] $ !PB7_Iout[11]_carry_eqn;
PB7_Iout[11] = DFFEAS(PB7_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L26 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[11]~283
--operation mode is arithmetic

PB7L26 = CARRY(PB7L106 & (PB6_Iout[11] # !PB7L24) # !PB7L106 & PB6_Iout[11] & !PB7L24);


--PB8_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[10]
--operation mode is arithmetic

PB8_Iout[10]_carry_eqn = PB8L22;
PB8_Iout[10]_lut_out = PB8L105 $ PB7_Iout[10] $ PB8_Iout[10]_carry_eqn;
PB8_Iout[10] = DFFEAS(PB8_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L24 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[10]~287
--operation mode is arithmetic

PB8L24 = CARRY(PB8L105 & !PB7_Iout[10] & !PB8L22 # !PB8L105 & (!PB8L22 # !PB7_Iout[10]));


--PB9_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[9]
--operation mode is arithmetic

PB9_Iout[9]_carry_eqn = PB9L20;
PB9_Iout[9]_lut_out = PB9L106 $ PB8_Iout[9] $ !PB9_Iout[9]_carry_eqn;
PB9_Iout[9] = DFFEAS(PB9_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L22 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[9]~293
--operation mode is arithmetic

PB9L22 = CARRY(PB9L106 & (PB8_Iout[9] # !PB9L20) # !PB9L106 & PB8_Iout[9] & !PB9L20);


--PB10_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[8]
--operation mode is arithmetic

PB10_Iout[8]_carry_eqn = PB10L18;
PB10_Iout[8]_lut_out = PB10L93 $ PB9_Iout[8] $ PB10_Iout[8]_carry_eqn;
PB10_Iout[8] = DFFEAS(PB10_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L20 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[8]~295
--operation mode is arithmetic

PB10L20 = CARRY(PB10L93 & !PB9_Iout[8] & !PB10L18 # !PB10L93 & (!PB10L18 # !PB9_Iout[8]));


--PB11_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[7]
--operation mode is arithmetic

PB11_Iout[7]_carry_eqn = PB11L16;
PB11_Iout[7]_lut_out = PB11L94 $ PB10_Iout[7] $ !PB11_Iout[7]_carry_eqn;
PB11_Iout[7] = DFFEAS(PB11_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L18 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[7]~299
--operation mode is arithmetic

PB11L18 = CARRY(PB11L94 & (PB10_Iout[7] # !PB11L16) # !PB11L94 & PB10_Iout[7] & !PB11L16);


--PB12_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]
--operation mode is arithmetic

PB12_Iout[6]_carry_eqn = PB12L14;
PB12_Iout[6]_lut_out = PB12L105 $ PB11_Iout[6] $ PB12_Iout[6]_carry_eqn;
PB12_Iout[6] = DFFEAS(PB12_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L16 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]~303
--operation mode is arithmetic

PB12L16 = CARRY(PB12L105 & !PB11_Iout[6] & !PB12L14 # !PB12L105 & (!PB12L14 # !PB11_Iout[6]));


--PB13_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[5]
--operation mode is arithmetic

PB13_Iout[5]_carry_eqn = PB13L12;
PB13_Iout[5]_lut_out = PB13L106 $ PB12_Iout[5] $ !PB13_Iout[5]_carry_eqn;
PB13_Iout[5] = DFFEAS(PB13_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L14 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[5]~307
--operation mode is arithmetic

PB13L14 = CARRY(PB13L106 & (PB12_Iout[5] # !PB13L12) # !PB13L106 & PB12_Iout[5] & !PB13L12);


--PB14_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[4]
--operation mode is arithmetic

PB14_Iout[4]_carry_eqn = PB14L10;
PB14_Iout[4]_lut_out = PB14L105 $ PB13_Iout[4] $ PB14_Iout[4]_carry_eqn;
PB14_Iout[4] = DFFEAS(PB14_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L12 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[4]~311
--operation mode is arithmetic

PB14L12 = CARRY(PB14L105 & !PB13_Iout[4] & !PB14L10 # !PB14L105 & (!PB14L10 # !PB13_Iout[4]));


--PB15_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[3]
--operation mode is arithmetic

PB15_Iout[3]_carry_eqn = PB15L8;
PB15_Iout[3]_lut_out = PB15L92 $ PB14_Iout[3] $ !PB15_Iout[3]_carry_eqn;
PB15_Iout[3] = DFFEAS(PB15_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L10 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[3]~315
--operation mode is arithmetic

PB15L10 = CARRY(PB15L92 & (PB14_Iout[3] # !PB15L8) # !PB15L92 & PB14_Iout[3] & !PB15L8);


--PB16_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[2]
--operation mode is arithmetic

PB16_Iout[2]_carry_eqn = PB16L3;
PB16_Iout[2]_lut_out = PB16L69 $ PB15_Iout[2] $ PB16_Iout[2]_carry_eqn;
PB16_Iout[2] = DFFEAS(PB16_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L7 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[2]~297
--operation mode is arithmetic

PB16L7 = CARRY(PB16L69 & !PB15_Iout[2] & !PB16L3 # !PB16L69 & (!PB16L3 # !PB15_Iout[2]));


--PB4_Qout[14] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[14]
--operation mode is arithmetic

PB4_Qout[14]_carry_eqn = PB4L97;
PB4_Qout[14]_lut_out = PB4L105 $ PB3_Iout[14] $ PB4_Qout[14]_carry_eqn;
PB4_Qout[14] = DFFEAS(PB4_Qout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L99 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[14]~271
--operation mode is arithmetic

PB4L99 = CARRY(PB4L105 & !PB3_Iout[14] & !PB4L97 # !PB4L105 & (!PB4L97 # !PB3_Iout[14]));


--PB5_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[13]
--operation mode is arithmetic

PB5_Qout[13]_carry_eqn = PB5L95;
PB5_Qout[13]_lut_out = PB5L105 $ PB4_Qout[13] $ !PB5_Qout[13]_carry_eqn;
PB5_Qout[13] = DFFEAS(PB5_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L97 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[13]~275
--operation mode is arithmetic

PB5L97 = CARRY(PB5L105 & (PB4_Qout[13] # !PB5L95) # !PB5L105 & PB4_Qout[13] & !PB5L95);


--PB6_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[12]
--operation mode is arithmetic

PB6_Qout[12]_carry_eqn = PB6L79;
PB6_Qout[12]_lut_out = PB6L94 $ PB5_Qout[12] $ PB6_Qout[12]_carry_eqn;
PB6_Qout[12] = DFFEAS(PB6_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L81 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[12]~279
--operation mode is arithmetic

PB6L81 = CARRY(PB6L94 & !PB5_Qout[12] & !PB6L79 # !PB6L94 & (!PB6L79 # !PB5_Qout[12]));


--PB7_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[11]
--operation mode is arithmetic

PB7_Qout[11]_carry_eqn = PB7L91;
PB7_Qout[11]_lut_out = PB7L105 $ PB6_Qout[11] $ !PB7_Qout[11]_carry_eqn;
PB7_Qout[11] = DFFEAS(PB7_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L93 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[11]~283
--operation mode is arithmetic

PB7L93 = CARRY(PB7L105 & (PB6_Qout[11] # !PB7L91) # !PB7L105 & PB6_Qout[11] & !PB7L91);


--PB8_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[10]
--operation mode is arithmetic

PB8_Qout[10]_carry_eqn = PB8L89;
PB8_Qout[10]_lut_out = PB8L106 $ PB7_Qout[10] $ PB8_Qout[10]_carry_eqn;
PB8_Qout[10] = DFFEAS(PB8_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L91 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[10]~287
--operation mode is arithmetic

PB8L91 = CARRY(PB8L106 & !PB7_Qout[10] & !PB8L89 # !PB8L106 & (!PB8L89 # !PB7_Qout[10]));


--PB9_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[9]
--operation mode is arithmetic

PB9_Qout[9]_carry_eqn = PB9L87;
PB9_Qout[9]_lut_out = PB9L105 $ PB8_Qout[9] $ !PB9_Qout[9]_carry_eqn;
PB9_Qout[9] = DFFEAS(PB9_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L89 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[9]~291
--operation mode is arithmetic

PB9L89 = CARRY(PB9L105 & (PB8_Qout[9] # !PB9L87) # !PB9L105 & PB8_Qout[9] & !PB9L87);


--PB10_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[8]
--operation mode is arithmetic

PB10_Qout[8]_carry_eqn = PB10L71;
PB10_Qout[8]_lut_out = PB10L94 $ PB9_Qout[8] $ PB10_Qout[8]_carry_eqn;
PB10_Qout[8] = DFFEAS(PB10_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L73 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[8]~295
--operation mode is arithmetic

PB10L73 = CARRY(PB10L94 & !PB9_Qout[8] & !PB10L71 # !PB10L94 & (!PB10L71 # !PB9_Qout[8]));


--PB11_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[7]
--operation mode is arithmetic

PB11_Qout[7]_carry_eqn = PB11L69;
PB11_Qout[7]_lut_out = PB11L93 $ PB10_Qout[7] $ !PB11_Qout[7]_carry_eqn;
PB11_Qout[7] = DFFEAS(PB11_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L71 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[7]~299
--operation mode is arithmetic

PB11L71 = CARRY(PB11L93 & (PB10_Qout[7] # !PB11L69) # !PB11L93 & PB10_Qout[7] & !PB11L69);


--PB12_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]
--operation mode is arithmetic

PB12_Qout[6]_carry_eqn = PB12L81;
PB12_Qout[6]_lut_out = PB12L106 $ PB11_Qout[6] $ PB12_Qout[6]_carry_eqn;
PB12_Qout[6] = DFFEAS(PB12_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L83 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]~303
--operation mode is arithmetic

PB12L83 = CARRY(PB12L106 & !PB11_Qout[6] & !PB12L81 # !PB12L106 & (!PB12L81 # !PB11_Qout[6]));


--PB13_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[5]
--operation mode is arithmetic

PB13_Qout[5]_carry_eqn = PB13L79;
PB13_Qout[5]_lut_out = PB13L105 $ PB12_Qout[5] $ !PB13_Qout[5]_carry_eqn;
PB13_Qout[5] = DFFEAS(PB13_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L81 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[5]~307
--operation mode is arithmetic

PB13L81 = CARRY(PB13L105 & (PB12_Qout[5] # !PB13L79) # !PB13L105 & PB12_Qout[5] & !PB13L79);


--PB14_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[4]
--operation mode is arithmetic

PB14_Qout[4]_carry_eqn = PB14L77;
PB14_Qout[4]_lut_out = PB14L106 $ PB13_Qout[4] $ PB14_Qout[4]_carry_eqn;
PB14_Qout[4] = DFFEAS(PB14_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L79 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[4]~311
--operation mode is arithmetic

PB14L79 = CARRY(PB14L106 & !PB13_Qout[4] & !PB14L77 # !PB14L106 & (!PB14L77 # !PB13_Qout[4]));


--PB15_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[3]
--operation mode is arithmetic

PB15_Qout[3]_carry_eqn = PB15L61;
PB15_Qout[3]_lut_out = PB15L91 $ PB14_Qout[3] $ !PB15_Qout[3]_carry_eqn;
PB15_Qout[3] = DFFEAS(PB15_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L63 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[3]~315
--operation mode is arithmetic

PB15L63 = CARRY(PB15L91 & (PB14_Qout[3] # !PB15L61) # !PB15L91 & PB14_Qout[3] & !PB15L61);


--PB16_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[2]
--operation mode is arithmetic

PB16_Qout[2]_carry_eqn = PB16L37;
PB16_Qout[2]_lut_out = PB16L70 $ PB15_Qout[2] $ PB16_Qout[2]_carry_eqn;
PB16_Qout[2] = DFFEAS(PB16_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L41 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[2]~297
--operation mode is arithmetic

PB16L41 = CARRY(PB16L70 & !PB15_Qout[2] & !PB16L37 # !PB16L70 & (!PB16L37 # !PB15_Qout[2]));


--C1_integrator[0][13] is cic_decim:cic_decim_i|integrator[0][13]
--operation mode is arithmetic

C1_integrator[0][13]_carry_eqn = C1L207;
C1_integrator[0][13]_lut_out = C1_integrator[0][13] $ PB16_Iout[14] $ C1_integrator[0][13]_carry_eqn;
C1_integrator[0][13] = DFFEAS(C1_integrator[0][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L209 is cic_decim:cic_decim_i|integrator[0][13]~3001
--operation mode is arithmetic

C1L209 = CARRY(C1_integrator[0][13] & !PB16_Iout[14] & !C1L207 # !C1_integrator[0][13] & (!C1L207 # !PB16_Iout[14]));


--C1_integrator[1][12] is cic_decim:cic_decim_i|integrator[1][12]
--operation mode is arithmetic

C1_integrator[1][12]_carry_eqn = C1L293;
C1_integrator[1][12]_lut_out = C1_integrator[1][12] $ C1_integrator[0][12] $ !C1_integrator[1][12]_carry_eqn;
C1_integrator[1][12] = DFFEAS(C1_integrator[1][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L295 is cic_decim:cic_decim_i|integrator[1][12]~3005
--operation mode is arithmetic

C1L295 = CARRY(C1_integrator[1][12] & (C1_integrator[0][12] # !C1L293) # !C1_integrator[1][12] & C1_integrator[0][12] & !C1L293);


--C1_integrator[2][11] is cic_decim:cic_decim_i|integrator[2][11]
--operation mode is arithmetic

C1_integrator[2][11]_carry_eqn = C1L379;
C1_integrator[2][11]_lut_out = C1_integrator[2][11] $ C1_integrator[1][11] $ C1_integrator[2][11]_carry_eqn;
C1_integrator[2][11] = DFFEAS(C1_integrator[2][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L381 is cic_decim:cic_decim_i|integrator[2][11]~3009
--operation mode is arithmetic

C1L381 = CARRY(C1_integrator[2][11] & !C1_integrator[1][11] & !C1L379 # !C1_integrator[2][11] & (!C1L379 # !C1_integrator[1][11]));


--C1_integrator[3][10] is cic_decim:cic_decim_i|integrator[3][10]
--operation mode is arithmetic

C1_integrator[3][10]_carry_eqn = C1L465;
C1_integrator[3][10]_lut_out = C1_integrator[3][10] $ C1_integrator[2][10] $ !C1_integrator[3][10]_carry_eqn;
C1_integrator[3][10] = DFFEAS(C1_integrator[3][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L467 is cic_decim:cic_decim_i|integrator[3][10]~3013
--operation mode is arithmetic

C1L467 = CARRY(C1_integrator[3][10] & (C1_integrator[2][10] # !C1L465) # !C1_integrator[3][10] & C1_integrator[2][10] & !C1L465);


--C1_differentiator[0][9] is cic_decim:cic_decim_i|differentiator[0][9]
--operation mode is normal

C1_differentiator[0][9]_lut_out = clk_enable & C1_sampler[9];
C1_differentiator[0][9] = DFFEAS(C1_differentiator[0][9]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[9] is cic_decim:cic_decim_i|sampler[9]
--operation mode is normal

C1_sampler[9]_lut_out = C1_integrator[3][9] & clk_enable;
C1_sampler[9] = DFFEAS(C1_sampler[9]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][8] is cic_decim:cic_decim_i|pipeline[0][8]
--operation mode is arithmetic

C1_pipeline[0][8]_carry_eqn = C1L549;
C1_pipeline[0][8]_lut_out = C1_differentiator[0][8] $ C1_sampler[8] $ C1_pipeline[0][8]_carry_eqn;
C1_pipeline[0][8] = DFFEAS(C1_pipeline[0][8]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L551 is cic_decim:cic_decim_i|pipeline[0][8]~2799
--operation mode is arithmetic

C1L551 = CARRY(C1_differentiator[0][8] & C1_sampler[8] & !C1L549 # !C1_differentiator[0][8] & (C1_sampler[8] # !C1L549));


--C1_differentiator[1][8] is cic_decim:cic_decim_i|differentiator[1][8]
--operation mode is normal

C1_differentiator[1][8]_lut_out = C1_pipeline[0][8] & clk_enable;
C1_differentiator[1][8] = DFFEAS(C1_differentiator[1][8]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][7] is cic_decim:cic_decim_i|pipeline[1][7]
--operation mode is arithmetic

C1_pipeline[1][7]_carry_eqn = C1L635;
C1_pipeline[1][7]_lut_out = C1_differentiator[1][7] $ C1_pipeline[0][7] $ !C1_pipeline[1][7]_carry_eqn;
C1_pipeline[1][7] = DFFEAS(C1_pipeline[1][7]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L637 is cic_decim:cic_decim_i|pipeline[1][7]~2803
--operation mode is arithmetic

C1L637 = CARRY(C1_differentiator[1][7] & (!C1L635 # !C1_pipeline[0][7]) # !C1_differentiator[1][7] & !C1_pipeline[0][7] & !C1L635);


--C1_differentiator[2][7] is cic_decim:cic_decim_i|differentiator[2][7]
--operation mode is normal

C1_differentiator[2][7]_lut_out = C1_pipeline[1][7] & clk_enable;
C1_differentiator[2][7] = DFFEAS(C1_differentiator[2][7]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][6] is cic_decim:cic_decim_i|pipeline[2][6]
--operation mode is arithmetic

C1_pipeline[2][6]_carry_eqn = C1L721;
C1_pipeline[2][6]_lut_out = C1_differentiator[2][6] $ C1_pipeline[1][6] $ C1_pipeline[2][6]_carry_eqn;
C1_pipeline[2][6] = DFFEAS(C1_pipeline[2][6]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L723 is cic_decim:cic_decim_i|pipeline[2][6]~2807
--operation mode is arithmetic

C1L723 = CARRY(C1_differentiator[2][6] & C1_pipeline[1][6] & !C1L721 # !C1_differentiator[2][6] & (C1_pipeline[1][6] # !C1L721));


--C1_differentiator[3][6] is cic_decim:cic_decim_i|differentiator[3][6]
--operation mode is normal

C1_differentiator[3][6]_lut_out = C1_pipeline[2][6] & clk_enable;
C1_differentiator[3][6] = DFFEAS(C1_differentiator[3][6]_lut_out, clock, VCC, , C2L760, , , , );


--C1L822 is cic_decim:cic_decim_i|pipeline[3][28]~2812
--operation mode is arithmetic

C1L822 = CARRY(C1_differentiator[3][5] & (!C1L823 # !C1_pipeline[2][5]) # !C1_differentiator[3][5] & !C1_pipeline[2][5] & !C1L823);


--C2_integrator[0][13] is cic_decim:cic_decim_q|integrator[0][13]
--operation mode is arithmetic

C2_integrator[0][13]_carry_eqn = C2L207;
C2_integrator[0][13]_lut_out = C2_integrator[0][13] $ PB16_Qout[14] $ C2_integrator[0][13]_carry_eqn;
C2_integrator[0][13] = DFFEAS(C2_integrator[0][13]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L209 is cic_decim:cic_decim_q|integrator[0][13]~3016
--operation mode is arithmetic

C2L209 = CARRY(C2_integrator[0][13] & !PB16_Qout[14] & !C2L207 # !C2_integrator[0][13] & (!C2L207 # !PB16_Qout[14]));


--C2_integrator[1][12] is cic_decim:cic_decim_q|integrator[1][12]
--operation mode is arithmetic

C2_integrator[1][12]_carry_eqn = C2L293;
C2_integrator[1][12]_lut_out = C2_integrator[1][12] $ C2_integrator[0][12] $ !C2_integrator[1][12]_carry_eqn;
C2_integrator[1][12] = DFFEAS(C2_integrator[1][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L295 is cic_decim:cic_decim_q|integrator[1][12]~3020
--operation mode is arithmetic

C2L295 = CARRY(C2_integrator[1][12] & (C2_integrator[0][12] # !C2L293) # !C2_integrator[1][12] & C2_integrator[0][12] & !C2L293);


--C2_integrator[2][11] is cic_decim:cic_decim_q|integrator[2][11]
--operation mode is arithmetic

C2_integrator[2][11]_carry_eqn = C2L379;
C2_integrator[2][11]_lut_out = C2_integrator[2][11] $ C2_integrator[1][11] $ C2_integrator[2][11]_carry_eqn;
C2_integrator[2][11] = DFFEAS(C2_integrator[2][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L381 is cic_decim:cic_decim_q|integrator[2][11]~3024
--operation mode is arithmetic

C2L381 = CARRY(C2_integrator[2][11] & !C2_integrator[1][11] & !C2L379 # !C2_integrator[2][11] & (!C2L379 # !C2_integrator[1][11]));


--C2_integrator[3][10] is cic_decim:cic_decim_q|integrator[3][10]
--operation mode is arithmetic

C2_integrator[3][10]_carry_eqn = C2L466;
C2_integrator[3][10]_lut_out = C2_integrator[3][10] $ C2_integrator[2][10] $ !C2_integrator[3][10]_carry_eqn;
C2_integrator[3][10] = DFFEAS(C2_integrator[3][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L468 is cic_decim:cic_decim_q|integrator[3][10]~3028
--operation mode is arithmetic

C2L468 = CARRY(C2_integrator[3][10] & (C2_integrator[2][10] # !C2L466) # !C2_integrator[3][10] & C2_integrator[2][10] & !C2L466);


--C2_differentiator[0][9] is cic_decim:cic_decim_q|differentiator[0][9]
--operation mode is normal

C2_differentiator[0][9]_lut_out = clk_enable & C2_sampler[9];
C2_differentiator[0][9] = DFFEAS(C2_differentiator[0][9]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[9] is cic_decim:cic_decim_q|sampler[9]
--operation mode is normal

C2_sampler[9]_lut_out = C2_integrator[3][9] & clk_enable;
C2_sampler[9] = DFFEAS(C2_sampler[9]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][8] is cic_decim:cic_decim_q|pipeline[0][8]
--operation mode is arithmetic

C2_pipeline[0][8]_carry_eqn = C2L550;
C2_pipeline[0][8]_lut_out = C2_differentiator[0][8] $ C2_sampler[8] $ C2_pipeline[0][8]_carry_eqn;
C2_pipeline[0][8] = DFFEAS(C2_pipeline[0][8]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L552 is cic_decim:cic_decim_q|pipeline[0][8]~2814
--operation mode is arithmetic

C2L552 = CARRY(C2_differentiator[0][8] & C2_sampler[8] & !C2L550 # !C2_differentiator[0][8] & (C2_sampler[8] # !C2L550));


--C2_differentiator[1][8] is cic_decim:cic_decim_q|differentiator[1][8]
--operation mode is normal

C2_differentiator[1][8]_lut_out = C2_pipeline[0][8] & clk_enable;
C2_differentiator[1][8] = DFFEAS(C2_differentiator[1][8]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][7] is cic_decim:cic_decim_q|pipeline[1][7]
--operation mode is arithmetic

C2_pipeline[1][7]_carry_eqn = C2L636;
C2_pipeline[1][7]_lut_out = C2_differentiator[1][7] $ C2_pipeline[0][7] $ !C2_pipeline[1][7]_carry_eqn;
C2_pipeline[1][7] = DFFEAS(C2_pipeline[1][7]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L638 is cic_decim:cic_decim_q|pipeline[1][7]~2818
--operation mode is arithmetic

C2L638 = CARRY(C2_differentiator[1][7] & (!C2L636 # !C2_pipeline[0][7]) # !C2_differentiator[1][7] & !C2_pipeline[0][7] & !C2L636);


--C2_differentiator[2][7] is cic_decim:cic_decim_q|differentiator[2][7]
--operation mode is normal

C2_differentiator[2][7]_lut_out = C2_pipeline[1][7] & clk_enable;
C2_differentiator[2][7] = DFFEAS(C2_differentiator[2][7]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][6] is cic_decim:cic_decim_q|pipeline[2][6]
--operation mode is arithmetic

C2_pipeline[2][6]_carry_eqn = C2L722;
C2_pipeline[2][6]_lut_out = C2_differentiator[2][6] $ C2_pipeline[1][6] $ C2_pipeline[2][6]_carry_eqn;
C2_pipeline[2][6] = DFFEAS(C2_pipeline[2][6]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L724 is cic_decim:cic_decim_q|pipeline[2][6]~2822
--operation mode is arithmetic

C2L724 = CARRY(C2_differentiator[2][6] & C2_pipeline[1][6] & !C2L722 # !C2_differentiator[2][6] & (C2_pipeline[1][6] # !C2L722));


--C2_differentiator[3][6] is cic_decim:cic_decim_q|differentiator[3][6]
--operation mode is normal

C2_differentiator[3][6]_lut_out = C2_pipeline[2][6] & clk_enable;
C2_differentiator[3][6] = DFFEAS(C2_differentiator[3][6]_lut_out, clock, VCC, , C2L760, , , , );


--C2L824 is cic_decim:cic_decim_q|pipeline[3][28]~2827
--operation mode is arithmetic

C2L824 = CARRY(C2_differentiator[3][5] & (!C2L825 # !C2_pipeline[2][5]) # !C2_differentiator[3][5] & !C2_pipeline[2][5] & !C2L825);


--PB10_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[6]
--operation mode is normal

PB10_PHout[6]_lut_out = PB9_PHout[14] & (PB10L125) # !PB9_PHout[14] & PB10L123;
PB10_PHout[6] = DFFEAS(PB10_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L127 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1904
--operation mode is arithmetic

PB11L127_carry_eqn = PB11L132;
PB11L127 = PB10_PHout[5] $ (!PB11L127_carry_eqn);

--PB11L128 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1906
--operation mode is arithmetic

PB11L128 = CARRY(PB10_PHout[5] & (!PB11L132));


--PB11L129 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1909
--operation mode is arithmetic

PB11L129_carry_eqn = PB11L134;
PB11L129 = PB10_PHout[5] $ (PB11L129_carry_eqn);

--PB11L130 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1911
--operation mode is arithmetic

PB11L130 = CARRY(PB10_PHout[5] # !PB11L134);


--PB11_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[4]
--operation mode is normal

PB11_PHout[4]_lut_out = PB10_PHout[14] & (PB11L133) # !PB10_PHout[14] & PB11L131;
PB11_PHout[4] = DFFEAS(PB11_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[3]
--operation mode is arithmetic

PB12_PHout[3]_carry_eqn = PB12L44;
PB12_PHout[3]_lut_out = PB11_PHout[14] $ PB11_PHout[3] $ PB12_PHout[3]_carry_eqn;
PB12_PHout[3] = DFFEAS(PB12_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L46 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[3]~255
--operation mode is arithmetic

PB12L46 = CARRY(PB11_PHout[14] & !PB11_PHout[3] & !PB12L44 # !PB11_PHout[14] & (!PB12L44 # !PB11_PHout[3]));


--PB13_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[2]
--operation mode is arithmetic

PB13_PHout[2]_carry_eqn = PB13L42;
PB13_PHout[2]_lut_out = PB12_PHout[2] $ PB12_PHout[14] $ !PB13_PHout[2]_carry_eqn;
PB13_PHout[2] = DFFEAS(PB13_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L44 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[2]~259
--operation mode is arithmetic

PB13L44 = CARRY(PB12_PHout[2] & (PB12_PHout[14] # !PB13L42) # !PB12_PHout[2] & PB12_PHout[14] & !PB13L42);


--PB14_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[1]
--operation mode is arithmetic

PB14_PHout[1]_carry_eqn = PB14L40;
PB14_PHout[1]_lut_out = PB13_PHout[1] $ PB13_PHout[14] $ PB14_PHout[1]_carry_eqn;
PB14_PHout[1] = DFFEAS(PB14_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L42 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[1]~277
--operation mode is arithmetic

PB14L42 = CARRY(PB13_PHout[1] & !PB13_PHout[14] & !PB14L40 # !PB13_PHout[1] & (!PB14L40 # !PB13_PHout[14]));


--PB15L93 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1796
--operation mode is normal

PB15L93 = PB14_PHout[14] # PB14_PHout[1];


--PB14_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[0]
--operation mode is arithmetic

PB14_PHout[0]_lut_out = !PB13_PHout[0];
PB14_PHout[0] = DFFEAS(PB14_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L40 is cordic:rx_cordic|cordic_stage:cordic_stage13|PHout[0]~281
--operation mode is arithmetic

PB14L40 = CARRY(PB13_PHout[0]);


--PB15L94 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1797
--operation mode is normal

PB15L94 = PB14_PHout[14] & PB14_PHout[1] # !PB14_PHout[14] & (PB14_PHout[0]);


--PB15L53 is cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]~197
--operation mode is arithmetic

PB15L53 = CARRY(PB15L95 & PB14_PHout[14]);


--PB10L123 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1908
--operation mode is arithmetic

PB10L123_carry_eqn = PB10L128;
PB10L123 = PB9_PHout[6] $ (!PB10L123_carry_eqn);

--PB10L124 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1910
--operation mode is arithmetic

PB10L124 = CARRY(PB9_PHout[6] & (!PB10L128));


--PB10L125 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1913
--operation mode is arithmetic

PB10L125_carry_eqn = PB10L130;
PB10L125 = PB9_PHout[6] $ (PB10L125_carry_eqn);

--PB10L126 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1915
--operation mode is arithmetic

PB10L126 = CARRY(PB9_PHout[6] # !PB10L130);


--PB6L107 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1924
--operation mode is arithmetic

PB6L107_carry_eqn = PB6L112;
PB6L107 = PB5_PHout[10] $ (PB6L107_carry_eqn);

--PB6L108 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1926
--operation mode is arithmetic

PB6L108 = CARRY(!PB6L112 # !PB5_PHout[10]);


--PB6L109 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1929
--operation mode is arithmetic

PB6L109_carry_eqn = PB6L114;
PB6L109 = PB5_PHout[10] $ (!PB6L109_carry_eqn);

--PB6L110 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1931
--operation mode is arithmetic

PB6L110 = CARRY(!PB5_PHout[10] & (!PB6L114));


--PB6_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[9]
--operation mode is normal

PB6_PHout[9]_lut_out = PB5_PHout[14] & (PB6L113) # !PB5_PHout[14] & PB6L111;
PB6_PHout[9] = DFFEAS(PB6_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[8]
--operation mode is arithmetic

PB7_PHout[8]_carry_eqn = PB7L54;
PB7_PHout[8]_lut_out = PB6_PHout[14] $ PB6_PHout[8] $ !PB7_PHout[8]_carry_eqn;
PB7_PHout[8] = DFFEAS(PB7_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L56 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[8]~235
--operation mode is arithmetic

PB7L56 = CARRY(PB6_PHout[14] & (PB6_PHout[8] # !PB7L54) # !PB6_PHout[14] & PB6_PHout[8] & !PB7L54);


--PB8_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[7]
--operation mode is arithmetic

PB8_PHout[7]_carry_eqn = PB8L52;
PB8_PHout[7]_lut_out = PB7_PHout[7] $ PB7_PHout[14] $ PB8_PHout[7]_carry_eqn;
PB8_PHout[7] = DFFEAS(PB8_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L54 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[7]~239
--operation mode is arithmetic

PB8L54 = CARRY(PB7_PHout[7] & !PB7_PHout[14] & !PB8L52 # !PB7_PHout[7] & (!PB8L52 # !PB7_PHout[14]));


--PB9_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[6]
--operation mode is arithmetic

PB9_PHout[6]_carry_eqn = PB9L50;
PB9_PHout[6]_lut_out = PB8_PHout[6] $ PB8_PHout[14] $ !PB9_PHout[6]_carry_eqn;
PB9_PHout[6] = DFFEAS(PB9_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L52 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[6]~243
--operation mode is arithmetic

PB9L52 = CARRY(PB8_PHout[6] & (PB8_PHout[14] # !PB9L50) # !PB8_PHout[6] & PB8_PHout[14] & !PB9L50);


--PB2_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[13]
--operation mode is normal

PB2_PHout[13]_lut_out = PB1_PHout[14] & (PB2L61) # !PB1_PHout[14] & PB2L59;
PB2_PHout[13] = DFFEAS(PB2_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[12]
--operation mode is arithmetic

PB3_PHout[12]_carry_eqn = PB3L60;
PB3_PHout[12]_lut_out = PB2_PHout[14] $ PB2_PHout[12] $ !PB3_PHout[12]_carry_eqn;
PB3_PHout[12] = DFFEAS(PB3_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L62 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[12]~219
--operation mode is arithmetic

PB3L62 = CARRY(PB2_PHout[14] & (PB2_PHout[12] # !PB3L60) # !PB2_PHout[14] & PB2_PHout[12] & !PB3L60);


--PB4_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[11]
--operation mode is arithmetic

PB4_PHout[11]_carry_eqn = PB4L60;
PB4_PHout[11]_lut_out = PB3_PHout[11] $ PB3_PHout[14] $ PB4_PHout[11]_carry_eqn;
PB4_PHout[11] = DFFEAS(PB4_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L62 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[11]~223
--operation mode is arithmetic

PB4L62 = CARRY(PB3_PHout[11] & !PB3_PHout[14] & !PB4L60 # !PB3_PHout[11] & (!PB4L60 # !PB3_PHout[14]));


--PB5_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[10]
--operation mode is arithmetic

PB5_PHout[10]_carry_eqn = PB5L58;
PB5_PHout[10]_lut_out = PB4_PHout[10] $ PB4_PHout[14] $ !PB5_PHout[10]_carry_eqn;
PB5_PHout[10] = DFFEAS(PB5_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L60 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[10]~227
--operation mode is arithmetic

PB5L60 = CARRY(PB4_PHout[10] & (PB4_PHout[14] # !PB5L58) # !PB4_PHout[10] & PB4_PHout[14] & !PB5L58);


--PB3L73 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1786
--operation mode is arithmetic

PB3L73 = CARRY(PB2_Iout[16] & (PB2_Qout[17] # !PB3L77) # !PB2_Iout[16] & PB2_Qout[17] & !PB3L77);


--PB3L75 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1791
--operation mode is arithmetic

PB3L75 = CARRY(PB2_Iout[16] & (!PB3L79 # !PB2_Qout[17]) # !PB2_Iout[16] & !PB2_Qout[17] & !PB3L79);


--PB2L54 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1794
--operation mode is normal

PB2L54_carry_eqn = PB2L60;
PB2L54 = PB1_PHout[14] $ (!PB2L54_carry_eqn);


--PB2L55 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1799
--operation mode is normal

PB2L55_carry_eqn = PB2L62;
PB2L55 = PB1_PHout[14] $ (PB2L55_carry_eqn);


--PB1_PHout[14] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]
--operation mode is normal

PB1_PHout[14]_lut_out = E1_PHstage0[14] & (PB1L37) # !E1_PHstage0[14] & PB1L36;
PB1_PHout[14] = DFFEAS(PB1_PHout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB1_Qout[17] is cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[17]
--operation mode is normal

PB1_Qout[17]_lut_out = !E1_PHstage0[14] & E1_Istage0[16];
PB1_Qout[17] = DFFEAS(PB1_Qout[17]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L56 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1804
--operation mode is normal

PB2L56 = PB1_PHout[14] $ PB1_Qout[17];


--PB2L37 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~173
--operation mode is arithmetic

PB2L37 = CARRY(PB2L56 & (PB1_Iout[16] # !PB2L38) # !PB2L56 & PB1_Iout[16] & !PB2L38);


--PB2L57 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1805
--operation mode is normal

PB2L57_carry_eqn = PB2L64;
PB2L57 = PB1_Qout[17] $ PB1_Iout[16] $ PB2L57_carry_eqn;


--PB2L58 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1810
--operation mode is normal

PB2L58_carry_eqn = PB2L66;
PB2L58 = PB1_Qout[17] $ PB1_Iout[16] $ PB2L58_carry_eqn;


--PB2_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[15]
--operation mode is normal

PB2_Iout[15]_lut_out = PB1_PHout[14] & (PB2L65) # !PB1_PHout[14] & PB2L63;
PB2_Iout[15] = DFFEAS(PB2_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[14]
--operation mode is arithmetic

PB3_Iout[14]_carry_eqn = PB3L30;
PB3_Iout[14]_lut_out = PB3L80 $ PB2_Iout[14] $ PB3_Iout[14]_carry_eqn;
PB3_Iout[14] = DFFEAS(PB3_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L32 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[14]~256
--operation mode is arithmetic

PB3L32 = CARRY(PB3L80 & !PB2_Iout[14] & !PB3L30 # !PB3L80 & (!PB3L30 # !PB2_Iout[14]));


--PB4_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[13]
--operation mode is arithmetic

PB4_Iout[13]_carry_eqn = PB4L28;
PB4_Iout[13]_lut_out = PB4L106 $ PB3_Iout[13] $ !PB4_Iout[13]_carry_eqn;
PB4_Iout[13] = DFFEAS(PB4_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L30 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[13]~275
--operation mode is arithmetic

PB4L30 = CARRY(PB4L106 & (PB3_Iout[13] # !PB4L28) # !PB4L106 & PB3_Iout[13] & !PB4L28);


--PB5_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[12]
--operation mode is arithmetic

PB5_Iout[12]_carry_eqn = PB5L26;
PB5_Iout[12]_lut_out = PB5L107 $ PB4_Iout[12] $ PB5_Iout[12]_carry_eqn;
PB5_Iout[12] = DFFEAS(PB5_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L28 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[12]~279
--operation mode is arithmetic

PB5L28 = CARRY(PB5L107 & !PB4_Iout[12] & !PB5L26 # !PB5L107 & (!PB5L26 # !PB4_Iout[12]));


--PB6_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[11]
--operation mode is arithmetic

PB6_Iout[11]_carry_eqn = PB6L24;
PB6_Iout[11]_lut_out = PB6L115 $ PB5_Iout[11] $ !PB6_Iout[11]_carry_eqn;
PB6_Iout[11] = DFFEAS(PB6_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L26 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[11]~283
--operation mode is arithmetic

PB6L26 = CARRY(PB6L115 & (PB5_Iout[11] # !PB6L24) # !PB6L115 & PB5_Iout[11] & !PB6L24);


--PB7_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[10]
--operation mode is arithmetic

PB7_Iout[10]_carry_eqn = PB7L22;
PB7_Iout[10]_lut_out = PB7L107 $ PB6_Iout[10] $ PB7_Iout[10]_carry_eqn;
PB7_Iout[10] = DFFEAS(PB7_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L24 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[10]~287
--operation mode is arithmetic

PB7L24 = CARRY(PB7L107 & !PB6_Iout[10] & !PB7L22 # !PB7L107 & (!PB7L22 # !PB6_Iout[10]));


--PB8_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[9]
--operation mode is arithmetic

PB8_Iout[9]_carry_eqn = PB8L20;
PB8_Iout[9]_lut_out = PB8L107 $ PB7_Iout[9] $ !PB8_Iout[9]_carry_eqn;
PB8_Iout[9] = DFFEAS(PB8_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L22 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[9]~291
--operation mode is arithmetic

PB8L22 = CARRY(PB8L107 & (PB7_Iout[9] # !PB8L20) # !PB8L107 & PB7_Iout[9] & !PB8L20);


--PB9_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[8]
--operation mode is arithmetic

PB9_Iout[8]_carry_eqn = PB9L18;
PB9_Iout[8]_lut_out = PB9L107 $ PB8_Iout[8] $ PB9_Iout[8]_carry_eqn;
PB9_Iout[8] = DFFEAS(PB9_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L20 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[8]~297
--operation mode is arithmetic

PB9L20 = CARRY(PB9L107 & !PB8_Iout[8] & !PB9L18 # !PB9L107 & (!PB9L18 # !PB8_Iout[8]));


--PB10_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[7]
--operation mode is arithmetic

PB10_Iout[7]_carry_eqn = PB10L16;
PB10_Iout[7]_lut_out = PB10L131 $ PB9_Iout[7] $ !PB10_Iout[7]_carry_eqn;
PB10_Iout[7] = DFFEAS(PB10_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L18 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[7]~299
--operation mode is arithmetic

PB10L18 = CARRY(PB10L131 & (PB9_Iout[7] # !PB10L16) # !PB10L131 & PB9_Iout[7] & !PB10L16);


--PB11_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[6]
--operation mode is arithmetic

PB11_Iout[6]_carry_eqn = PB11L14;
PB11_Iout[6]_lut_out = PB11L135 $ PB10_Iout[6] $ PB11_Iout[6]_carry_eqn;
PB11_Iout[6] = DFFEAS(PB11_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L16 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[6]~303
--operation mode is arithmetic

PB11L16 = CARRY(PB11L135 & !PB10_Iout[6] & !PB11L14 # !PB11L135 & (!PB11L14 # !PB10_Iout[6]));


--PB12_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]
--operation mode is arithmetic

PB12_Iout[5]_carry_eqn = PB12L12;
PB12_Iout[5]_lut_out = PB12L107 $ PB11_Iout[5] $ !PB12_Iout[5]_carry_eqn;
PB12_Iout[5] = DFFEAS(PB12_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L14 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]~307
--operation mode is arithmetic

PB12L14 = CARRY(PB12L107 & (PB11_Iout[5] # !PB12L12) # !PB12L107 & PB11_Iout[5] & !PB12L12);


--PB13_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[4]
--operation mode is arithmetic

PB13_Iout[4]_carry_eqn = PB13L10;
PB13_Iout[4]_lut_out = PB13L107 $ PB12_Iout[4] $ PB13_Iout[4]_carry_eqn;
PB13_Iout[4] = DFFEAS(PB13_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L12 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[4]~311
--operation mode is arithmetic

PB13L12 = CARRY(PB13L107 & !PB12_Iout[4] & !PB13L10 # !PB13L107 & (!PB13L10 # !PB12_Iout[4]));


--PB14_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[3]
--operation mode is arithmetic

PB14_Iout[3]_carry_eqn = PB14L8;
PB14_Iout[3]_lut_out = PB14L107 $ PB13_Iout[3] $ !PB14_Iout[3]_carry_eqn;
PB14_Iout[3] = DFFEAS(PB14_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L10 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[3]~315
--operation mode is arithmetic

PB14L10 = CARRY(PB14L107 & (PB13_Iout[3] # !PB14L8) # !PB14L107 & PB13_Iout[3] & !PB14L8);


--PB15_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[2]
--operation mode is arithmetic

PB15_Iout[2]_carry_eqn = PB15L6;
PB15_Iout[2]_lut_out = PB15L96 $ PB14_Iout[2] $ PB15_Iout[2]_carry_eqn;
PB15_Iout[2] = DFFEAS(PB15_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L8 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[2]~319
--operation mode is arithmetic

PB15L8 = CARRY(PB15L96 & !PB14_Iout[2] & !PB15L6 # !PB15L96 & (!PB15L6 # !PB14_Iout[2]));


--PB16_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[1]
--operation mode is arithmetic

PB16_Iout[1]_carry_eqn = PB16L4;
PB16_Iout[1]_lut_out = PB16L71 $ PB15_Iout[1] $ !PB16_Iout[1]_carry_eqn;
PB16_Iout[1] = DFFEAS(PB16_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L3 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[1]~301
--operation mode is arithmetic

PB16L3 = CARRY(PB16L71 & (PB15_Iout[1] # !PB16L4) # !PB16L71 & PB15_Iout[1] & !PB16L4);


--PB4_Qout[13] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[13]
--operation mode is arithmetic

PB4_Qout[13]_carry_eqn = PB4L95;
PB4_Qout[13]_lut_out = PB4L106 $ PB3_Iout[13] $ !PB4_Qout[13]_carry_eqn;
PB4_Qout[13] = DFFEAS(PB4_Qout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L97 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[13]~275
--operation mode is arithmetic

PB4L97 = CARRY(PB4L106 & (PB3_Iout[13] # !PB4L95) # !PB4L106 & PB3_Iout[13] & !PB4L95);


--PB5_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[12]
--operation mode is arithmetic

PB5_Qout[12]_carry_eqn = PB5L93;
PB5_Qout[12]_lut_out = PB5L108 $ PB4_Qout[12] $ PB5_Qout[12]_carry_eqn;
PB5_Qout[12] = DFFEAS(PB5_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L95 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[12]~279
--operation mode is arithmetic

PB5L95 = CARRY(PB5L108 & !PB4_Qout[12] & !PB5L93 # !PB5L108 & (!PB5L93 # !PB4_Qout[12]));


--PB6_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[11]
--operation mode is arithmetic

PB6_Qout[11]_carry_eqn = PB6L77;
PB6_Qout[11]_lut_out = PB6L116 $ PB5_Qout[11] $ !PB6_Qout[11]_carry_eqn;
PB6_Qout[11] = DFFEAS(PB6_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L79 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[11]~283
--operation mode is arithmetic

PB6L79 = CARRY(PB6L116 & (PB5_Qout[11] # !PB6L77) # !PB6L116 & PB5_Qout[11] & !PB6L77);


--PB7_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[10]
--operation mode is arithmetic

PB7_Qout[10]_carry_eqn = PB7L89;
PB7_Qout[10]_lut_out = PB7L108 $ PB6_Qout[10] $ PB7_Qout[10]_carry_eqn;
PB7_Qout[10] = DFFEAS(PB7_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L91 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[10]~287
--operation mode is arithmetic

PB7L91 = CARRY(PB7L108 & !PB6_Qout[10] & !PB7L89 # !PB7L108 & (!PB7L89 # !PB6_Qout[10]));


--PB8_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[9]
--operation mode is arithmetic

PB8_Qout[9]_carry_eqn = PB8L87;
PB8_Qout[9]_lut_out = PB8L108 $ PB7_Qout[9] $ !PB8_Qout[9]_carry_eqn;
PB8_Qout[9] = DFFEAS(PB8_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L89 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[9]~291
--operation mode is arithmetic

PB8L89 = CARRY(PB8L108 & (PB7_Qout[9] # !PB8L87) # !PB8L108 & PB7_Qout[9] & !PB8L87);


--PB9_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[8]
--operation mode is arithmetic

PB9_Qout[8]_carry_eqn = PB9L85;
PB9_Qout[8]_lut_out = PB9L108 $ PB8_Qout[8] $ PB9_Qout[8]_carry_eqn;
PB9_Qout[8] = DFFEAS(PB9_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L87 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[8]~295
--operation mode is arithmetic

PB9L87 = CARRY(PB9L108 & !PB8_Qout[8] & !PB9L85 # !PB9L108 & (!PB9L85 # !PB8_Qout[8]));


--PB10_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[7]
--operation mode is arithmetic

PB10_Qout[7]_carry_eqn = PB10L69;
PB10_Qout[7]_lut_out = PB10L132 $ PB9_Qout[7] $ !PB10_Qout[7]_carry_eqn;
PB10_Qout[7] = DFFEAS(PB10_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L71 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[7]~299
--operation mode is arithmetic

PB10L71 = CARRY(PB10L132 & (PB9_Qout[7] # !PB10L69) # !PB10L132 & PB9_Qout[7] & !PB10L69);


--PB11_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[6]
--operation mode is arithmetic

PB11_Qout[6]_carry_eqn = PB11L67;
PB11_Qout[6]_lut_out = PB11L136 $ PB10_Qout[6] $ PB11_Qout[6]_carry_eqn;
PB11_Qout[6] = DFFEAS(PB11_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L69 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[6]~303
--operation mode is arithmetic

PB11L69 = CARRY(PB11L136 & !PB10_Qout[6] & !PB11L67 # !PB11L136 & (!PB11L67 # !PB10_Qout[6]));


--PB12_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]
--operation mode is arithmetic

PB12_Qout[5]_carry_eqn = PB12L79;
PB12_Qout[5]_lut_out = PB12L108 $ PB11_Qout[5] $ !PB12_Qout[5]_carry_eqn;
PB12_Qout[5] = DFFEAS(PB12_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L81 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]~307
--operation mode is arithmetic

PB12L81 = CARRY(PB12L108 & (PB11_Qout[5] # !PB12L79) # !PB12L108 & PB11_Qout[5] & !PB12L79);


--PB13_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[4]
--operation mode is arithmetic

PB13_Qout[4]_carry_eqn = PB13L77;
PB13_Qout[4]_lut_out = PB13L108 $ PB12_Qout[4] $ PB13_Qout[4]_carry_eqn;
PB13_Qout[4] = DFFEAS(PB13_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L79 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[4]~311
--operation mode is arithmetic

PB13L79 = CARRY(PB13L108 & !PB12_Qout[4] & !PB13L77 # !PB13L108 & (!PB13L77 # !PB12_Qout[4]));


--PB14_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[3]
--operation mode is arithmetic

PB14_Qout[3]_carry_eqn = PB14L75;
PB14_Qout[3]_lut_out = PB14L108 $ PB13_Qout[3] $ !PB14_Qout[3]_carry_eqn;
PB14_Qout[3] = DFFEAS(PB14_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L77 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[3]~315
--operation mode is arithmetic

PB14L77 = CARRY(PB14L108 & (PB13_Qout[3] # !PB14L75) # !PB14L108 & PB13_Qout[3] & !PB14L75);


--PB15_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[2]
--operation mode is arithmetic

PB15_Qout[2]_carry_eqn = PB15L59;
PB15_Qout[2]_lut_out = PB15L97 $ PB14_Qout[2] $ PB15_Qout[2]_carry_eqn;
PB15_Qout[2] = DFFEAS(PB15_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L61 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[2]~319
--operation mode is arithmetic

PB15L61 = CARRY(PB15L97 & !PB14_Qout[2] & !PB15L59 # !PB15L97 & (!PB15L59 # !PB14_Qout[2]));


--PB16_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[1]
--operation mode is arithmetic

PB16_Qout[1]_carry_eqn = PB16L38;
PB16_Qout[1]_lut_out = PB16L72 $ PB15_Qout[1] $ !PB16_Qout[1]_carry_eqn;
PB16_Qout[1] = DFFEAS(PB16_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB16L37 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[1]~301
--operation mode is arithmetic

PB16L37 = CARRY(PB16L72 & (PB15_Qout[1] # !PB16L38) # !PB16L72 & PB15_Qout[1] & !PB16L38);


--C1_integrator[0][12] is cic_decim:cic_decim_i|integrator[0][12]
--operation mode is arithmetic

C1_integrator[0][12]_carry_eqn = C1L205;
C1_integrator[0][12]_lut_out = C1_integrator[0][12] $ PB16_Iout[13] $ !C1_integrator[0][12]_carry_eqn;
C1_integrator[0][12] = DFFEAS(C1_integrator[0][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L207 is cic_decim:cic_decim_i|integrator[0][12]~3017
--operation mode is arithmetic

C1L207 = CARRY(C1_integrator[0][12] & (PB16_Iout[13] # !C1L205) # !C1_integrator[0][12] & PB16_Iout[13] & !C1L205);


--C1_integrator[1][11] is cic_decim:cic_decim_i|integrator[1][11]
--operation mode is arithmetic

C1_integrator[1][11]_carry_eqn = C1L291;
C1_integrator[1][11]_lut_out = C1_integrator[1][11] $ C1_integrator[0][11] $ C1_integrator[1][11]_carry_eqn;
C1_integrator[1][11] = DFFEAS(C1_integrator[1][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L293 is cic_decim:cic_decim_i|integrator[1][11]~3021
--operation mode is arithmetic

C1L293 = CARRY(C1_integrator[1][11] & !C1_integrator[0][11] & !C1L291 # !C1_integrator[1][11] & (!C1L291 # !C1_integrator[0][11]));


--C1_integrator[2][10] is cic_decim:cic_decim_i|integrator[2][10]
--operation mode is arithmetic

C1_integrator[2][10]_carry_eqn = C1L377;
C1_integrator[2][10]_lut_out = C1_integrator[2][10] $ C1_integrator[1][10] $ !C1_integrator[2][10]_carry_eqn;
C1_integrator[2][10] = DFFEAS(C1_integrator[2][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L379 is cic_decim:cic_decim_i|integrator[2][10]~3025
--operation mode is arithmetic

C1L379 = CARRY(C1_integrator[2][10] & (C1_integrator[1][10] # !C1L377) # !C1_integrator[2][10] & C1_integrator[1][10] & !C1L377);


--C1_integrator[3][9] is cic_decim:cic_decim_i|integrator[3][9]
--operation mode is arithmetic

C1_integrator[3][9]_carry_eqn = C1L463;
C1_integrator[3][9]_lut_out = C1_integrator[3][9] $ C1_integrator[2][9] $ C1_integrator[3][9]_carry_eqn;
C1_integrator[3][9] = DFFEAS(C1_integrator[3][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L465 is cic_decim:cic_decim_i|integrator[3][9]~3029
--operation mode is arithmetic

C1L465 = CARRY(C1_integrator[3][9] & !C1_integrator[2][9] & !C1L463 # !C1_integrator[3][9] & (!C1L463 # !C1_integrator[2][9]));


--C1_differentiator[0][8] is cic_decim:cic_decim_i|differentiator[0][8]
--operation mode is normal

C1_differentiator[0][8]_lut_out = clk_enable & C1_sampler[8];
C1_differentiator[0][8] = DFFEAS(C1_differentiator[0][8]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[8] is cic_decim:cic_decim_i|sampler[8]
--operation mode is normal

C1_sampler[8]_lut_out = C1_integrator[3][8] & clk_enable;
C1_sampler[8] = DFFEAS(C1_sampler[8]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][7] is cic_decim:cic_decim_i|pipeline[0][7]
--operation mode is arithmetic

C1_pipeline[0][7]_carry_eqn = C1L547;
C1_pipeline[0][7]_lut_out = C1_differentiator[0][7] $ C1_sampler[7] $ !C1_pipeline[0][7]_carry_eqn;
C1_pipeline[0][7] = DFFEAS(C1_pipeline[0][7]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L549 is cic_decim:cic_decim_i|pipeline[0][7]~2816
--operation mode is arithmetic

C1L549 = CARRY(C1_differentiator[0][7] & (!C1L547 # !C1_sampler[7]) # !C1_differentiator[0][7] & !C1_sampler[7] & !C1L547);


--C1_differentiator[1][7] is cic_decim:cic_decim_i|differentiator[1][7]
--operation mode is normal

C1_differentiator[1][7]_lut_out = C1_pipeline[0][7] & clk_enable;
C1_differentiator[1][7] = DFFEAS(C1_differentiator[1][7]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][6] is cic_decim:cic_decim_i|pipeline[1][6]
--operation mode is arithmetic

C1_pipeline[1][6]_carry_eqn = C1L633;
C1_pipeline[1][6]_lut_out = C1_differentiator[1][6] $ C1_pipeline[0][6] $ C1_pipeline[1][6]_carry_eqn;
C1_pipeline[1][6] = DFFEAS(C1_pipeline[1][6]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L635 is cic_decim:cic_decim_i|pipeline[1][6]~2820
--operation mode is arithmetic

C1L635 = CARRY(C1_differentiator[1][6] & C1_pipeline[0][6] & !C1L633 # !C1_differentiator[1][6] & (C1_pipeline[0][6] # !C1L633));


--C1_differentiator[2][6] is cic_decim:cic_decim_i|differentiator[2][6]
--operation mode is normal

C1_differentiator[2][6]_lut_out = C1_pipeline[1][6] & clk_enable;
C1_differentiator[2][6] = DFFEAS(C1_differentiator[2][6]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][5] is cic_decim:cic_decim_i|pipeline[2][5]
--operation mode is arithmetic

C1_pipeline[2][5]_carry_eqn = C1L719;
C1_pipeline[2][5]_lut_out = C1_differentiator[2][5] $ C1_pipeline[1][5] $ !C1_pipeline[2][5]_carry_eqn;
C1_pipeline[2][5] = DFFEAS(C1_pipeline[2][5]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L721 is cic_decim:cic_decim_i|pipeline[2][5]~2824
--operation mode is arithmetic

C1L721 = CARRY(C1_differentiator[2][5] & (!C1L719 # !C1_pipeline[1][5]) # !C1_differentiator[2][5] & !C1_pipeline[1][5] & !C1L719);


--C1_differentiator[3][5] is cic_decim:cic_decim_i|differentiator[3][5]
--operation mode is normal

C1_differentiator[3][5]_lut_out = C1_pipeline[2][5] & clk_enable;
C1_differentiator[3][5] = DFFEAS(C1_differentiator[3][5]_lut_out, clock, VCC, , C2L760, , , , );


--C1L823 is cic_decim:cic_decim_i|pipeline[3][28]~2829
--operation mode is arithmetic

C1L823 = CARRY(C1_differentiator[3][4] & C1_pipeline[2][4] & !C1L824 # !C1_differentiator[3][4] & (C1_pipeline[2][4] # !C1L824));


--C2_integrator[0][12] is cic_decim:cic_decim_q|integrator[0][12]
--operation mode is arithmetic

C2_integrator[0][12]_carry_eqn = C2L205;
C2_integrator[0][12]_lut_out = C2_integrator[0][12] $ PB16_Qout[13] $ !C2_integrator[0][12]_carry_eqn;
C2_integrator[0][12] = DFFEAS(C2_integrator[0][12]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L207 is cic_decim:cic_decim_q|integrator[0][12]~3032
--operation mode is arithmetic

C2L207 = CARRY(C2_integrator[0][12] & (PB16_Qout[13] # !C2L205) # !C2_integrator[0][12] & PB16_Qout[13] & !C2L205);


--C2_integrator[1][11] is cic_decim:cic_decim_q|integrator[1][11]
--operation mode is arithmetic

C2_integrator[1][11]_carry_eqn = C2L291;
C2_integrator[1][11]_lut_out = C2_integrator[1][11] $ C2_integrator[0][11] $ C2_integrator[1][11]_carry_eqn;
C2_integrator[1][11] = DFFEAS(C2_integrator[1][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L293 is cic_decim:cic_decim_q|integrator[1][11]~3036
--operation mode is arithmetic

C2L293 = CARRY(C2_integrator[1][11] & !C2_integrator[0][11] & !C2L291 # !C2_integrator[1][11] & (!C2L291 # !C2_integrator[0][11]));


--C2_integrator[2][10] is cic_decim:cic_decim_q|integrator[2][10]
--operation mode is arithmetic

C2_integrator[2][10]_carry_eqn = C2L377;
C2_integrator[2][10]_lut_out = C2_integrator[2][10] $ C2_integrator[1][10] $ !C2_integrator[2][10]_carry_eqn;
C2_integrator[2][10] = DFFEAS(C2_integrator[2][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L379 is cic_decim:cic_decim_q|integrator[2][10]~3040
--operation mode is arithmetic

C2L379 = CARRY(C2_integrator[2][10] & (C2_integrator[1][10] # !C2L377) # !C2_integrator[2][10] & C2_integrator[1][10] & !C2L377);


--C2_integrator[3][9] is cic_decim:cic_decim_q|integrator[3][9]
--operation mode is arithmetic

C2_integrator[3][9]_carry_eqn = C2L464;
C2_integrator[3][9]_lut_out = C2_integrator[3][9] $ C2_integrator[2][9] $ C2_integrator[3][9]_carry_eqn;
C2_integrator[3][9] = DFFEAS(C2_integrator[3][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L466 is cic_decim:cic_decim_q|integrator[3][9]~3044
--operation mode is arithmetic

C2L466 = CARRY(C2_integrator[3][9] & !C2_integrator[2][9] & !C2L464 # !C2_integrator[3][9] & (!C2L464 # !C2_integrator[2][9]));


--C2_differentiator[0][8] is cic_decim:cic_decim_q|differentiator[0][8]
--operation mode is normal

C2_differentiator[0][8]_lut_out = clk_enable & C2_sampler[8];
C2_differentiator[0][8] = DFFEAS(C2_differentiator[0][8]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[8] is cic_decim:cic_decim_q|sampler[8]
--operation mode is normal

C2_sampler[8]_lut_out = C2_integrator[3][8] & clk_enable;
C2_sampler[8] = DFFEAS(C2_sampler[8]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][7] is cic_decim:cic_decim_q|pipeline[0][7]
--operation mode is arithmetic

C2_pipeline[0][7]_carry_eqn = C2L548;
C2_pipeline[0][7]_lut_out = C2_differentiator[0][7] $ C2_sampler[7] $ !C2_pipeline[0][7]_carry_eqn;
C2_pipeline[0][7] = DFFEAS(C2_pipeline[0][7]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L550 is cic_decim:cic_decim_q|pipeline[0][7]~2831
--operation mode is arithmetic

C2L550 = CARRY(C2_differentiator[0][7] & (!C2L548 # !C2_sampler[7]) # !C2_differentiator[0][7] & !C2_sampler[7] & !C2L548);


--C2_differentiator[1][7] is cic_decim:cic_decim_q|differentiator[1][7]
--operation mode is normal

C2_differentiator[1][7]_lut_out = C2_pipeline[0][7] & clk_enable;
C2_differentiator[1][7] = DFFEAS(C2_differentiator[1][7]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][6] is cic_decim:cic_decim_q|pipeline[1][6]
--operation mode is arithmetic

C2_pipeline[1][6]_carry_eqn = C2L634;
C2_pipeline[1][6]_lut_out = C2_differentiator[1][6] $ C2_pipeline[0][6] $ C2_pipeline[1][6]_carry_eqn;
C2_pipeline[1][6] = DFFEAS(C2_pipeline[1][6]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L636 is cic_decim:cic_decim_q|pipeline[1][6]~2835
--operation mode is arithmetic

C2L636 = CARRY(C2_differentiator[1][6] & C2_pipeline[0][6] & !C2L634 # !C2_differentiator[1][6] & (C2_pipeline[0][6] # !C2L634));


--C2_differentiator[2][6] is cic_decim:cic_decim_q|differentiator[2][6]
--operation mode is normal

C2_differentiator[2][6]_lut_out = C2_pipeline[1][6] & clk_enable;
C2_differentiator[2][6] = DFFEAS(C2_differentiator[2][6]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][5] is cic_decim:cic_decim_q|pipeline[2][5]
--operation mode is arithmetic

C2_pipeline[2][5]_carry_eqn = C2L720;
C2_pipeline[2][5]_lut_out = C2_differentiator[2][5] $ C2_pipeline[1][5] $ !C2_pipeline[2][5]_carry_eqn;
C2_pipeline[2][5] = DFFEAS(C2_pipeline[2][5]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L722 is cic_decim:cic_decim_q|pipeline[2][5]~2839
--operation mode is arithmetic

C2L722 = CARRY(C2_differentiator[2][5] & (!C2L720 # !C2_pipeline[1][5]) # !C2_differentiator[2][5] & !C2_pipeline[1][5] & !C2L720);


--C2_differentiator[3][5] is cic_decim:cic_decim_q|differentiator[3][5]
--operation mode is normal

C2_differentiator[3][5]_lut_out = C2_pipeline[2][5] & clk_enable;
C2_differentiator[3][5] = DFFEAS(C2_differentiator[3][5]_lut_out, clock, VCC, , C2L760, , , , );


--C2L825 is cic_decim:cic_decim_q|pipeline[3][28]~2844
--operation mode is arithmetic

C2L825 = CARRY(C2_differentiator[3][4] & C2_pipeline[2][4] & !C2L826 # !C2_differentiator[3][4] & (C2_pipeline[2][4] # !C2L826));


--PB10_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[5]
--operation mode is normal

PB10_PHout[5]_lut_out = PB9_PHout[14] & (PB10L129) # !PB9_PHout[14] & PB10L127;
PB10_PHout[5] = DFFEAS(PB10_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L131 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1914
--operation mode is arithmetic

PB11L131_carry_eqn = PB11L138;
PB11L131 = PB10_PHout[4] $ (PB11L131_carry_eqn);

--PB11L132 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1916
--operation mode is arithmetic

PB11L132 = CARRY(!PB11L138 # !PB10_PHout[4]);


--PB11L133 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1919
--operation mode is arithmetic

PB11L133_carry_eqn = PB11L140;
PB11L133 = PB10_PHout[4] $ (!PB11L133_carry_eqn);

--PB11L134 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1921
--operation mode is arithmetic

PB11L134 = CARRY(!PB10_PHout[4] & (!PB11L140));


--PB11_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[3]
--operation mode is normal

PB11_PHout[3]_lut_out = PB10_PHout[14] & (PB11L139) # !PB10_PHout[14] & PB11L137;
PB11_PHout[3] = DFFEAS(PB11_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[2]
--operation mode is arithmetic

PB12_PHout[2]_carry_eqn = PB12L42;
PB12_PHout[2]_lut_out = PB11_PHout[14] $ PB11_PHout[2] $ PB12_PHout[2]_carry_eqn;
PB12_PHout[2] = DFFEAS(PB12_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L44 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[2]~259
--operation mode is arithmetic

PB12L44 = CARRY(PB11_PHout[14] & PB11_PHout[2] & !PB12L42 # !PB11_PHout[14] & (PB11_PHout[2] # !PB12L42));


--PB13_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[1]
--operation mode is arithmetic

PB13_PHout[1]_carry_eqn = PB13L40;
PB13_PHout[1]_lut_out = PB12_PHout[1] $ PB12_PHout[14] $ !PB13_PHout[1]_carry_eqn;
PB13_PHout[1] = DFFEAS(PB13_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L42 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[1]~263
--operation mode is arithmetic

PB13L42 = CARRY(PB12_PHout[1] & PB12_PHout[14] & !PB13L40 # !PB12_PHout[1] & (PB12_PHout[14] # !PB13L40));


--PB13_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[0]
--operation mode is arithmetic

PB13_PHout[0]_lut_out = !PB12_PHout[0];
PB13_PHout[0] = DFFEAS(PB13_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L40 is cordic:rx_cordic|cordic_stage:cordic_stage12|PHout[0]~267
--operation mode is arithmetic

PB13L40 = CARRY(PB12_PHout[0]);


--PB15L95 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1798
--operation mode is normal

PB15L95 = PB14_PHout[14] & PB14_PHout[0];


--PB10L127 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1918
--operation mode is arithmetic

PB10L127_carry_eqn = PB10L134;
PB10L127 = PB9_PHout[5] $ (PB10L127_carry_eqn);

--PB10L128 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1920
--operation mode is arithmetic

PB10L128 = CARRY(!PB10L134 # !PB9_PHout[5]);


--PB10L129 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1923
--operation mode is arithmetic

PB10L129_carry_eqn = PB10L136;
PB10L129 = PB9_PHout[5] $ (!PB10L129_carry_eqn);

--PB10L130 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1925
--operation mode is arithmetic

PB10L130 = CARRY(!PB9_PHout[5] & (!PB10L136));


--PB6L111 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1934
--operation mode is arithmetic

PB6L111_carry_eqn = PB6L118;
PB6L111 = PB5_PHout[9] $ (!PB6L111_carry_eqn);

--PB6L112 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1936
--operation mode is arithmetic

PB6L112 = CARRY(PB5_PHout[9] & (!PB6L118));


--PB6L113 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1939
--operation mode is arithmetic

PB6L113_carry_eqn = PB6L120;
PB6L113 = PB5_PHout[9] $ (PB6L113_carry_eqn);

--PB6L114 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1941
--operation mode is arithmetic

PB6L114 = CARRY(PB5_PHout[9] # !PB6L120);


--PB6_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[8]
--operation mode is normal

PB6_PHout[8]_lut_out = PB5_PHout[14] & (PB6L119) # !PB5_PHout[14] & PB6L117;
PB6_PHout[8] = DFFEAS(PB6_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[7]
--operation mode is arithmetic

PB7_PHout[7]_carry_eqn = PB7L52;
PB7_PHout[7]_lut_out = PB6_PHout[14] $ PB6_PHout[7] $ !PB7_PHout[7]_carry_eqn;
PB7_PHout[7] = DFFEAS(PB7_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L54 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[7]~239
--operation mode is arithmetic

PB7L54 = CARRY(PB6_PHout[14] & (!PB7L52 # !PB6_PHout[7]) # !PB6_PHout[14] & !PB6_PHout[7] & !PB7L52);


--PB8_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[6]
--operation mode is arithmetic

PB8_PHout[6]_carry_eqn = PB8L50;
PB8_PHout[6]_lut_out = PB7_PHout[6] $ PB7_PHout[14] $ PB8_PHout[6]_carry_eqn;
PB8_PHout[6] = DFFEAS(PB8_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L52 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[6]~243
--operation mode is arithmetic

PB8L52 = CARRY(PB7_PHout[6] & (!PB8L50 # !PB7_PHout[14]) # !PB7_PHout[6] & !PB7_PHout[14] & !PB8L50);


--PB9_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[5]
--operation mode is arithmetic

PB9_PHout[5]_carry_eqn = PB9L48;
PB9_PHout[5]_lut_out = PB8_PHout[5] $ PB8_PHout[14] $ !PB9_PHout[5]_carry_eqn;
PB9_PHout[5] = DFFEAS(PB9_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L50 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[5]~247
--operation mode is arithmetic

PB9L50 = CARRY(PB8_PHout[5] & PB8_PHout[14] & !PB9L48 # !PB8_PHout[5] & (PB8_PHout[14] # !PB9L48));


--PB2L59 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1815
--operation mode is arithmetic

PB2L59_carry_eqn = PB2L68;
PB2L59 = PB1_PHout[13] $ (PB2L59_carry_eqn);

--PB2L60 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1817
--operation mode is arithmetic

PB2L60 = CARRY(!PB2L68 # !PB1_PHout[13]);


--PB2L61 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1820
--operation mode is arithmetic

PB2L61_carry_eqn = PB2L70;
PB2L61 = PB1_PHout[13] $ (!PB2L61_carry_eqn);

--PB2L62 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1822
--operation mode is arithmetic

PB2L62 = CARRY(!PB1_PHout[13] & (!PB2L70));


--PB2_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[12]
--operation mode is normal

PB2_PHout[12]_lut_out = PB1_PHout[14] & (PB2L69) # !PB1_PHout[14] & PB2L67;
PB2_PHout[12] = DFFEAS(PB2_PHout[12]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[11]
--operation mode is arithmetic

PB3_PHout[11]_carry_eqn = PB3L58;
PB3_PHout[11]_lut_out = PB2_PHout[14] $ PB2_PHout[11] $ !PB3_PHout[11]_carry_eqn;
PB3_PHout[11] = DFFEAS(PB3_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L60 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[11]~223
--operation mode is arithmetic

PB3L60 = CARRY(PB2_PHout[14] & (!PB3L58 # !PB2_PHout[11]) # !PB2_PHout[14] & !PB2_PHout[11] & !PB3L58);


--PB4_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[10]
--operation mode is arithmetic

PB4_PHout[10]_carry_eqn = PB4L58;
PB4_PHout[10]_lut_out = PB3_PHout[10] $ PB3_PHout[14] $ PB4_PHout[10]_carry_eqn;
PB4_PHout[10] = DFFEAS(PB4_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L60 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[10]~227
--operation mode is arithmetic

PB4L60 = CARRY(PB3_PHout[10] & (!PB4L58 # !PB3_PHout[14]) # !PB3_PHout[10] & !PB3_PHout[14] & !PB4L58);


--PB5_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[9]
--operation mode is arithmetic

PB5_PHout[9]_carry_eqn = PB5L56;
PB5_PHout[9]_lut_out = PB4_PHout[9] $ PB4_PHout[14] $ !PB5_PHout[9]_carry_eqn;
PB5_PHout[9] = DFFEAS(PB5_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L58 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[9]~231
--operation mode is arithmetic

PB5L58 = CARRY(PB4_PHout[9] & PB4_PHout[14] & !PB5L56 # !PB4_PHout[9] & (PB4_PHout[14] # !PB5L56));


--PB3L77 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1796
--operation mode is arithmetic

PB3L77 = CARRY(PB2_Iout[15] & !PB2_Qout[17] & !PB3L82 # !PB2_Iout[15] & (!PB3L82 # !PB2_Qout[17]));


--PB3L79 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1801
--operation mode is arithmetic

PB3L79 = CARRY(PB2_Iout[15] & PB2_Qout[17] & !PB3L84 # !PB2_Iout[15] & (PB2_Qout[17] # !PB3L84));


--PB1L36 is cordic:rx_cordic|cordic_stage:cordic_stage0|add~1051
--operation mode is normal

PB1L36_carry_eqn = PB1L39;
PB1L36 = E1_PHstage0[14] $ (PB1L36_carry_eqn);


--PB1L37 is cordic:rx_cordic|cordic_stage:cordic_stage0|add~1056
--operation mode is normal

PB1L37_carry_eqn = PB1L41;
PB1L37 = E1_PHstage0[14] $ (!PB1L37_carry_eqn);


--E1_PHstage0[14] is cordic:rx_cordic|PHstage0[14]
--operation mode is normal

E1_PHstage0[14]_lut_out = F1_phase_out[30] & clk_enable;
E1_PHstage0[14] = DFFEAS(E1_PHstage0[14]_lut_out, clock, VCC, , , , , , );


--E1_Istage0[16] is cordic:rx_cordic|Istage0[16]
--operation mode is normal

E1_Istage0[16]_carry_eqn = E1L33;
E1_Istage0[16]_lut_out = E1L35 $ ADC[15] $ !E1_Istage0[16]_carry_eqn;
E1_Istage0[16] = DFFEAS(E1_Istage0[16]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB1_Iout[16] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[16]
--operation mode is normal

PB1_Iout[16]_lut_out = !E1_PHstage0[14] & E1_Istage0[15];
PB1_Iout[16] = DFFEAS(PB1_Iout[16]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L38 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~178
--operation mode is arithmetic

PB2L38 = CARRY(PB2L71 & !PB1_Iout[15] & !PB2L39 # !PB2L71 & (!PB2L39 # !PB1_Iout[15]));


--PB2L63 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1825
--operation mode is arithmetic

PB2L63_carry_eqn = PB2L73;
PB2L63 = PB1_Iout[15] $ PB1_Iout[16] $ !PB2L63_carry_eqn;

--PB2L64 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1827
--operation mode is arithmetic

PB2L64 = CARRY(PB1_Iout[15] & (PB1_Iout[16] # !PB2L73) # !PB1_Iout[15] & PB1_Iout[16] & !PB2L73);


--PB2L65 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1830
--operation mode is arithmetic

PB2L65_carry_eqn = PB2L75;
PB2L65 = PB1_Iout[15] $ PB1_Iout[16] $ !PB2L65_carry_eqn;

--PB2L66 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1832
--operation mode is arithmetic

PB2L66 = CARRY(PB1_Iout[15] & PB1_Iout[16] & !PB2L75 # !PB1_Iout[15] & (PB1_Iout[16] # !PB2L75));


--PB3L80 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1804
--operation mode is normal

PB3L80 = PB2_PHout[14] $ PB2_Iout[16];


--PB2_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[14]
--operation mode is normal

PB2_Iout[14]_lut_out = PB1_PHout[14] & (PB2L74) # !PB1_PHout[14] & PB2L72;
PB2_Iout[14] = DFFEAS(PB2_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[13]
--operation mode is arithmetic

PB3_Iout[13]_carry_eqn = PB3L28;
PB3_Iout[13]_lut_out = PB3L85 $ PB2_Iout[13] $ !PB3_Iout[13]_carry_eqn;
PB3_Iout[13] = DFFEAS(PB3_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L30 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[13]~260
--operation mode is arithmetic

PB3L30 = CARRY(PB3L85 & (PB2_Iout[13] # !PB3L28) # !PB3L85 & PB2_Iout[13] & !PB3L28);


--PB4L106 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1812
--operation mode is normal

PB4L106 = PB3_PHout[14] $ PB3_Iout[16];


--PB4_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[12]
--operation mode is arithmetic

PB4_Iout[12]_carry_eqn = PB4L26;
PB4_Iout[12]_lut_out = PB4L107 $ PB3_Iout[12] $ PB4_Iout[12]_carry_eqn;
PB4_Iout[12] = DFFEAS(PB4_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L28 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[12]~279
--operation mode is arithmetic

PB4L28 = CARRY(PB4L107 & !PB3_Iout[12] & !PB4L26 # !PB4L107 & (!PB4L26 # !PB3_Iout[12]));


--PB5L107 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1904
--operation mode is normal

PB5L107 = PB4_PHout[14] $ PB4_Qout[16];


--PB5_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[11]
--operation mode is arithmetic

PB5_Iout[11]_carry_eqn = PB5L24;
PB5_Iout[11]_lut_out = PB5L109 $ PB4_Iout[11] $ !PB5_Iout[11]_carry_eqn;
PB5_Iout[11] = DFFEAS(PB5_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L26 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[11]~283
--operation mode is arithmetic

PB5L26 = CARRY(PB5L109 & (PB4_Iout[11] # !PB5L24) # !PB5L109 & PB4_Iout[11] & !PB5L24);


--PB6L115 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1944
--operation mode is normal

PB6L115 = PB5_PHout[14] $ PB5_Qout[16];


--PB6_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[10]
--operation mode is arithmetic

PB6_Iout[10]_carry_eqn = PB6L22;
PB6_Iout[10]_lut_out = PB6L121 $ PB5_Iout[10] $ PB6_Iout[10]_carry_eqn;
PB6_Iout[10] = DFFEAS(PB6_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L24 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[10]~287
--operation mode is arithmetic

PB6L24 = CARRY(PB6L121 & !PB5_Iout[10] & !PB6L22 # !PB6L121 & (!PB6L22 # !PB5_Iout[10]));


--PB7L107 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1876
--operation mode is normal

PB7L107 = PB6_PHout[14] $ PB6_Qout[16];


--PB7_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[9]
--operation mode is arithmetic

PB7_Iout[9]_carry_eqn = PB7L20;
PB7_Iout[9]_lut_out = PB7L109 $ PB6_Iout[9] $ !PB7_Iout[9]_carry_eqn;
PB7_Iout[9] = DFFEAS(PB7_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L22 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[9]~291
--operation mode is arithmetic

PB7L22 = CARRY(PB7L109 & (PB6_Iout[9] # !PB7L20) # !PB7L109 & PB6_Iout[9] & !PB7L20);


--PB8L107 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1862
--operation mode is normal

PB8L107 = PB7_PHout[14] $ PB7_Qout[16];


--PB8_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[8]
--operation mode is arithmetic

PB8_Iout[8]_carry_eqn = PB8L18;
PB8_Iout[8]_lut_out = PB8L109 $ PB7_Iout[8] $ PB8_Iout[8]_carry_eqn;
PB8_Iout[8] = DFFEAS(PB8_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L20 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[8]~295
--operation mode is arithmetic

PB8L20 = CARRY(PB8L109 & !PB7_Iout[8] & !PB8L18 # !PB8L109 & (!PB8L18 # !PB7_Iout[8]));


--PB9L107 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1848
--operation mode is normal

PB9L107 = PB8_PHout[14] $ PB8_Qout[16];


--PB9_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[7]
--operation mode is arithmetic

PB9_Iout[7]_carry_eqn = PB9L16;
PB9_Iout[7]_lut_out = PB9L109 $ PB8_Iout[7] $ !PB9_Iout[7]_carry_eqn;
PB9_Iout[7] = DFFEAS(PB9_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L18 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[7]~301
--operation mode is arithmetic

PB9L18 = CARRY(PB9L109 & (PB8_Iout[7] # !PB9L16) # !PB9L109 & PB8_Iout[7] & !PB9L16);


--PB10L131 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1928
--operation mode is normal

PB10L131 = PB9_PHout[14] $ PB9_Qout[16];


--PB10_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[6]
--operation mode is arithmetic

PB10_Iout[6]_carry_eqn = PB10L14;
PB10_Iout[6]_lut_out = PB10L137 $ PB9_Iout[6] $ PB10_Iout[6]_carry_eqn;
PB10_Iout[6] = DFFEAS(PB10_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L16 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[6]~303
--operation mode is arithmetic

PB10L16 = CARRY(PB10L137 & !PB9_Iout[6] & !PB10L14 # !PB10L137 & (!PB10L14 # !PB9_Iout[6]));


--PB11L135 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1924
--operation mode is normal

PB11L135 = PB10_PHout[14] $ PB10_Qout[16];


--PB11_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[5]
--operation mode is arithmetic

PB11_Iout[5]_carry_eqn = PB11L12;
PB11_Iout[5]_lut_out = PB11L141 $ PB10_Iout[5] $ !PB11_Iout[5]_carry_eqn;
PB11_Iout[5] = DFFEAS(PB11_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L14 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[5]~307
--operation mode is arithmetic

PB11L14 = CARRY(PB11L141 & (PB10_Iout[5] # !PB11L12) # !PB11L141 & PB10_Iout[5] & !PB11L12);


--PB12L107 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1806
--operation mode is normal

PB12L107 = PB11_PHout[14] $ PB11_Qout[16];


--PB12_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[4]
--operation mode is arithmetic

PB12_Iout[4]_carry_eqn = PB12L10;
PB12_Iout[4]_lut_out = PB12L109 $ PB11_Iout[4] $ PB12_Iout[4]_carry_eqn;
PB12_Iout[4] = DFFEAS(PB12_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L12 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[4]~311
--operation mode is arithmetic

PB12L12 = CARRY(PB12L109 & !PB11_Iout[4] & !PB12L10 # !PB12L109 & (!PB12L10 # !PB11_Iout[4]));


--PB13L107 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1792
--operation mode is normal

PB13L107 = PB12_PHout[14] $ PB12_Qout[16];


--PB13_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[3]
--operation mode is arithmetic

PB13_Iout[3]_carry_eqn = PB13L8;
PB13_Iout[3]_lut_out = PB13L109 $ PB12_Iout[3] $ !PB13_Iout[3]_carry_eqn;
PB13_Iout[3] = DFFEAS(PB13_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L10 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[3]~315
--operation mode is arithmetic

PB13L10 = CARRY(PB13L109 & (PB12_Iout[3] # !PB13L8) # !PB13L109 & PB12_Iout[3] & !PB13L8);


--PB14L107 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1778
--operation mode is normal

PB14L107 = PB13_PHout[14] $ PB13_Qout[16];


--PB14_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[2]
--operation mode is arithmetic

PB14_Iout[2]_carry_eqn = PB14L6;
PB14_Iout[2]_lut_out = PB14L109 $ PB13_Iout[2] $ PB14_Iout[2]_carry_eqn;
PB14_Iout[2] = DFFEAS(PB14_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L8 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[2]~319
--operation mode is arithmetic

PB14L8 = CARRY(PB14L109 & !PB13_Iout[2] & !PB14L6 # !PB14L109 & (!PB14L6 # !PB13_Iout[2]));


--PB15L96 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1799
--operation mode is normal

PB15L96 = PB14_PHout[14] $ PB14_Qout[16];


--PB15_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[1]
--operation mode is arithmetic

PB15_Iout[1]_carry_eqn = PB15L3;
PB15_Iout[1]_lut_out = PB15L98 $ PB14_Iout[1] $ !PB15_Iout[1]_carry_eqn;
PB15_Iout[1] = DFFEAS(PB15_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L6 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[1]~323
--operation mode is arithmetic

PB15L6 = CARRY(PB15L98 & (PB14_Iout[1] # !PB15L3) # !PB15L98 & PB14_Iout[1] & !PB15L3);


--PB16L71 is cordic:rx_cordic|cordic_stage:cordic_stage15|add~1287
--operation mode is normal

PB16L71 = PB15_PHout[14] $ PB15_Qout[16];


--PB16L4 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[1]~306
--operation mode is arithmetic

PB16L4 = CARRY(PB16L73 & !PB15_Iout[0] & !PB16L5 # !PB16L73 & (!PB16L5 # !PB15_Iout[0]));


--PB4_Qout[12] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[12]
--operation mode is arithmetic

PB4_Qout[12]_carry_eqn = PB4L93;
PB4_Qout[12]_lut_out = PB4L107 $ PB3_Iout[12] $ PB4_Qout[12]_carry_eqn;
PB4_Qout[12] = DFFEAS(PB4_Qout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L95 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[12]~279
--operation mode is arithmetic

PB4L95 = CARRY(PB4L107 & !PB3_Iout[12] & !PB4L93 # !PB4L107 & (!PB4L93 # !PB3_Iout[12]));


--PB5L108 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1905
--operation mode is normal

PB5L108 = PB4_PHout[14] $ PB4_Iout[16];


--PB5_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[11]
--operation mode is arithmetic

PB5_Qout[11]_carry_eqn = PB5L91;
PB5_Qout[11]_lut_out = PB5L110 $ PB4_Qout[11] $ !PB5_Qout[11]_carry_eqn;
PB5_Qout[11] = DFFEAS(PB5_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L93 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[11]~283
--operation mode is arithmetic

PB5L93 = CARRY(PB5L110 & (PB4_Qout[11] # !PB5L91) # !PB5L110 & PB4_Qout[11] & !PB5L91);


--PB6L116 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1945
--operation mode is normal

PB6L116 = PB5_PHout[14] $ PB5_Iout[16];


--PB6_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[10]
--operation mode is arithmetic

PB6_Qout[10]_carry_eqn = PB6L75;
PB6_Qout[10]_lut_out = PB6L122 $ PB5_Qout[10] $ PB6_Qout[10]_carry_eqn;
PB6_Qout[10] = DFFEAS(PB6_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L77 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[10]~287
--operation mode is arithmetic

PB6L77 = CARRY(PB6L122 & !PB5_Qout[10] & !PB6L75 # !PB6L122 & (!PB6L75 # !PB5_Qout[10]));


--PB7L108 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1877
--operation mode is normal

PB7L108 = PB6_PHout[14] $ PB6_Iout[16];


--PB7_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[9]
--operation mode is arithmetic

PB7_Qout[9]_carry_eqn = PB7L87;
PB7_Qout[9]_lut_out = PB7L110 $ PB6_Qout[9] $ !PB7_Qout[9]_carry_eqn;
PB7_Qout[9] = DFFEAS(PB7_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L89 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[9]~291
--operation mode is arithmetic

PB7L89 = CARRY(PB7L110 & (PB6_Qout[9] # !PB7L87) # !PB7L110 & PB6_Qout[9] & !PB7L87);


--PB8L108 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1863
--operation mode is normal

PB8L108 = PB7_PHout[14] $ PB7_Iout[16];


--PB8_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[8]
--operation mode is arithmetic

PB8_Qout[8]_carry_eqn = PB8L85;
PB8_Qout[8]_lut_out = PB8L110 $ PB7_Qout[8] $ PB8_Qout[8]_carry_eqn;
PB8_Qout[8] = DFFEAS(PB8_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L87 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[8]~295
--operation mode is arithmetic

PB8L87 = CARRY(PB8L110 & !PB7_Qout[8] & !PB8L85 # !PB8L110 & (!PB8L85 # !PB7_Qout[8]));


--PB9L108 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1849
--operation mode is normal

PB9L108 = PB8_PHout[14] $ PB8_Iout[16];


--PB9_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[7]
--operation mode is arithmetic

PB9_Qout[7]_carry_eqn = PB9L83;
PB9_Qout[7]_lut_out = PB9L110 $ PB8_Qout[7] $ !PB9_Qout[7]_carry_eqn;
PB9_Qout[7] = DFFEAS(PB9_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L85 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[7]~299
--operation mode is arithmetic

PB9L85 = CARRY(PB9L110 & (PB8_Qout[7] # !PB9L83) # !PB9L110 & PB8_Qout[7] & !PB9L83);


--PB10L132 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1929
--operation mode is normal

PB10L132 = PB9_PHout[14] $ PB9_Iout[16];


--PB10_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[6]
--operation mode is arithmetic

PB10_Qout[6]_carry_eqn = PB10L67;
PB10_Qout[6]_lut_out = PB10L138 $ PB9_Qout[6] $ PB10_Qout[6]_carry_eqn;
PB10_Qout[6] = DFFEAS(PB10_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L69 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[6]~303
--operation mode is arithmetic

PB10L69 = CARRY(PB10L138 & !PB9_Qout[6] & !PB10L67 # !PB10L138 & (!PB10L67 # !PB9_Qout[6]));


--PB11L136 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1925
--operation mode is normal

PB11L136 = PB10_PHout[14] $ PB10_Iout[16];


--PB11_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[5]
--operation mode is arithmetic

PB11_Qout[5]_carry_eqn = PB11L65;
PB11_Qout[5]_lut_out = PB11L142 $ PB10_Qout[5] $ !PB11_Qout[5]_carry_eqn;
PB11_Qout[5] = DFFEAS(PB11_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L67 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[5]~307
--operation mode is arithmetic

PB11L67 = CARRY(PB11L142 & (PB10_Qout[5] # !PB11L65) # !PB11L142 & PB10_Qout[5] & !PB11L65);


--PB12L108 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1807
--operation mode is normal

PB12L108 = PB11_PHout[14] $ PB11_Iout[16];


--PB12_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]
--operation mode is arithmetic

PB12_Qout[4]_carry_eqn = PB12L77;
PB12_Qout[4]_lut_out = PB12L110 $ PB11_Qout[4] $ PB12_Qout[4]_carry_eqn;
PB12_Qout[4] = DFFEAS(PB12_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L79 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]~311
--operation mode is arithmetic

PB12L79 = CARRY(PB12L110 & !PB11_Qout[4] & !PB12L77 # !PB12L110 & (!PB12L77 # !PB11_Qout[4]));


--PB13L108 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1793
--operation mode is normal

PB13L108 = PB12_PHout[14] $ PB12_Iout[16];


--PB13_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[3]
--operation mode is arithmetic

PB13_Qout[3]_carry_eqn = PB13L75;
PB13_Qout[3]_lut_out = PB13L110 $ PB12_Qout[3] $ !PB13_Qout[3]_carry_eqn;
PB13_Qout[3] = DFFEAS(PB13_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L77 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[3]~315
--operation mode is arithmetic

PB13L77 = CARRY(PB13L110 & (PB12_Qout[3] # !PB13L75) # !PB13L110 & PB12_Qout[3] & !PB13L75);


--PB14L108 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1779
--operation mode is normal

PB14L108 = PB13_PHout[14] $ PB13_Iout[16];


--PB14_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[2]
--operation mode is arithmetic

PB14_Qout[2]_carry_eqn = PB14L73;
PB14_Qout[2]_lut_out = PB14L110 $ PB13_Qout[2] $ PB14_Qout[2]_carry_eqn;
PB14_Qout[2] = DFFEAS(PB14_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L75 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[2]~319
--operation mode is arithmetic

PB14L75 = CARRY(PB14L110 & !PB13_Qout[2] & !PB14L73 # !PB14L110 & (!PB14L73 # !PB13_Qout[2]));


--PB15L97 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1800
--operation mode is normal

PB15L97 = PB14_PHout[14] $ PB14_Iout[16];


--PB15_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[1]
--operation mode is arithmetic

PB15_Qout[1]_carry_eqn = PB15L56;
PB15_Qout[1]_lut_out = PB15L99 $ PB14_Qout[1] $ !PB15_Qout[1]_carry_eqn;
PB15_Qout[1] = DFFEAS(PB15_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L59 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[1]~323
--operation mode is arithmetic

PB15L59 = CARRY(PB15L99 & (PB14_Qout[1] # !PB15L56) # !PB15L99 & PB14_Qout[1] & !PB15L56);


--PB16L72 is cordic:rx_cordic|cordic_stage:cordic_stage15|add~1288
--operation mode is normal

PB16L72 = PB15_PHout[14] $ PB15_Iout[16];


--PB16L38 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[1]~306
--operation mode is arithmetic

PB16L38 = CARRY(PB16L74 & !PB15_Qout[0] & !PB16L39 # !PB16L74 & (!PB16L39 # !PB15_Qout[0]));


--C1_integrator[0][11] is cic_decim:cic_decim_i|integrator[0][11]
--operation mode is arithmetic

C1_integrator[0][11]_carry_eqn = C1L203;
C1_integrator[0][11]_lut_out = C1_integrator[0][11] $ PB16_Iout[12] $ C1_integrator[0][11]_carry_eqn;
C1_integrator[0][11] = DFFEAS(C1_integrator[0][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L205 is cic_decim:cic_decim_i|integrator[0][11]~3033
--operation mode is arithmetic

C1L205 = CARRY(C1_integrator[0][11] & !PB16_Iout[12] & !C1L203 # !C1_integrator[0][11] & (!C1L203 # !PB16_Iout[12]));


--C1_integrator[1][10] is cic_decim:cic_decim_i|integrator[1][10]
--operation mode is arithmetic

C1_integrator[1][10]_carry_eqn = C1L289;
C1_integrator[1][10]_lut_out = C1_integrator[1][10] $ C1_integrator[0][10] $ !C1_integrator[1][10]_carry_eqn;
C1_integrator[1][10] = DFFEAS(C1_integrator[1][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L291 is cic_decim:cic_decim_i|integrator[1][10]~3037
--operation mode is arithmetic

C1L291 = CARRY(C1_integrator[1][10] & (C1_integrator[0][10] # !C1L289) # !C1_integrator[1][10] & C1_integrator[0][10] & !C1L289);


--C1_integrator[2][9] is cic_decim:cic_decim_i|integrator[2][9]
--operation mode is arithmetic

C1_integrator[2][9]_carry_eqn = C1L375;
C1_integrator[2][9]_lut_out = C1_integrator[2][9] $ C1_integrator[1][9] $ C1_integrator[2][9]_carry_eqn;
C1_integrator[2][9] = DFFEAS(C1_integrator[2][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L377 is cic_decim:cic_decim_i|integrator[2][9]~3041
--operation mode is arithmetic

C1L377 = CARRY(C1_integrator[2][9] & !C1_integrator[1][9] & !C1L375 # !C1_integrator[2][9] & (!C1L375 # !C1_integrator[1][9]));


--C1_integrator[3][8] is cic_decim:cic_decim_i|integrator[3][8]
--operation mode is arithmetic

C1_integrator[3][8]_carry_eqn = C1L461;
C1_integrator[3][8]_lut_out = C1_integrator[3][8] $ C1_integrator[2][8] $ !C1_integrator[3][8]_carry_eqn;
C1_integrator[3][8] = DFFEAS(C1_integrator[3][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L463 is cic_decim:cic_decim_i|integrator[3][8]~3045
--operation mode is arithmetic

C1L463 = CARRY(C1_integrator[3][8] & (C1_integrator[2][8] # !C1L461) # !C1_integrator[3][8] & C1_integrator[2][8] & !C1L461);


--C1_differentiator[0][7] is cic_decim:cic_decim_i|differentiator[0][7]
--operation mode is normal

C1_differentiator[0][7]_lut_out = clk_enable & C1_sampler[7];
C1_differentiator[0][7] = DFFEAS(C1_differentiator[0][7]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[7] is cic_decim:cic_decim_i|sampler[7]
--operation mode is normal

C1_sampler[7]_lut_out = C1_integrator[3][7] & clk_enable;
C1_sampler[7] = DFFEAS(C1_sampler[7]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][6] is cic_decim:cic_decim_i|pipeline[0][6]
--operation mode is arithmetic

C1_pipeline[0][6]_carry_eqn = C1L545;
C1_pipeline[0][6]_lut_out = C1_differentiator[0][6] $ C1_sampler[6] $ C1_pipeline[0][6]_carry_eqn;
C1_pipeline[0][6] = DFFEAS(C1_pipeline[0][6]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L547 is cic_decim:cic_decim_i|pipeline[0][6]~2833
--operation mode is arithmetic

C1L547 = CARRY(C1_differentiator[0][6] & C1_sampler[6] & !C1L545 # !C1_differentiator[0][6] & (C1_sampler[6] # !C1L545));


--C1_differentiator[1][6] is cic_decim:cic_decim_i|differentiator[1][6]
--operation mode is normal

C1_differentiator[1][6]_lut_out = C1_pipeline[0][6] & clk_enable;
C1_differentiator[1][6] = DFFEAS(C1_differentiator[1][6]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][5] is cic_decim:cic_decim_i|pipeline[1][5]
--operation mode is arithmetic

C1_pipeline[1][5]_carry_eqn = C1L631;
C1_pipeline[1][5]_lut_out = C1_differentiator[1][5] $ C1_pipeline[0][5] $ !C1_pipeline[1][5]_carry_eqn;
C1_pipeline[1][5] = DFFEAS(C1_pipeline[1][5]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L633 is cic_decim:cic_decim_i|pipeline[1][5]~2837
--operation mode is arithmetic

C1L633 = CARRY(C1_differentiator[1][5] & (!C1L631 # !C1_pipeline[0][5]) # !C1_differentiator[1][5] & !C1_pipeline[0][5] & !C1L631);


--C1_differentiator[2][5] is cic_decim:cic_decim_i|differentiator[2][5]
--operation mode is normal

C1_differentiator[2][5]_lut_out = C1_pipeline[1][5] & clk_enable;
C1_differentiator[2][5] = DFFEAS(C1_differentiator[2][5]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][4] is cic_decim:cic_decim_i|pipeline[2][4]
--operation mode is arithmetic

C1_pipeline[2][4]_carry_eqn = C1L717;
C1_pipeline[2][4]_lut_out = C1_differentiator[2][4] $ C1_pipeline[1][4] $ C1_pipeline[2][4]_carry_eqn;
C1_pipeline[2][4] = DFFEAS(C1_pipeline[2][4]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L719 is cic_decim:cic_decim_i|pipeline[2][4]~2841
--operation mode is arithmetic

C1L719 = CARRY(C1_differentiator[2][4] & C1_pipeline[1][4] & !C1L717 # !C1_differentiator[2][4] & (C1_pipeline[1][4] # !C1L717));


--C1_differentiator[3][4] is cic_decim:cic_decim_i|differentiator[3][4]
--operation mode is normal

C1_differentiator[3][4]_lut_out = C1_pipeline[2][4] & clk_enable;
C1_differentiator[3][4] = DFFEAS(C1_differentiator[3][4]_lut_out, clock, VCC, , C2L760, , , , );


--C1L824 is cic_decim:cic_decim_i|pipeline[3][28]~2846
--operation mode is arithmetic

C1L824 = CARRY(C1_differentiator[3][3] & (!C1L825 # !C1_pipeline[2][3]) # !C1_differentiator[3][3] & !C1_pipeline[2][3] & !C1L825);


--C2_integrator[0][11] is cic_decim:cic_decim_q|integrator[0][11]
--operation mode is arithmetic

C2_integrator[0][11]_carry_eqn = C2L203;
C2_integrator[0][11]_lut_out = C2_integrator[0][11] $ PB16_Qout[12] $ C2_integrator[0][11]_carry_eqn;
C2_integrator[0][11] = DFFEAS(C2_integrator[0][11]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L205 is cic_decim:cic_decim_q|integrator[0][11]~3048
--operation mode is arithmetic

C2L205 = CARRY(C2_integrator[0][11] & !PB16_Qout[12] & !C2L203 # !C2_integrator[0][11] & (!C2L203 # !PB16_Qout[12]));


--C2_integrator[1][10] is cic_decim:cic_decim_q|integrator[1][10]
--operation mode is arithmetic

C2_integrator[1][10]_carry_eqn = C2L289;
C2_integrator[1][10]_lut_out = C2_integrator[1][10] $ C2_integrator[0][10] $ !C2_integrator[1][10]_carry_eqn;
C2_integrator[1][10] = DFFEAS(C2_integrator[1][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L291 is cic_decim:cic_decim_q|integrator[1][10]~3052
--operation mode is arithmetic

C2L291 = CARRY(C2_integrator[1][10] & (C2_integrator[0][10] # !C2L289) # !C2_integrator[1][10] & C2_integrator[0][10] & !C2L289);


--C2_integrator[2][9] is cic_decim:cic_decim_q|integrator[2][9]
--operation mode is arithmetic

C2_integrator[2][9]_carry_eqn = C2L375;
C2_integrator[2][9]_lut_out = C2_integrator[2][9] $ C2_integrator[1][9] $ C2_integrator[2][9]_carry_eqn;
C2_integrator[2][9] = DFFEAS(C2_integrator[2][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L377 is cic_decim:cic_decim_q|integrator[2][9]~3056
--operation mode is arithmetic

C2L377 = CARRY(C2_integrator[2][9] & !C2_integrator[1][9] & !C2L375 # !C2_integrator[2][9] & (!C2L375 # !C2_integrator[1][9]));


--C2_integrator[3][8] is cic_decim:cic_decim_q|integrator[3][8]
--operation mode is arithmetic

C2_integrator[3][8]_carry_eqn = C2L462;
C2_integrator[3][8]_lut_out = C2_integrator[3][8] $ C2_integrator[2][8] $ !C2_integrator[3][8]_carry_eqn;
C2_integrator[3][8] = DFFEAS(C2_integrator[3][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L464 is cic_decim:cic_decim_q|integrator[3][8]~3060
--operation mode is arithmetic

C2L464 = CARRY(C2_integrator[3][8] & (C2_integrator[2][8] # !C2L462) # !C2_integrator[3][8] & C2_integrator[2][8] & !C2L462);


--C2_differentiator[0][7] is cic_decim:cic_decim_q|differentiator[0][7]
--operation mode is normal

C2_differentiator[0][7]_lut_out = clk_enable & C2_sampler[7];
C2_differentiator[0][7] = DFFEAS(C2_differentiator[0][7]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[7] is cic_decim:cic_decim_q|sampler[7]
--operation mode is normal

C2_sampler[7]_lut_out = C2_integrator[3][7] & clk_enable;
C2_sampler[7] = DFFEAS(C2_sampler[7]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][6] is cic_decim:cic_decim_q|pipeline[0][6]
--operation mode is arithmetic

C2_pipeline[0][6]_carry_eqn = C2L546;
C2_pipeline[0][6]_lut_out = C2_differentiator[0][6] $ C2_sampler[6] $ C2_pipeline[0][6]_carry_eqn;
C2_pipeline[0][6] = DFFEAS(C2_pipeline[0][6]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L548 is cic_decim:cic_decim_q|pipeline[0][6]~2848
--operation mode is arithmetic

C2L548 = CARRY(C2_differentiator[0][6] & C2_sampler[6] & !C2L546 # !C2_differentiator[0][6] & (C2_sampler[6] # !C2L546));


--C2_differentiator[1][6] is cic_decim:cic_decim_q|differentiator[1][6]
--operation mode is normal

C2_differentiator[1][6]_lut_out = C2_pipeline[0][6] & clk_enable;
C2_differentiator[1][6] = DFFEAS(C2_differentiator[1][6]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][5] is cic_decim:cic_decim_q|pipeline[1][5]
--operation mode is arithmetic

C2_pipeline[1][5]_carry_eqn = C2L632;
C2_pipeline[1][5]_lut_out = C2_differentiator[1][5] $ C2_pipeline[0][5] $ !C2_pipeline[1][5]_carry_eqn;
C2_pipeline[1][5] = DFFEAS(C2_pipeline[1][5]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L634 is cic_decim:cic_decim_q|pipeline[1][5]~2852
--operation mode is arithmetic

C2L634 = CARRY(C2_differentiator[1][5] & (!C2L632 # !C2_pipeline[0][5]) # !C2_differentiator[1][5] & !C2_pipeline[0][5] & !C2L632);


--C2_differentiator[2][5] is cic_decim:cic_decim_q|differentiator[2][5]
--operation mode is normal

C2_differentiator[2][5]_lut_out = C2_pipeline[1][5] & clk_enable;
C2_differentiator[2][5] = DFFEAS(C2_differentiator[2][5]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][4] is cic_decim:cic_decim_q|pipeline[2][4]
--operation mode is arithmetic

C2_pipeline[2][4]_carry_eqn = C2L718;
C2_pipeline[2][4]_lut_out = C2_differentiator[2][4] $ C2_pipeline[1][4] $ C2_pipeline[2][4]_carry_eqn;
C2_pipeline[2][4] = DFFEAS(C2_pipeline[2][4]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L720 is cic_decim:cic_decim_q|pipeline[2][4]~2856
--operation mode is arithmetic

C2L720 = CARRY(C2_differentiator[2][4] & C2_pipeline[1][4] & !C2L718 # !C2_differentiator[2][4] & (C2_pipeline[1][4] # !C2L718));


--C2_differentiator[3][4] is cic_decim:cic_decim_q|differentiator[3][4]
--operation mode is normal

C2_differentiator[3][4]_lut_out = C2_pipeline[2][4] & clk_enable;
C2_differentiator[3][4] = DFFEAS(C2_differentiator[3][4]_lut_out, clock, VCC, , C2L760, , , , );


--C2L826 is cic_decim:cic_decim_q|pipeline[3][28]~2861
--operation mode is arithmetic

C2L826 = CARRY(C2_differentiator[3][3] & (!C2L827 # !C2_pipeline[2][3]) # !C2_differentiator[3][3] & !C2_pipeline[2][3] & !C2L827);


--PB10_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[4]
--operation mode is normal

PB10_PHout[4]_lut_out = PB9_PHout[14] & (PB10L135) # !PB9_PHout[14] & PB10L133;
PB10_PHout[4] = DFFEAS(PB10_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L137 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1926
--operation mode is arithmetic

PB11L137_carry_eqn = PB11L144;
PB11L137 = PB10_PHout[3] $ (PB11L137_carry_eqn);

--PB11L138 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1928
--operation mode is arithmetic

PB11L138 = CARRY(PB10_PHout[3] # !PB11L144);


--PB11L139 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1931
--operation mode is arithmetic

PB11L139_carry_eqn = PB11L146;
PB11L139 = PB10_PHout[3] $ (!PB11L139_carry_eqn);

--PB11L140 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1933
--operation mode is arithmetic

PB11L140 = CARRY(PB10_PHout[3] & (!PB11L146));


--PB11_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[2]
--operation mode is normal

PB11_PHout[2]_lut_out = PB10_PHout[14] & (PB11L145) # !PB10_PHout[14] & PB11L143;
PB11_PHout[2] = DFFEAS(PB11_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB12_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[1]
--operation mode is arithmetic

PB12_PHout[1]_carry_eqn = PB12L40;
PB12_PHout[1]_lut_out = PB11_PHout[14] $ PB11_PHout[1] $ PB12_PHout[1]_carry_eqn;
PB12_PHout[1] = DFFEAS(PB12_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L42 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[1]~263
--operation mode is arithmetic

PB12L42 = CARRY(PB11_PHout[14] & !PB11_PHout[1] & !PB12L40 # !PB11_PHout[14] & (!PB12L40 # !PB11_PHout[1]));


--PB12_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[0]
--operation mode is arithmetic

PB12_PHout[0]_lut_out = !PB11_PHout[0];
PB12_PHout[0] = DFFEAS(PB12_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L40 is cordic:rx_cordic|cordic_stage:cordic_stage11|PHout[0]~267
--operation mode is arithmetic

PB12L40 = CARRY(PB11_PHout[0]);


--PB10L133 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1930
--operation mode is arithmetic

PB10L133_carry_eqn = PB10L140;
PB10L133 = PB9_PHout[4] $ (PB10L133_carry_eqn);

--PB10L134 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1932
--operation mode is arithmetic

PB10L134 = CARRY(PB9_PHout[4] # !PB10L140);


--PB10L135 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1935
--operation mode is arithmetic

PB10L135_carry_eqn = PB10L142;
PB10L135 = PB9_PHout[4] $ (!PB10L135_carry_eqn);

--PB10L136 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1937
--operation mode is arithmetic

PB10L136 = CARRY(PB9_PHout[4] & (!PB10L142));


--PB6L117 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1946
--operation mode is arithmetic

PB6L117_carry_eqn = PB6L124;
PB6L117 = PB5_PHout[8] $ (!PB6L117_carry_eqn);

--PB6L118 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1948
--operation mode is arithmetic

PB6L118 = CARRY(!PB5_PHout[8] & (!PB6L124));


--PB6L119 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1951
--operation mode is arithmetic

PB6L119_carry_eqn = PB6L126;
PB6L119 = PB5_PHout[8] $ (PB6L119_carry_eqn);

--PB6L120 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1953
--operation mode is arithmetic

PB6L120 = CARRY(!PB6L126 # !PB5_PHout[8]);


--PB6_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[7]
--operation mode is normal

PB6_PHout[7]_lut_out = PB5_PHout[14] & (PB6L125) # !PB5_PHout[14] & PB6L123;
PB6_PHout[7] = DFFEAS(PB6_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[6]
--operation mode is arithmetic

PB7_PHout[6]_carry_eqn = PB7L50;
PB7_PHout[6]_lut_out = PB6_PHout[14] $ PB6_PHout[6] $ !PB7_PHout[6]_carry_eqn;
PB7_PHout[6] = DFFEAS(PB7_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L52 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[6]~243
--operation mode is arithmetic

PB7L52 = CARRY(PB6_PHout[14] & (PB6_PHout[6] # !PB7L50) # !PB6_PHout[14] & PB6_PHout[6] & !PB7L50);


--PB8_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[5]
--operation mode is arithmetic

PB8_PHout[5]_carry_eqn = PB8L48;
PB8_PHout[5]_lut_out = PB7_PHout[5] $ PB7_PHout[14] $ PB8_PHout[5]_carry_eqn;
PB8_PHout[5] = DFFEAS(PB8_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L50 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[5]~247
--operation mode is arithmetic

PB8L50 = CARRY(PB7_PHout[5] & !PB7_PHout[14] & !PB8L48 # !PB7_PHout[5] & (!PB8L48 # !PB7_PHout[14]));


--PB9_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[4]
--operation mode is arithmetic

PB9_PHout[4]_carry_eqn = PB9L46;
PB9_PHout[4]_lut_out = PB8_PHout[4] $ PB8_PHout[14] $ !PB9_PHout[4]_carry_eqn;
PB9_PHout[4] = DFFEAS(PB9_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L48 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[4]~251
--operation mode is arithmetic

PB9L48 = CARRY(PB8_PHout[4] & (PB8_PHout[14] # !PB9L46) # !PB8_PHout[4] & PB8_PHout[14] & !PB9L46);


--PB1_PHout[13] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[13]
--operation mode is normal

PB1_PHout[13]_lut_out = E1_PHstage0[14] & (PB1L40) # !E1_PHstage0[14] & PB1L38;
PB1_PHout[13] = DFFEAS(PB1_PHout[13]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L67 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1835
--operation mode is arithmetic

PB2L67_carry_eqn = PB2L77;
PB2L67 = PB1_PHout[12] $ (PB2L67_carry_eqn);

--PB2L68 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1837
--operation mode is arithmetic

PB2L68 = CARRY(PB1_PHout[12] # !PB2L77);


--PB2L69 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1840
--operation mode is arithmetic

PB2L69_carry_eqn = PB2L79;
PB2L69 = PB1_PHout[12] $ (!PB2L69_carry_eqn);

--PB2L70 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1842
--operation mode is arithmetic

PB2L70 = CARRY(PB1_PHout[12] & (!PB2L79));


--PB2_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[11]
--operation mode is normal

PB2_PHout[11]_lut_out = PB1_PHout[14] & (PB2L78) # !PB1_PHout[14] & PB2L76;
PB2_PHout[11] = DFFEAS(PB2_PHout[11]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[10]
--operation mode is arithmetic

PB3_PHout[10]_carry_eqn = PB3L56;
PB3_PHout[10]_lut_out = PB2_PHout[14] $ PB2_PHout[10] $ !PB3_PHout[10]_carry_eqn;
PB3_PHout[10] = DFFEAS(PB3_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L58 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[10]~227
--operation mode is arithmetic

PB3L58 = CARRY(PB2_PHout[14] & (PB2_PHout[10] # !PB3L56) # !PB2_PHout[14] & PB2_PHout[10] & !PB3L56);


--PB4_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[9]
--operation mode is arithmetic

PB4_PHout[9]_carry_eqn = PB4L56;
PB4_PHout[9]_lut_out = PB3_PHout[9] $ PB3_PHout[14] $ PB4_PHout[9]_carry_eqn;
PB4_PHout[9] = DFFEAS(PB4_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L58 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[9]~231
--operation mode is arithmetic

PB4L58 = CARRY(PB3_PHout[9] & !PB3_PHout[14] & !PB4L56 # !PB3_PHout[9] & (!PB4L56 # !PB3_PHout[14]));


--PB5_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[8]
--operation mode is arithmetic

PB5_PHout[8]_carry_eqn = PB5L54;
PB5_PHout[8]_lut_out = PB4_PHout[8] $ PB4_PHout[14] $ !PB5_PHout[8]_carry_eqn;
PB5_PHout[8] = DFFEAS(PB5_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L56 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[8]~235
--operation mode is arithmetic

PB5L56 = CARRY(PB4_PHout[8] & (PB4_PHout[14] # !PB5L54) # !PB4_PHout[8] & PB4_PHout[14] & !PB5L54);


--PB3L82 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1807
--operation mode is arithmetic

PB3L82 = CARRY(PB2_Iout[16] & (PB2_Iout[14] # !PB3L87) # !PB2_Iout[16] & PB2_Iout[14] & !PB3L87);


--PB3L84 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1812
--operation mode is arithmetic

PB3L84 = CARRY(PB2_Iout[16] & PB2_Iout[14] & !PB3L89 # !PB2_Iout[16] & (PB2_Iout[14] # !PB3L89));


--PB1L38 is cordic:rx_cordic|cordic_stage:cordic_stage0|add~1061
--operation mode is arithmetic

PB1L38 = !E1_PHstage0[13];

--PB1L39 is cordic:rx_cordic|cordic_stage:cordic_stage0|add~1063
--operation mode is arithmetic

PB1L39 = CARRY(E1_PHstage0[13]);


--PB1L40 is cordic:rx_cordic|cordic_stage:cordic_stage0|add~1066
--operation mode is arithmetic

PB1L40 = !E1_PHstage0[13];

--PB1L41 is cordic:rx_cordic|cordic_stage:cordic_stage0|add~1068
--operation mode is arithmetic

PB1L41 = CARRY(E1_PHstage0[13]);


--F1_phase_out[30] is phase_accumulator:rx_phase_accumulator|phase_out[30]
--operation mode is arithmetic

F1_phase_out[30]_carry_eqn = F1L61;
F1_phase_out[30]_lut_out = F1_phase_out[30] $ (!F1_phase_out[30]_carry_eqn);
F1_phase_out[30] = DFFEAS(F1_phase_out[30]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L63 is phase_accumulator:rx_phase_accumulator|phase_out[30]~353
--operation mode is arithmetic

F1L63 = CARRY(F1_phase_out[30] & (!F1L61));


--F1_phase_out[31] is phase_accumulator:rx_phase_accumulator|phase_out[31]
--operation mode is normal

F1_phase_out[31]_carry_eqn = F1L63;
F1_phase_out[31]_lut_out = F1_phase_out[31] $ (F1_phase_out[31]_carry_eqn);
F1_phase_out[31] = DFFEAS(F1_phase_out[31]_lut_out, clock, VCC, , , , , !clk_enable, );


--E1L35 is cordic:rx_cordic|Istage0~344
--operation mode is normal

E1L35 = F1_phase_out[30] $ F1_phase_out[31];


--E1_Istage0[15] is cordic:rx_cordic|Istage0[15]
--operation mode is arithmetic

E1_Istage0[15]_carry_eqn = E1L31;
E1_Istage0[15]_lut_out = E1L35 $ ADC[15] $ E1_Istage0[15]_carry_eqn;
E1_Istage0[15] = DFFEAS(E1_Istage0[15]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L33 is cordic:rx_cordic|Istage0[15]~346
--operation mode is arithmetic

E1L33 = CARRY(E1L35 $ !ADC[15] # !E1L31);


--PB2L71 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1845
--operation mode is normal

PB2L71 = PB1_PHout[14] $ PB1_Iout[16];


--PB1_Iout[15] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[15]
--operation mode is normal

PB1_Iout[15]_lut_out = !E1_PHstage0[14] & E1_Istage0[14];
PB1_Iout[15] = DFFEAS(PB1_Iout[15]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L39 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~183
--operation mode is arithmetic

PB2L39 = CARRY(PB2L80 & (PB1_Iout[14] # !PB2L40) # !PB2L80 & PB1_Iout[14] & !PB2L40);


--PB2L72 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1846
--operation mode is arithmetic

PB2L72_carry_eqn = PB2L82;
PB2L72 = PB1_Iout[15] $ PB1_Iout[14] $ PB2L72_carry_eqn;

--PB2L73 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1848
--operation mode is arithmetic

PB2L73 = CARRY(PB1_Iout[15] & !PB1_Iout[14] & !PB2L82 # !PB1_Iout[15] & (!PB2L82 # !PB1_Iout[14]));


--PB2L74 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1851
--operation mode is arithmetic

PB2L74_carry_eqn = PB2L84;
PB2L74 = PB1_Iout[15] $ PB1_Iout[14] $ PB2L74_carry_eqn;

--PB2L75 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1853
--operation mode is arithmetic

PB2L75 = CARRY(PB1_Iout[15] & PB1_Iout[14] & !PB2L84 # !PB1_Iout[15] & (PB1_Iout[14] # !PB2L84));


--PB3L85 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1815
--operation mode is normal

PB3L85 = PB2_PHout[14] $ PB2_Iout[15];


--PB2_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[13]
--operation mode is normal

PB2_Iout[13]_lut_out = PB1_PHout[14] & (PB2L83) # !PB1_PHout[14] & PB2L81;
PB2_Iout[13] = DFFEAS(PB2_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[12]
--operation mode is arithmetic

PB3_Iout[12]_carry_eqn = PB3L26;
PB3_Iout[12]_lut_out = PB3L90 $ PB2_Iout[12] $ PB3_Iout[12]_carry_eqn;
PB3_Iout[12] = DFFEAS(PB3_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L28 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[12]~264
--operation mode is arithmetic

PB3L28 = CARRY(PB3L90 & !PB2_Iout[12] & !PB3L26 # !PB3L90 & (!PB3L26 # !PB2_Iout[12]));


--PB4L107 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1813
--operation mode is normal

PB4L107 = PB3_PHout[14] $ PB3_Iout[15];


--PB4_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[11]
--operation mode is arithmetic

PB4_Iout[11]_carry_eqn = PB4L24;
PB4_Iout[11]_lut_out = PB4L108 $ PB3_Iout[11] $ !PB4_Iout[11]_carry_eqn;
PB4_Iout[11] = DFFEAS(PB4_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L26 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[11]~283
--operation mode is arithmetic

PB4L26 = CARRY(PB4L108 & (PB3_Iout[11] # !PB4L24) # !PB4L108 & PB3_Iout[11] & !PB4L24);


--PB5L109 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1906
--operation mode is normal

PB5L109 = PB4_PHout[14] $ PB4_Qout[15];


--PB5_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[10]
--operation mode is arithmetic

PB5_Iout[10]_carry_eqn = PB5L22;
PB5_Iout[10]_lut_out = PB5L111 $ PB4_Iout[10] $ PB5_Iout[10]_carry_eqn;
PB5_Iout[10] = DFFEAS(PB5_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L24 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[10]~287
--operation mode is arithmetic

PB5L24 = CARRY(PB5L111 & !PB4_Iout[10] & !PB5L22 # !PB5L111 & (!PB5L22 # !PB4_Iout[10]));


--PB6L121 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1956
--operation mode is normal

PB6L121 = PB5_PHout[14] $ PB5_Qout[15];


--PB6_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[9]
--operation mode is arithmetic

PB6_Iout[9]_carry_eqn = PB6L20;
PB6_Iout[9]_lut_out = PB6L127 $ PB5_Iout[9] $ !PB6_Iout[9]_carry_eqn;
PB6_Iout[9] = DFFEAS(PB6_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L22 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[9]~291
--operation mode is arithmetic

PB6L22 = CARRY(PB6L127 & (PB5_Iout[9] # !PB6L20) # !PB6L127 & PB5_Iout[9] & !PB6L20);


--PB7L109 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1878
--operation mode is normal

PB7L109 = PB6_PHout[14] $ PB6_Qout[15];


--PB7_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[8]
--operation mode is arithmetic

PB7_Iout[8]_carry_eqn = PB7L18;
PB7_Iout[8]_lut_out = PB7L111 $ PB6_Iout[8] $ PB7_Iout[8]_carry_eqn;
PB7_Iout[8] = DFFEAS(PB7_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L20 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[8]~295
--operation mode is arithmetic

PB7L20 = CARRY(PB7L111 & !PB6_Iout[8] & !PB7L18 # !PB7L111 & (!PB7L18 # !PB6_Iout[8]));


--PB8L109 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1864
--operation mode is normal

PB8L109 = PB7_PHout[14] $ PB7_Qout[15];


--PB8_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[7]
--operation mode is arithmetic

PB8_Iout[7]_carry_eqn = PB8L16;
PB8_Iout[7]_lut_out = PB8L111 $ PB7_Iout[7] $ !PB8_Iout[7]_carry_eqn;
PB8_Iout[7] = DFFEAS(PB8_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L18 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[7]~299
--operation mode is arithmetic

PB8L18 = CARRY(PB8L111 & (PB7_Iout[7] # !PB8L16) # !PB8L111 & PB7_Iout[7] & !PB8L16);


--PB9L109 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1850
--operation mode is normal

PB9L109 = PB8_PHout[14] $ PB8_Qout[15];


--PB9_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[6]
--operation mode is arithmetic

PB9_Iout[6]_carry_eqn = PB9L14;
PB9_Iout[6]_lut_out = PB9L111 $ PB8_Iout[6] $ PB9_Iout[6]_carry_eqn;
PB9_Iout[6] = DFFEAS(PB9_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L16 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[6]~305
--operation mode is arithmetic

PB9L16 = CARRY(PB9L111 & !PB8_Iout[6] & !PB9L14 # !PB9L111 & (!PB9L14 # !PB8_Iout[6]));


--PB10L137 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1940
--operation mode is normal

PB10L137 = PB9_PHout[14] $ PB9_Qout[15];


--PB10_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[5]
--operation mode is arithmetic

PB10_Iout[5]_carry_eqn = PB10L12;
PB10_Iout[5]_lut_out = PB10L143 $ PB9_Iout[5] $ !PB10_Iout[5]_carry_eqn;
PB10_Iout[5] = DFFEAS(PB10_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L14 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[5]~307
--operation mode is arithmetic

PB10L14 = CARRY(PB10L143 & (PB9_Iout[5] # !PB10L12) # !PB10L143 & PB9_Iout[5] & !PB10L12);


--PB11L141 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1936
--operation mode is normal

PB11L141 = PB10_PHout[14] $ PB10_Qout[15];


--PB11_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[4]
--operation mode is arithmetic

PB11_Iout[4]_carry_eqn = PB11L10;
PB11_Iout[4]_lut_out = PB11L147 $ PB10_Iout[4] $ PB11_Iout[4]_carry_eqn;
PB11_Iout[4] = DFFEAS(PB11_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L12 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[4]~311
--operation mode is arithmetic

PB11L12 = CARRY(PB11L147 & !PB10_Iout[4] & !PB11L10 # !PB11L147 & (!PB11L10 # !PB10_Iout[4]));


--PB12L109 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1808
--operation mode is normal

PB12L109 = PB11_PHout[14] $ PB11_Qout[15];


--PB12_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]
--operation mode is arithmetic

PB12_Iout[3]_carry_eqn = PB12L8;
PB12_Iout[3]_lut_out = PB12L111 $ PB11_Iout[3] $ !PB12_Iout[3]_carry_eqn;
PB12_Iout[3] = DFFEAS(PB12_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L10 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]~315
--operation mode is arithmetic

PB12L10 = CARRY(PB12L111 & (PB11_Iout[3] # !PB12L8) # !PB12L111 & PB11_Iout[3] & !PB12L8);


--PB13L109 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1794
--operation mode is normal

PB13L109 = PB12_PHout[14] $ PB12_Qout[15];


--PB13_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[2]
--operation mode is arithmetic

PB13_Iout[2]_carry_eqn = PB13L6;
PB13_Iout[2]_lut_out = PB13L111 $ PB12_Iout[2] $ PB13_Iout[2]_carry_eqn;
PB13_Iout[2] = DFFEAS(PB13_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L8 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[2]~319
--operation mode is arithmetic

PB13L8 = CARRY(PB13L111 & !PB12_Iout[2] & !PB13L6 # !PB13L111 & (!PB13L6 # !PB12_Iout[2]));


--PB14L109 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1780
--operation mode is normal

PB14L109 = PB13_PHout[14] $ PB13_Qout[15];


--PB14_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[1]
--operation mode is arithmetic

PB14_Iout[1]_carry_eqn = PB14L3;
PB14_Iout[1]_lut_out = PB14L111 $ PB13_Iout[1] $ !PB14_Iout[1]_carry_eqn;
PB14_Iout[1] = DFFEAS(PB14_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L6 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[1]~323
--operation mode is arithmetic

PB14L6 = CARRY(PB14L111 & (PB13_Iout[1] # !PB14L3) # !PB14L111 & PB13_Iout[1] & !PB14L3);


--PB15L98 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1801
--operation mode is normal

PB15L98 = PB14_PHout[14] $ PB14_Qout[15];


--PB15_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[0]
--operation mode is arithmetic

PB15_Iout[0]_carry_eqn = PB15L4;
PB15_Iout[0]_lut_out = PB15L100 $ PB14_Iout[0] $ PB15_Iout[0]_carry_eqn;
PB15_Iout[0] = DFFEAS(PB15_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L3 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[0]~327
--operation mode is arithmetic

PB15L3 = CARRY(PB15L100 & !PB14_Iout[0] & !PB15L4 # !PB15L100 & (!PB15L4 # !PB14_Iout[0]));


--PB16L73 is cordic:rx_cordic|cordic_stage:cordic_stage15|add~1289
--operation mode is normal

PB16L73 = PB15_PHout[14] $ PB15_Qout[15];


--PB16L5 is cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[1]~311
--operation mode is arithmetic

PB16L5 = CARRY(PB15_PHout[14]);


--PB4_Qout[11] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[11]
--operation mode is arithmetic

PB4_Qout[11]_carry_eqn = PB4L91;
PB4_Qout[11]_lut_out = PB4L108 $ PB3_Iout[11] $ !PB4_Qout[11]_carry_eqn;
PB4_Qout[11] = DFFEAS(PB4_Qout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L93 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[11]~283
--operation mode is arithmetic

PB4L93 = CARRY(PB4L108 & (PB3_Iout[11] # !PB4L91) # !PB4L108 & PB3_Iout[11] & !PB4L91);


--PB5L110 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1907
--operation mode is normal

PB5L110 = PB4_PHout[14] $ PB4_Iout[15];


--PB5_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[10]
--operation mode is arithmetic

PB5_Qout[10]_carry_eqn = PB5L89;
PB5_Qout[10]_lut_out = PB5L112 $ PB4_Qout[10] $ PB5_Qout[10]_carry_eqn;
PB5_Qout[10] = DFFEAS(PB5_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L91 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[10]~287
--operation mode is arithmetic

PB5L91 = CARRY(PB5L112 & !PB4_Qout[10] & !PB5L89 # !PB5L112 & (!PB5L89 # !PB4_Qout[10]));


--PB6L122 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1957
--operation mode is normal

PB6L122 = PB5_PHout[14] $ PB5_Iout[15];


--PB6_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[9]
--operation mode is arithmetic

PB6_Qout[9]_carry_eqn = PB6L73;
PB6_Qout[9]_lut_out = PB6L128 $ PB5_Qout[9] $ !PB6_Qout[9]_carry_eqn;
PB6_Qout[9] = DFFEAS(PB6_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L75 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[9]~291
--operation mode is arithmetic

PB6L75 = CARRY(PB6L128 & (PB5_Qout[9] # !PB6L73) # !PB6L128 & PB5_Qout[9] & !PB6L73);


--PB7L110 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1879
--operation mode is normal

PB7L110 = PB6_PHout[14] $ PB6_Iout[15];


--PB7_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[8]
--operation mode is arithmetic

PB7_Qout[8]_carry_eqn = PB7L85;
PB7_Qout[8]_lut_out = PB7L112 $ PB6_Qout[8] $ PB7_Qout[8]_carry_eqn;
PB7_Qout[8] = DFFEAS(PB7_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L87 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[8]~295
--operation mode is arithmetic

PB7L87 = CARRY(PB7L112 & !PB6_Qout[8] & !PB7L85 # !PB7L112 & (!PB7L85 # !PB6_Qout[8]));


--PB8L110 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1865
--operation mode is normal

PB8L110 = PB7_PHout[14] $ PB7_Iout[15];


--PB8_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[7]
--operation mode is arithmetic

PB8_Qout[7]_carry_eqn = PB8L83;
PB8_Qout[7]_lut_out = PB8L112 $ PB7_Qout[7] $ !PB8_Qout[7]_carry_eqn;
PB8_Qout[7] = DFFEAS(PB8_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L85 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[7]~299
--operation mode is arithmetic

PB8L85 = CARRY(PB8L112 & (PB7_Qout[7] # !PB8L83) # !PB8L112 & PB7_Qout[7] & !PB8L83);


--PB9L110 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1851
--operation mode is normal

PB9L110 = PB8_PHout[14] $ PB8_Iout[15];


--PB9_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[6]
--operation mode is arithmetic

PB9_Qout[6]_carry_eqn = PB9L81;
PB9_Qout[6]_lut_out = PB9L112 $ PB8_Qout[6] $ PB9_Qout[6]_carry_eqn;
PB9_Qout[6] = DFFEAS(PB9_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L83 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[6]~303
--operation mode is arithmetic

PB9L83 = CARRY(PB9L112 & !PB8_Qout[6] & !PB9L81 # !PB9L112 & (!PB9L81 # !PB8_Qout[6]));


--PB10L138 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1941
--operation mode is normal

PB10L138 = PB9_PHout[14] $ PB9_Iout[15];


--PB10_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[5]
--operation mode is arithmetic

PB10_Qout[5]_carry_eqn = PB10L65;
PB10_Qout[5]_lut_out = PB10L144 $ PB9_Qout[5] $ !PB10_Qout[5]_carry_eqn;
PB10_Qout[5] = DFFEAS(PB10_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L67 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[5]~307
--operation mode is arithmetic

PB10L67 = CARRY(PB10L144 & (PB9_Qout[5] # !PB10L65) # !PB10L144 & PB9_Qout[5] & !PB10L65);


--PB11L142 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1937
--operation mode is normal

PB11L142 = PB10_PHout[14] $ PB10_Iout[15];


--PB11_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[4]
--operation mode is arithmetic

PB11_Qout[4]_carry_eqn = PB11L63;
PB11_Qout[4]_lut_out = PB11L148 $ PB10_Qout[4] $ PB11_Qout[4]_carry_eqn;
PB11_Qout[4] = DFFEAS(PB11_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L65 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[4]~311
--operation mode is arithmetic

PB11L65 = CARRY(PB11L148 & !PB10_Qout[4] & !PB11L63 # !PB11L148 & (!PB11L63 # !PB10_Qout[4]));


--PB12L110 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1809
--operation mode is normal

PB12L110 = PB11_PHout[14] $ PB11_Iout[15];


--PB12_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]
--operation mode is arithmetic

PB12_Qout[3]_carry_eqn = PB12L75;
PB12_Qout[3]_lut_out = PB12L112 $ PB11_Qout[3] $ !PB12_Qout[3]_carry_eqn;
PB12_Qout[3] = DFFEAS(PB12_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L77 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]~315
--operation mode is arithmetic

PB12L77 = CARRY(PB12L112 & (PB11_Qout[3] # !PB12L75) # !PB12L112 & PB11_Qout[3] & !PB12L75);


--PB13L110 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1795
--operation mode is normal

PB13L110 = PB12_PHout[14] $ PB12_Iout[15];


--PB13_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[2]
--operation mode is arithmetic

PB13_Qout[2]_carry_eqn = PB13L73;
PB13_Qout[2]_lut_out = PB13L112 $ PB12_Qout[2] $ PB13_Qout[2]_carry_eqn;
PB13_Qout[2] = DFFEAS(PB13_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L75 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[2]~319
--operation mode is arithmetic

PB13L75 = CARRY(PB13L112 & !PB12_Qout[2] & !PB13L73 # !PB13L112 & (!PB13L73 # !PB12_Qout[2]));


--PB14L110 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1781
--operation mode is normal

PB14L110 = PB13_PHout[14] $ PB13_Iout[15];


--PB14_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[1]
--operation mode is arithmetic

PB14_Qout[1]_carry_eqn = PB14L70;
PB14_Qout[1]_lut_out = PB14L112 $ PB13_Qout[1] $ !PB14_Qout[1]_carry_eqn;
PB14_Qout[1] = DFFEAS(PB14_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L73 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[1]~323
--operation mode is arithmetic

PB14L73 = CARRY(PB14L112 & (PB13_Qout[1] # !PB14L70) # !PB14L112 & PB13_Qout[1] & !PB14L70);


--PB15L99 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1802
--operation mode is normal

PB15L99 = PB14_PHout[14] $ PB14_Iout[15];


--PB15_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[0]
--operation mode is arithmetic

PB15_Qout[0]_carry_eqn = PB15L57;
PB15_Qout[0]_lut_out = PB15L101 $ PB14_Qout[0] $ PB15_Qout[0]_carry_eqn;
PB15_Qout[0] = DFFEAS(PB15_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB15L56 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[0]~327
--operation mode is arithmetic

PB15L56 = CARRY(PB15L101 & !PB14_Qout[0] & !PB15L57 # !PB15L101 & (!PB15L57 # !PB14_Qout[0]));


--PB16L74 is cordic:rx_cordic|cordic_stage:cordic_stage15|add~1290
--operation mode is normal

PB16L74 = PB15_PHout[14] $ PB15_Iout[15];


--PB16L39 is cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[1]~311
--operation mode is arithmetic

PB16L39 = CARRY(PB15_PHout[14]);


--C1_integrator[0][10] is cic_decim:cic_decim_i|integrator[0][10]
--operation mode is arithmetic

C1_integrator[0][10]_carry_eqn = C1L201;
C1_integrator[0][10]_lut_out = C1_integrator[0][10] $ PB16_Iout[11] $ !C1_integrator[0][10]_carry_eqn;
C1_integrator[0][10] = DFFEAS(C1_integrator[0][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L203 is cic_decim:cic_decim_i|integrator[0][10]~3049
--operation mode is arithmetic

C1L203 = CARRY(C1_integrator[0][10] & (PB16_Iout[11] # !C1L201) # !C1_integrator[0][10] & PB16_Iout[11] & !C1L201);


--C1_integrator[1][9] is cic_decim:cic_decim_i|integrator[1][9]
--operation mode is arithmetic

C1_integrator[1][9]_carry_eqn = C1L287;
C1_integrator[1][9]_lut_out = C1_integrator[1][9] $ C1_integrator[0][9] $ C1_integrator[1][9]_carry_eqn;
C1_integrator[1][9] = DFFEAS(C1_integrator[1][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L289 is cic_decim:cic_decim_i|integrator[1][9]~3053
--operation mode is arithmetic

C1L289 = CARRY(C1_integrator[1][9] & !C1_integrator[0][9] & !C1L287 # !C1_integrator[1][9] & (!C1L287 # !C1_integrator[0][9]));


--C1_integrator[2][8] is cic_decim:cic_decim_i|integrator[2][8]
--operation mode is arithmetic

C1_integrator[2][8]_carry_eqn = C1L373;
C1_integrator[2][8]_lut_out = C1_integrator[2][8] $ C1_integrator[1][8] $ !C1_integrator[2][8]_carry_eqn;
C1_integrator[2][8] = DFFEAS(C1_integrator[2][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L375 is cic_decim:cic_decim_i|integrator[2][8]~3057
--operation mode is arithmetic

C1L375 = CARRY(C1_integrator[2][8] & (C1_integrator[1][8] # !C1L373) # !C1_integrator[2][8] & C1_integrator[1][8] & !C1L373);


--C1_integrator[3][7] is cic_decim:cic_decim_i|integrator[3][7]
--operation mode is arithmetic

C1_integrator[3][7]_carry_eqn = C1L459;
C1_integrator[3][7]_lut_out = C1_integrator[3][7] $ C1_integrator[2][7] $ C1_integrator[3][7]_carry_eqn;
C1_integrator[3][7] = DFFEAS(C1_integrator[3][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L461 is cic_decim:cic_decim_i|integrator[3][7]~3061
--operation mode is arithmetic

C1L461 = CARRY(C1_integrator[3][7] & !C1_integrator[2][7] & !C1L459 # !C1_integrator[3][7] & (!C1L459 # !C1_integrator[2][7]));


--C1_differentiator[0][6] is cic_decim:cic_decim_i|differentiator[0][6]
--operation mode is normal

C1_differentiator[0][6]_lut_out = clk_enable & C1_sampler[6];
C1_differentiator[0][6] = DFFEAS(C1_differentiator[0][6]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[6] is cic_decim:cic_decim_i|sampler[6]
--operation mode is normal

C1_sampler[6]_lut_out = C1_integrator[3][6] & clk_enable;
C1_sampler[6] = DFFEAS(C1_sampler[6]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][5] is cic_decim:cic_decim_i|pipeline[0][5]
--operation mode is arithmetic

C1_pipeline[0][5]_carry_eqn = C1L543;
C1_pipeline[0][5]_lut_out = C1_differentiator[0][5] $ C1_sampler[5] $ !C1_pipeline[0][5]_carry_eqn;
C1_pipeline[0][5] = DFFEAS(C1_pipeline[0][5]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L545 is cic_decim:cic_decim_i|pipeline[0][5]~2850
--operation mode is arithmetic

C1L545 = CARRY(C1_differentiator[0][5] & (!C1L543 # !C1_sampler[5]) # !C1_differentiator[0][5] & !C1_sampler[5] & !C1L543);


--C1_differentiator[1][5] is cic_decim:cic_decim_i|differentiator[1][5]
--operation mode is normal

C1_differentiator[1][5]_lut_out = C1_pipeline[0][5] & clk_enable;
C1_differentiator[1][5] = DFFEAS(C1_differentiator[1][5]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][4] is cic_decim:cic_decim_i|pipeline[1][4]
--operation mode is arithmetic

C1_pipeline[1][4]_carry_eqn = C1L629;
C1_pipeline[1][4]_lut_out = C1_differentiator[1][4] $ C1_pipeline[0][4] $ C1_pipeline[1][4]_carry_eqn;
C1_pipeline[1][4] = DFFEAS(C1_pipeline[1][4]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L631 is cic_decim:cic_decim_i|pipeline[1][4]~2854
--operation mode is arithmetic

C1L631 = CARRY(C1_differentiator[1][4] & C1_pipeline[0][4] & !C1L629 # !C1_differentiator[1][4] & (C1_pipeline[0][4] # !C1L629));


--C1_differentiator[2][4] is cic_decim:cic_decim_i|differentiator[2][4]
--operation mode is normal

C1_differentiator[2][4]_lut_out = C1_pipeline[1][4] & clk_enable;
C1_differentiator[2][4] = DFFEAS(C1_differentiator[2][4]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][3] is cic_decim:cic_decim_i|pipeline[2][3]
--operation mode is arithmetic

C1_pipeline[2][3]_carry_eqn = C1L715;
C1_pipeline[2][3]_lut_out = C1_differentiator[2][3] $ C1_pipeline[1][3] $ !C1_pipeline[2][3]_carry_eqn;
C1_pipeline[2][3] = DFFEAS(C1_pipeline[2][3]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L717 is cic_decim:cic_decim_i|pipeline[2][3]~2858
--operation mode is arithmetic

C1L717 = CARRY(C1_differentiator[2][3] & (!C1L715 # !C1_pipeline[1][3]) # !C1_differentiator[2][3] & !C1_pipeline[1][3] & !C1L715);


--C1_differentiator[3][3] is cic_decim:cic_decim_i|differentiator[3][3]
--operation mode is normal

C1_differentiator[3][3]_lut_out = C1_pipeline[2][3] & clk_enable;
C1_differentiator[3][3] = DFFEAS(C1_differentiator[3][3]_lut_out, clock, VCC, , C2L760, , , , );


--C1L825 is cic_decim:cic_decim_i|pipeline[3][28]~2863
--operation mode is arithmetic

C1L825 = CARRY(C1_differentiator[3][2] & C1_pipeline[2][2] & !C1L826 # !C1_differentiator[3][2] & (C1_pipeline[2][2] # !C1L826));


--C2_integrator[0][10] is cic_decim:cic_decim_q|integrator[0][10]
--operation mode is arithmetic

C2_integrator[0][10]_carry_eqn = C2L201;
C2_integrator[0][10]_lut_out = C2_integrator[0][10] $ PB16_Qout[11] $ !C2_integrator[0][10]_carry_eqn;
C2_integrator[0][10] = DFFEAS(C2_integrator[0][10]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L203 is cic_decim:cic_decim_q|integrator[0][10]~3064
--operation mode is arithmetic

C2L203 = CARRY(C2_integrator[0][10] & (PB16_Qout[11] # !C2L201) # !C2_integrator[0][10] & PB16_Qout[11] & !C2L201);


--C2_integrator[1][9] is cic_decim:cic_decim_q|integrator[1][9]
--operation mode is arithmetic

C2_integrator[1][9]_carry_eqn = C2L287;
C2_integrator[1][9]_lut_out = C2_integrator[1][9] $ C2_integrator[0][9] $ C2_integrator[1][9]_carry_eqn;
C2_integrator[1][9] = DFFEAS(C2_integrator[1][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L289 is cic_decim:cic_decim_q|integrator[1][9]~3068
--operation mode is arithmetic

C2L289 = CARRY(C2_integrator[1][9] & !C2_integrator[0][9] & !C2L287 # !C2_integrator[1][9] & (!C2L287 # !C2_integrator[0][9]));


--C2_integrator[2][8] is cic_decim:cic_decim_q|integrator[2][8]
--operation mode is arithmetic

C2_integrator[2][8]_carry_eqn = C2L373;
C2_integrator[2][8]_lut_out = C2_integrator[2][8] $ C2_integrator[1][8] $ !C2_integrator[2][8]_carry_eqn;
C2_integrator[2][8] = DFFEAS(C2_integrator[2][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L375 is cic_decim:cic_decim_q|integrator[2][8]~3072
--operation mode is arithmetic

C2L375 = CARRY(C2_integrator[2][8] & (C2_integrator[1][8] # !C2L373) # !C2_integrator[2][8] & C2_integrator[1][8] & !C2L373);


--C2_integrator[3][7] is cic_decim:cic_decim_q|integrator[3][7]
--operation mode is arithmetic

C2_integrator[3][7]_carry_eqn = C2L460;
C2_integrator[3][7]_lut_out = C2_integrator[3][7] $ C2_integrator[2][7] $ C2_integrator[3][7]_carry_eqn;
C2_integrator[3][7] = DFFEAS(C2_integrator[3][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L462 is cic_decim:cic_decim_q|integrator[3][7]~3076
--operation mode is arithmetic

C2L462 = CARRY(C2_integrator[3][7] & !C2_integrator[2][7] & !C2L460 # !C2_integrator[3][7] & (!C2L460 # !C2_integrator[2][7]));


--C2_differentiator[0][6] is cic_decim:cic_decim_q|differentiator[0][6]
--operation mode is normal

C2_differentiator[0][6]_lut_out = clk_enable & C2_sampler[6];
C2_differentiator[0][6] = DFFEAS(C2_differentiator[0][6]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[6] is cic_decim:cic_decim_q|sampler[6]
--operation mode is normal

C2_sampler[6]_lut_out = C2_integrator[3][6] & clk_enable;
C2_sampler[6] = DFFEAS(C2_sampler[6]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][5] is cic_decim:cic_decim_q|pipeline[0][5]
--operation mode is arithmetic

C2_pipeline[0][5]_carry_eqn = C2L544;
C2_pipeline[0][5]_lut_out = C2_differentiator[0][5] $ C2_sampler[5] $ !C2_pipeline[0][5]_carry_eqn;
C2_pipeline[0][5] = DFFEAS(C2_pipeline[0][5]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L546 is cic_decim:cic_decim_q|pipeline[0][5]~2865
--operation mode is arithmetic

C2L546 = CARRY(C2_differentiator[0][5] & (!C2L544 # !C2_sampler[5]) # !C2_differentiator[0][5] & !C2_sampler[5] & !C2L544);


--C2_differentiator[1][5] is cic_decim:cic_decim_q|differentiator[1][5]
--operation mode is normal

C2_differentiator[1][5]_lut_out = C2_pipeline[0][5] & clk_enable;
C2_differentiator[1][5] = DFFEAS(C2_differentiator[1][5]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][4] is cic_decim:cic_decim_q|pipeline[1][4]
--operation mode is arithmetic

C2_pipeline[1][4]_carry_eqn = C2L630;
C2_pipeline[1][4]_lut_out = C2_differentiator[1][4] $ C2_pipeline[0][4] $ C2_pipeline[1][4]_carry_eqn;
C2_pipeline[1][4] = DFFEAS(C2_pipeline[1][4]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L632 is cic_decim:cic_decim_q|pipeline[1][4]~2869
--operation mode is arithmetic

C2L632 = CARRY(C2_differentiator[1][4] & C2_pipeline[0][4] & !C2L630 # !C2_differentiator[1][4] & (C2_pipeline[0][4] # !C2L630));


--C2_differentiator[2][4] is cic_decim:cic_decim_q|differentiator[2][4]
--operation mode is normal

C2_differentiator[2][4]_lut_out = C2_pipeline[1][4] & clk_enable;
C2_differentiator[2][4] = DFFEAS(C2_differentiator[2][4]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][3] is cic_decim:cic_decim_q|pipeline[2][3]
--operation mode is arithmetic

C2_pipeline[2][3]_carry_eqn = C2L716;
C2_pipeline[2][3]_lut_out = C2_differentiator[2][3] $ C2_pipeline[1][3] $ !C2_pipeline[2][3]_carry_eqn;
C2_pipeline[2][3] = DFFEAS(C2_pipeline[2][3]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L718 is cic_decim:cic_decim_q|pipeline[2][3]~2873
--operation mode is arithmetic

C2L718 = CARRY(C2_differentiator[2][3] & (!C2L716 # !C2_pipeline[1][3]) # !C2_differentiator[2][3] & !C2_pipeline[1][3] & !C2L716);


--C2_differentiator[3][3] is cic_decim:cic_decim_q|differentiator[3][3]
--operation mode is normal

C2_differentiator[3][3]_lut_out = C2_pipeline[2][3] & clk_enable;
C2_differentiator[3][3] = DFFEAS(C2_differentiator[3][3]_lut_out, clock, VCC, , C2L760, , , , );


--C2L827 is cic_decim:cic_decim_q|pipeline[3][28]~2878
--operation mode is arithmetic

C2L827 = CARRY(C2_differentiator[3][2] & C2_pipeline[2][2] & !C2L828 # !C2_differentiator[3][2] & (C2_pipeline[2][2] # !C2L828));


--PB10_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[3]
--operation mode is normal

PB10_PHout[3]_lut_out = PB9_PHout[14] & (PB10L141) # !PB9_PHout[14] & PB10L139;
PB10_PHout[3] = DFFEAS(PB10_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L143 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1938
--operation mode is arithmetic

PB11L143_carry_eqn = PB11L150;
PB11L143 = PB10_PHout[2] $ (PB11L143_carry_eqn);

--PB11L144 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1940
--operation mode is arithmetic

PB11L144 = CARRY(!PB11L150 # !PB10_PHout[2]);


--PB11L145 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1943
--operation mode is arithmetic

PB11L145_carry_eqn = PB11L152;
PB11L145 = PB10_PHout[2] $ (!PB11L145_carry_eqn);

--PB11L146 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1945
--operation mode is arithmetic

PB11L146 = CARRY(!PB10_PHout[2] & (!PB11L152));


--PB11_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[1]
--operation mode is normal

PB11_PHout[1]_lut_out = PB10_PHout[14] & (PB11L151) # !PB10_PHout[14] & PB11L149;
PB11_PHout[1] = DFFEAS(PB11_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[0]
--operation mode is normal

PB11_PHout[0]_lut_out = clk_enable & PB10_PHout[0];
PB11_PHout[0] = DFFEAS(PB11_PHout[0]_lut_out, clock, VCC, , , , , , );


--PB10L139 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1942
--operation mode is arithmetic

PB10L139_carry_eqn = PB10L146;
PB10L139 = PB9_PHout[3] $ (PB10L139_carry_eqn);

--PB10L140 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1944
--operation mode is arithmetic

PB10L140 = CARRY(!PB10L146 # !PB9_PHout[3]);


--PB10L141 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1947
--operation mode is arithmetic

PB10L141_carry_eqn = PB10L148;
PB10L141 = PB9_PHout[3] $ (!PB10L141_carry_eqn);

--PB10L142 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1949
--operation mode is arithmetic

PB10L142 = CARRY(!PB9_PHout[3] & (!PB10L148));


--PB6L123 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1958
--operation mode is arithmetic

PB6L123_carry_eqn = PB6L130;
PB6L123 = PB5_PHout[7] $ (!PB6L123_carry_eqn);

--PB6L124 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1960
--operation mode is arithmetic

PB6L124 = CARRY(PB5_PHout[7] & (!PB6L130));


--PB6L125 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1963
--operation mode is arithmetic

PB6L125_carry_eqn = PB6L132;
PB6L125 = PB5_PHout[7] $ (PB6L125_carry_eqn);

--PB6L126 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1965
--operation mode is arithmetic

PB6L126 = CARRY(PB5_PHout[7] # !PB6L132);


--PB6_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[6]
--operation mode is normal

PB6_PHout[6]_lut_out = PB5_PHout[14] & (PB6L131) # !PB5_PHout[14] & PB6L129;
PB6_PHout[6] = DFFEAS(PB6_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[5]
--operation mode is arithmetic

PB7_PHout[5]_carry_eqn = PB7L48;
PB7_PHout[5]_lut_out = PB6_PHout[14] $ PB6_PHout[5] $ !PB7_PHout[5]_carry_eqn;
PB7_PHout[5] = DFFEAS(PB7_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L50 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[5]~247
--operation mode is arithmetic

PB7L50 = CARRY(PB6_PHout[14] & (!PB7L48 # !PB6_PHout[5]) # !PB6_PHout[14] & !PB6_PHout[5] & !PB7L48);


--PB8_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[4]
--operation mode is arithmetic

PB8_PHout[4]_carry_eqn = PB8L46;
PB8_PHout[4]_lut_out = PB7_PHout[4] $ PB7_PHout[14] $ PB8_PHout[4]_carry_eqn;
PB8_PHout[4] = DFFEAS(PB8_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L48 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[4]~251
--operation mode is arithmetic

PB8L48 = CARRY(PB7_PHout[4] & (!PB8L46 # !PB7_PHout[14]) # !PB7_PHout[4] & !PB7_PHout[14] & !PB8L46);


--PB9_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[3]
--operation mode is arithmetic

PB9_PHout[3]_carry_eqn = PB9L44;
PB9_PHout[3]_lut_out = PB8_PHout[3] $ PB8_PHout[14] $ !PB9_PHout[3]_carry_eqn;
PB9_PHout[3] = DFFEAS(PB9_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L46 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[3]~255
--operation mode is arithmetic

PB9L46 = CARRY(PB8_PHout[3] & PB8_PHout[14] & !PB9L44 # !PB8_PHout[3] & (PB8_PHout[14] # !PB9L44));


--PB1_PHout[12] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[12]
--operation mode is normal

PB1_PHout[12]_lut_out = clk_enable & E1_PHstage0[12];
PB1_PHout[12] = DFFEAS(PB1_PHout[12]_lut_out, clock, VCC, , , , , , );


--PB2L76 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1856
--operation mode is arithmetic

PB2L76_carry_eqn = PB2L86;
PB2L76 = PB1_PHout[11] $ (PB2L76_carry_eqn);

--PB2L77 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1858
--operation mode is arithmetic

PB2L77 = CARRY(!PB2L86 # !PB1_PHout[11]);


--PB2L78 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1861
--operation mode is arithmetic

PB2L78_carry_eqn = PB2L88;
PB2L78 = PB1_PHout[11] $ (!PB2L78_carry_eqn);

--PB2L79 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1863
--operation mode is arithmetic

PB2L79 = CARRY(!PB1_PHout[11] & (!PB2L88));


--PB2_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[10]
--operation mode is normal

PB2_PHout[10]_lut_out = PB1_PHout[14] & (PB2L87) # !PB1_PHout[14] & PB2L85;
PB2_PHout[10] = DFFEAS(PB2_PHout[10]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[9]
--operation mode is arithmetic

PB3_PHout[9]_carry_eqn = PB3L54;
PB3_PHout[9]_lut_out = PB2_PHout[14] $ PB2_PHout[9] $ PB3_PHout[9]_carry_eqn;
PB3_PHout[9] = DFFEAS(PB3_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L56 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[9]~231
--operation mode is arithmetic

PB3L56 = CARRY(PB2_PHout[14] & !PB2_PHout[9] & !PB3L54 # !PB2_PHout[14] & (!PB3L54 # !PB2_PHout[9]));


--PB4_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[8]
--operation mode is arithmetic

PB4_PHout[8]_carry_eqn = PB4L54;
PB4_PHout[8]_lut_out = PB3_PHout[8] $ PB3_PHout[14] $ PB4_PHout[8]_carry_eqn;
PB4_PHout[8] = DFFEAS(PB4_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L56 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[8]~235
--operation mode is arithmetic

PB4L56 = CARRY(PB3_PHout[8] & (!PB4L54 # !PB3_PHout[14]) # !PB3_PHout[8] & !PB3_PHout[14] & !PB4L54);


--PB5_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[7]
--operation mode is arithmetic

PB5_PHout[7]_carry_eqn = PB5L52;
PB5_PHout[7]_lut_out = PB4_PHout[7] $ PB4_PHout[14] $ !PB5_PHout[7]_carry_eqn;
PB5_PHout[7] = DFFEAS(PB5_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L54 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[7]~239
--operation mode is arithmetic

PB5L54 = CARRY(PB4_PHout[7] & PB4_PHout[14] & !PB5L52 # !PB4_PHout[7] & (PB4_PHout[14] # !PB5L52));


--PB3L87 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1818
--operation mode is arithmetic

PB3L87 = CARRY(PB2_Iout[15] & !PB2_Iout[13] & !PB3L92 # !PB2_Iout[15] & (!PB3L92 # !PB2_Iout[13]));


--PB3L89 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1823
--operation mode is arithmetic

PB3L89 = CARRY(PB2_Iout[15] & (!PB3L94 # !PB2_Iout[13]) # !PB2_Iout[15] & !PB2_Iout[13] & !PB3L94);


--E1_PHstage0[13] is cordic:rx_cordic|PHstage0[13]
--operation mode is normal

E1_PHstage0[13]_lut_out = F1_phase_out[29] & clk_enable;
E1_PHstage0[13] = DFFEAS(E1_PHstage0[13]_lut_out, clock, VCC, , , , , , );


--F1_phase_out[29] is phase_accumulator:rx_phase_accumulator|phase_out[29]
--operation mode is arithmetic

F1_phase_out[29]_carry_eqn = F1L59;
F1_phase_out[29]_lut_out = F1_phase_out[29] $ (F1_phase_out[29]_carry_eqn);
F1_phase_out[29] = DFFEAS(F1_phase_out[29]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L61 is phase_accumulator:rx_phase_accumulator|phase_out[29]~361
--operation mode is arithmetic

F1L61 = CARRY(!F1L59 # !F1_phase_out[29]);


--E1_Istage0[14] is cordic:rx_cordic|Istage0[14]
--operation mode is arithmetic

E1_Istage0[14]_carry_eqn = E1L29;
E1_Istage0[14]_lut_out = E1L35 $ ADC[14] $ !E1_Istage0[14]_carry_eqn;
E1_Istage0[14] = DFFEAS(E1_Istage0[14]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L31 is cordic:rx_cordic|Istage0[14]~350
--operation mode is arithmetic

E1L31 = CARRY(!E1L29 & (E1L35 $ ADC[14]));


--PB2L80 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1866
--operation mode is normal

PB2L80 = PB1_PHout[14] $ PB1_Iout[15];


--PB1_Iout[14] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[14]
--operation mode is normal

PB1_Iout[14]_lut_out = !E1_PHstage0[14] & E1_Istage0[13];
PB1_Iout[14] = DFFEAS(PB1_Iout[14]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L40 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~188
--operation mode is arithmetic

PB2L40 = CARRY(PB2L89 & !PB1_Iout[13] & !PB2L41 # !PB2L89 & (!PB2L41 # !PB1_Iout[13]));


--PB2L81 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1867
--operation mode is arithmetic

PB2L81_carry_eqn = PB2L91;
PB2L81 = PB1_Iout[13] $ PB1_Iout[14] $ !PB2L81_carry_eqn;

--PB2L82 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1869
--operation mode is arithmetic

PB2L82 = CARRY(PB1_Iout[13] & (PB1_Iout[14] # !PB2L91) # !PB1_Iout[13] & PB1_Iout[14] & !PB2L91);


--PB2L83 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1872
--operation mode is arithmetic

PB2L83_carry_eqn = PB2L93;
PB2L83 = PB1_Iout[13] $ PB1_Iout[14] $ !PB2L83_carry_eqn;

--PB2L84 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1874
--operation mode is arithmetic

PB2L84 = CARRY(PB1_Iout[13] & PB1_Iout[14] & !PB2L93 # !PB1_Iout[13] & (PB1_Iout[14] # !PB2L93));


--PB3L90 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1826
--operation mode is normal

PB3L90 = PB2_PHout[14] $ PB2_Iout[14];


--PB2_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[12]
--operation mode is normal

PB2_Iout[12]_lut_out = PB1_PHout[14] & (PB2L92) # !PB1_PHout[14] & PB2L90;
PB2_Iout[12] = DFFEAS(PB2_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[11]
--operation mode is arithmetic

PB3_Iout[11]_carry_eqn = PB3L24;
PB3_Iout[11]_lut_out = PB3L95 $ PB2_Iout[11] $ !PB3_Iout[11]_carry_eqn;
PB3_Iout[11] = DFFEAS(PB3_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L26 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[11]~268
--operation mode is arithmetic

PB3L26 = CARRY(PB3L95 & (PB2_Iout[11] # !PB3L24) # !PB3L95 & PB2_Iout[11] & !PB3L24);


--PB4L108 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1814
--operation mode is normal

PB4L108 = PB3_PHout[14] $ PB3_Iout[14];


--PB4_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[10]
--operation mode is arithmetic

PB4_Iout[10]_carry_eqn = PB4L22;
PB4_Iout[10]_lut_out = PB4L109 $ PB3_Iout[10] $ PB4_Iout[10]_carry_eqn;
PB4_Iout[10] = DFFEAS(PB4_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L24 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[10]~287
--operation mode is arithmetic

PB4L24 = CARRY(PB4L109 & !PB3_Iout[10] & !PB4L22 # !PB4L109 & (!PB4L22 # !PB3_Iout[10]));


--PB5L111 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1908
--operation mode is normal

PB5L111 = PB4_PHout[14] $ PB4_Qout[14];


--PB5_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[9]
--operation mode is arithmetic

PB5_Iout[9]_carry_eqn = PB5L20;
PB5_Iout[9]_lut_out = PB5L113 $ PB4_Iout[9] $ !PB5_Iout[9]_carry_eqn;
PB5_Iout[9] = DFFEAS(PB5_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L22 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[9]~291
--operation mode is arithmetic

PB5L22 = CARRY(PB5L113 & (PB4_Iout[9] # !PB5L20) # !PB5L113 & PB4_Iout[9] & !PB5L20);


--PB6L127 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1968
--operation mode is normal

PB6L127 = PB5_PHout[14] $ PB5_Qout[14];


--PB6_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[8]
--operation mode is arithmetic

PB6_Iout[8]_carry_eqn = PB6L18;
PB6_Iout[8]_lut_out = PB6L133 $ PB5_Iout[8] $ PB6_Iout[8]_carry_eqn;
PB6_Iout[8] = DFFEAS(PB6_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L20 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[8]~295
--operation mode is arithmetic

PB6L20 = CARRY(PB6L133 & !PB5_Iout[8] & !PB6L18 # !PB6L133 & (!PB6L18 # !PB5_Iout[8]));


--PB7L111 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1880
--operation mode is normal

PB7L111 = PB6_PHout[14] $ PB6_Qout[14];


--PB7_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[7]
--operation mode is arithmetic

PB7_Iout[7]_carry_eqn = PB7L16;
PB7_Iout[7]_lut_out = PB7L113 $ PB6_Iout[7] $ !PB7_Iout[7]_carry_eqn;
PB7_Iout[7] = DFFEAS(PB7_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L18 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[7]~299
--operation mode is arithmetic

PB7L18 = CARRY(PB7L113 & (PB6_Iout[7] # !PB7L16) # !PB7L113 & PB6_Iout[7] & !PB7L16);


--PB8L111 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1866
--operation mode is normal

PB8L111 = PB7_PHout[14] $ PB7_Qout[14];


--PB8_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[6]
--operation mode is arithmetic

PB8_Iout[6]_carry_eqn = PB8L14;
PB8_Iout[6]_lut_out = PB8L113 $ PB7_Iout[6] $ PB8_Iout[6]_carry_eqn;
PB8_Iout[6] = DFFEAS(PB8_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L16 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[6]~303
--operation mode is arithmetic

PB8L16 = CARRY(PB8L113 & !PB7_Iout[6] & !PB8L14 # !PB8L113 & (!PB8L14 # !PB7_Iout[6]));


--PB9L111 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1852
--operation mode is normal

PB9L111 = PB8_PHout[14] $ PB8_Qout[14];


--PB9_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[5]
--operation mode is arithmetic

PB9_Iout[5]_carry_eqn = PB9L12;
PB9_Iout[5]_lut_out = PB9L113 $ PB8_Iout[5] $ !PB9_Iout[5]_carry_eqn;
PB9_Iout[5] = DFFEAS(PB9_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L14 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[5]~309
--operation mode is arithmetic

PB9L14 = CARRY(PB9L113 & (PB8_Iout[5] # !PB9L12) # !PB9L113 & PB8_Iout[5] & !PB9L12);


--PB10L143 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1952
--operation mode is normal

PB10L143 = PB9_PHout[14] $ PB9_Qout[14];


--PB10_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[4]
--operation mode is arithmetic

PB10_Iout[4]_carry_eqn = PB10L10;
PB10_Iout[4]_lut_out = PB10L149 $ PB9_Iout[4] $ PB10_Iout[4]_carry_eqn;
PB10_Iout[4] = DFFEAS(PB10_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L12 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[4]~311
--operation mode is arithmetic

PB10L12 = CARRY(PB10L149 & !PB9_Iout[4] & !PB10L10 # !PB10L149 & (!PB10L10 # !PB9_Iout[4]));


--PB11L147 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1948
--operation mode is normal

PB11L147 = PB10_PHout[14] $ PB10_Qout[14];


--PB11_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[3]
--operation mode is arithmetic

PB11_Iout[3]_carry_eqn = PB11L8;
PB11_Iout[3]_lut_out = PB11L153 $ PB10_Iout[3] $ !PB11_Iout[3]_carry_eqn;
PB11_Iout[3] = DFFEAS(PB11_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L10 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[3]~315
--operation mode is arithmetic

PB11L10 = CARRY(PB11L153 & (PB10_Iout[3] # !PB11L8) # !PB11L153 & PB10_Iout[3] & !PB11L8);


--PB12L111 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1810
--operation mode is normal

PB12L111 = PB11_PHout[14] $ PB11_Qout[14];


--PB12_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]
--operation mode is arithmetic

PB12_Iout[2]_carry_eqn = PB12L6;
PB12_Iout[2]_lut_out = PB12L113 $ PB11_Iout[2] $ PB12_Iout[2]_carry_eqn;
PB12_Iout[2] = DFFEAS(PB12_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L8 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]~319
--operation mode is arithmetic

PB12L8 = CARRY(PB12L113 & !PB11_Iout[2] & !PB12L6 # !PB12L113 & (!PB12L6 # !PB11_Iout[2]));


--PB13L111 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1796
--operation mode is normal

PB13L111 = PB12_PHout[14] $ PB12_Qout[14];


--PB13_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[1]
--operation mode is arithmetic

PB13_Iout[1]_carry_eqn = PB13L3;
PB13_Iout[1]_lut_out = PB13L113 $ PB12_Iout[1] $ !PB13_Iout[1]_carry_eqn;
PB13_Iout[1] = DFFEAS(PB13_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L6 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[1]~323
--operation mode is arithmetic

PB13L6 = CARRY(PB13L113 & (PB12_Iout[1] # !PB13L3) # !PB13L113 & PB12_Iout[1] & !PB13L3);


--PB14L111 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1782
--operation mode is normal

PB14L111 = PB13_PHout[14] $ PB13_Qout[14];


--PB14_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[0]
--operation mode is arithmetic

PB14_Iout[0]_carry_eqn = PB14L4;
PB14_Iout[0]_lut_out = PB14L113 $ PB13_Iout[0] $ PB14_Iout[0]_carry_eqn;
PB14_Iout[0] = DFFEAS(PB14_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L3 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[0]~327
--operation mode is arithmetic

PB14L3 = CARRY(PB14L113 & !PB13_Iout[0] & !PB14L4 # !PB14L113 & (!PB14L4 # !PB13_Iout[0]));


--PB15L100 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1803
--operation mode is normal

PB15L100 = PB14_PHout[14] $ PB14_Qout[14];


--PB15L4 is cordic:rx_cordic|cordic_stage:cordic_stage14|Iout[0]~332
--operation mode is arithmetic

PB15L4 = CARRY(PB14_PHout[14]);


--PB4_Qout[10] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[10]
--operation mode is arithmetic

PB4_Qout[10]_carry_eqn = PB4L89;
PB4_Qout[10]_lut_out = PB4L109 $ PB3_Iout[10] $ PB4_Qout[10]_carry_eqn;
PB4_Qout[10] = DFFEAS(PB4_Qout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L91 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[10]~287
--operation mode is arithmetic

PB4L91 = CARRY(PB4L109 & !PB3_Iout[10] & !PB4L89 # !PB4L109 & (!PB4L89 # !PB3_Iout[10]));


--PB5L112 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1909
--operation mode is normal

PB5L112 = PB4_PHout[14] $ PB4_Iout[14];


--PB5_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[9]
--operation mode is arithmetic

PB5_Qout[9]_carry_eqn = PB5L87;
PB5_Qout[9]_lut_out = PB5L114 $ PB4_Qout[9] $ !PB5_Qout[9]_carry_eqn;
PB5_Qout[9] = DFFEAS(PB5_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L89 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[9]~291
--operation mode is arithmetic

PB5L89 = CARRY(PB5L114 & (PB4_Qout[9] # !PB5L87) # !PB5L114 & PB4_Qout[9] & !PB5L87);


--PB6L128 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1969
--operation mode is normal

PB6L128 = PB5_PHout[14] $ PB5_Iout[14];


--PB6_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[8]
--operation mode is arithmetic

PB6_Qout[8]_carry_eqn = PB6L71;
PB6_Qout[8]_lut_out = PB6L134 $ PB5_Qout[8] $ PB6_Qout[8]_carry_eqn;
PB6_Qout[8] = DFFEAS(PB6_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L73 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[8]~295
--operation mode is arithmetic

PB6L73 = CARRY(PB6L134 & !PB5_Qout[8] & !PB6L71 # !PB6L134 & (!PB6L71 # !PB5_Qout[8]));


--PB7L112 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1881
--operation mode is normal

PB7L112 = PB6_PHout[14] $ PB6_Iout[14];


--PB7_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[7]
--operation mode is arithmetic

PB7_Qout[7]_carry_eqn = PB7L83;
PB7_Qout[7]_lut_out = PB7L114 $ PB6_Qout[7] $ !PB7_Qout[7]_carry_eqn;
PB7_Qout[7] = DFFEAS(PB7_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L85 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[7]~299
--operation mode is arithmetic

PB7L85 = CARRY(PB7L114 & (PB6_Qout[7] # !PB7L83) # !PB7L114 & PB6_Qout[7] & !PB7L83);


--PB8L112 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1867
--operation mode is normal

PB8L112 = PB7_PHout[14] $ PB7_Iout[14];


--PB8_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[6]
--operation mode is arithmetic

PB8_Qout[6]_carry_eqn = PB8L81;
PB8_Qout[6]_lut_out = PB8L114 $ PB7_Qout[6] $ PB8_Qout[6]_carry_eqn;
PB8_Qout[6] = DFFEAS(PB8_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L83 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[6]~303
--operation mode is arithmetic

PB8L83 = CARRY(PB8L114 & !PB7_Qout[6] & !PB8L81 # !PB8L114 & (!PB8L81 # !PB7_Qout[6]));


--PB9L112 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1853
--operation mode is normal

PB9L112 = PB8_PHout[14] $ PB8_Iout[14];


--PB9_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[5]
--operation mode is arithmetic

PB9_Qout[5]_carry_eqn = PB9L79;
PB9_Qout[5]_lut_out = PB9L114 $ PB8_Qout[5] $ !PB9_Qout[5]_carry_eqn;
PB9_Qout[5] = DFFEAS(PB9_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L81 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[5]~307
--operation mode is arithmetic

PB9L81 = CARRY(PB9L114 & (PB8_Qout[5] # !PB9L79) # !PB9L114 & PB8_Qout[5] & !PB9L79);


--PB10L144 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1953
--operation mode is normal

PB10L144 = PB9_PHout[14] $ PB9_Iout[14];


--PB10_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[4]
--operation mode is arithmetic

PB10_Qout[4]_carry_eqn = PB10L63;
PB10_Qout[4]_lut_out = PB10L150 $ PB9_Qout[4] $ PB10_Qout[4]_carry_eqn;
PB10_Qout[4] = DFFEAS(PB10_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L65 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[4]~311
--operation mode is arithmetic

PB10L65 = CARRY(PB10L150 & !PB9_Qout[4] & !PB10L63 # !PB10L150 & (!PB10L63 # !PB9_Qout[4]));


--PB11L148 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1949
--operation mode is normal

PB11L148 = PB10_PHout[14] $ PB10_Iout[14];


--PB11_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[3]
--operation mode is arithmetic

PB11_Qout[3]_carry_eqn = PB11L61;
PB11_Qout[3]_lut_out = PB11L154 $ PB10_Qout[3] $ !PB11_Qout[3]_carry_eqn;
PB11_Qout[3] = DFFEAS(PB11_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L63 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[3]~315
--operation mode is arithmetic

PB11L63 = CARRY(PB11L154 & (PB10_Qout[3] # !PB11L61) # !PB11L154 & PB10_Qout[3] & !PB11L61);


--PB12L112 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1811
--operation mode is normal

PB12L112 = PB11_PHout[14] $ PB11_Iout[14];


--PB12_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]
--operation mode is arithmetic

PB12_Qout[2]_carry_eqn = PB12L73;
PB12_Qout[2]_lut_out = PB12L114 $ PB11_Qout[2] $ PB12_Qout[2]_carry_eqn;
PB12_Qout[2] = DFFEAS(PB12_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L75 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]~319
--operation mode is arithmetic

PB12L75 = CARRY(PB12L114 & !PB11_Qout[2] & !PB12L73 # !PB12L114 & (!PB12L73 # !PB11_Qout[2]));


--PB13L112 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1797
--operation mode is normal

PB13L112 = PB12_PHout[14] $ PB12_Iout[14];


--PB13_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[1]
--operation mode is arithmetic

PB13_Qout[1]_carry_eqn = PB13L70;
PB13_Qout[1]_lut_out = PB13L114 $ PB12_Qout[1] $ !PB13_Qout[1]_carry_eqn;
PB13_Qout[1] = DFFEAS(PB13_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L73 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[1]~323
--operation mode is arithmetic

PB13L73 = CARRY(PB13L114 & (PB12_Qout[1] # !PB13L70) # !PB13L114 & PB12_Qout[1] & !PB13L70);


--PB14L112 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1783
--operation mode is normal

PB14L112 = PB13_PHout[14] $ PB13_Iout[14];


--PB14_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[0]
--operation mode is arithmetic

PB14_Qout[0]_carry_eqn = PB14L71;
PB14_Qout[0]_lut_out = PB14L114 $ PB13_Qout[0] $ PB14_Qout[0]_carry_eqn;
PB14_Qout[0] = DFFEAS(PB14_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB14L70 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[0]~327
--operation mode is arithmetic

PB14L70 = CARRY(PB14L114 & !PB13_Qout[0] & !PB14L71 # !PB14L114 & (!PB14L71 # !PB13_Qout[0]));


--PB15L101 is cordic:rx_cordic|cordic_stage:cordic_stage14|add~1804
--operation mode is normal

PB15L101 = PB14_PHout[14] $ PB14_Iout[14];


--PB15L57 is cordic:rx_cordic|cordic_stage:cordic_stage14|Qout[0]~332
--operation mode is arithmetic

PB15L57 = CARRY(PB14_PHout[14]);


--C1_integrator[0][9] is cic_decim:cic_decim_i|integrator[0][9]
--operation mode is arithmetic

C1_integrator[0][9]_carry_eqn = C1L199;
C1_integrator[0][9]_lut_out = C1_integrator[0][9] $ PB16_Iout[10] $ C1_integrator[0][9]_carry_eqn;
C1_integrator[0][9] = DFFEAS(C1_integrator[0][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L201 is cic_decim:cic_decim_i|integrator[0][9]~3065
--operation mode is arithmetic

C1L201 = CARRY(C1_integrator[0][9] & !PB16_Iout[10] & !C1L199 # !C1_integrator[0][9] & (!C1L199 # !PB16_Iout[10]));


--C1_integrator[1][8] is cic_decim:cic_decim_i|integrator[1][8]
--operation mode is arithmetic

C1_integrator[1][8]_carry_eqn = C1L285;
C1_integrator[1][8]_lut_out = C1_integrator[1][8] $ C1_integrator[0][8] $ !C1_integrator[1][8]_carry_eqn;
C1_integrator[1][8] = DFFEAS(C1_integrator[1][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L287 is cic_decim:cic_decim_i|integrator[1][8]~3069
--operation mode is arithmetic

C1L287 = CARRY(C1_integrator[1][8] & (C1_integrator[0][8] # !C1L285) # !C1_integrator[1][8] & C1_integrator[0][8] & !C1L285);


--C1_integrator[2][7] is cic_decim:cic_decim_i|integrator[2][7]
--operation mode is arithmetic

C1_integrator[2][7]_carry_eqn = C1L371;
C1_integrator[2][7]_lut_out = C1_integrator[2][7] $ C1_integrator[1][7] $ C1_integrator[2][7]_carry_eqn;
C1_integrator[2][7] = DFFEAS(C1_integrator[2][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L373 is cic_decim:cic_decim_i|integrator[2][7]~3073
--operation mode is arithmetic

C1L373 = CARRY(C1_integrator[2][7] & !C1_integrator[1][7] & !C1L371 # !C1_integrator[2][7] & (!C1L371 # !C1_integrator[1][7]));


--C1_integrator[3][6] is cic_decim:cic_decim_i|integrator[3][6]
--operation mode is arithmetic

C1_integrator[3][6]_carry_eqn = C1L457;
C1_integrator[3][6]_lut_out = C1_integrator[3][6] $ C1_integrator[2][6] $ !C1_integrator[3][6]_carry_eqn;
C1_integrator[3][6] = DFFEAS(C1_integrator[3][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L459 is cic_decim:cic_decim_i|integrator[3][6]~3077
--operation mode is arithmetic

C1L459 = CARRY(C1_integrator[3][6] & (C1_integrator[2][6] # !C1L457) # !C1_integrator[3][6] & C1_integrator[2][6] & !C1L457);


--C1_differentiator[0][5] is cic_decim:cic_decim_i|differentiator[0][5]
--operation mode is normal

C1_differentiator[0][5]_lut_out = clk_enable & C1_sampler[5];
C1_differentiator[0][5] = DFFEAS(C1_differentiator[0][5]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[5] is cic_decim:cic_decim_i|sampler[5]
--operation mode is normal

C1_sampler[5]_lut_out = C1_integrator[3][5] & clk_enable;
C1_sampler[5] = DFFEAS(C1_sampler[5]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][4] is cic_decim:cic_decim_i|pipeline[0][4]
--operation mode is arithmetic

C1_pipeline[0][4]_carry_eqn = C1L541;
C1_pipeline[0][4]_lut_out = C1_differentiator[0][4] $ C1_sampler[4] $ C1_pipeline[0][4]_carry_eqn;
C1_pipeline[0][4] = DFFEAS(C1_pipeline[0][4]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L543 is cic_decim:cic_decim_i|pipeline[0][4]~2867
--operation mode is arithmetic

C1L543 = CARRY(C1_differentiator[0][4] & C1_sampler[4] & !C1L541 # !C1_differentiator[0][4] & (C1_sampler[4] # !C1L541));


--C1_differentiator[1][4] is cic_decim:cic_decim_i|differentiator[1][4]
--operation mode is normal

C1_differentiator[1][4]_lut_out = C1_pipeline[0][4] & clk_enable;
C1_differentiator[1][4] = DFFEAS(C1_differentiator[1][4]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][3] is cic_decim:cic_decim_i|pipeline[1][3]
--operation mode is arithmetic

C1_pipeline[1][3]_carry_eqn = C1L627;
C1_pipeline[1][3]_lut_out = C1_differentiator[1][3] $ C1_pipeline[0][3] $ !C1_pipeline[1][3]_carry_eqn;
C1_pipeline[1][3] = DFFEAS(C1_pipeline[1][3]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L629 is cic_decim:cic_decim_i|pipeline[1][3]~2871
--operation mode is arithmetic

C1L629 = CARRY(C1_differentiator[1][3] & (!C1L627 # !C1_pipeline[0][3]) # !C1_differentiator[1][3] & !C1_pipeline[0][3] & !C1L627);


--C1_differentiator[2][3] is cic_decim:cic_decim_i|differentiator[2][3]
--operation mode is normal

C1_differentiator[2][3]_lut_out = C1_pipeline[1][3] & clk_enable;
C1_differentiator[2][3] = DFFEAS(C1_differentiator[2][3]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][2] is cic_decim:cic_decim_i|pipeline[2][2]
--operation mode is arithmetic

C1_pipeline[2][2]_carry_eqn = C1L713;
C1_pipeline[2][2]_lut_out = C1_differentiator[2][2] $ C1_pipeline[1][2] $ C1_pipeline[2][2]_carry_eqn;
C1_pipeline[2][2] = DFFEAS(C1_pipeline[2][2]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L715 is cic_decim:cic_decim_i|pipeline[2][2]~2875
--operation mode is arithmetic

C1L715 = CARRY(C1_differentiator[2][2] & C1_pipeline[1][2] & !C1L713 # !C1_differentiator[2][2] & (C1_pipeline[1][2] # !C1L713));


--C1_differentiator[3][2] is cic_decim:cic_decim_i|differentiator[3][2]
--operation mode is normal

C1_differentiator[3][2]_lut_out = C1_pipeline[2][2] & clk_enable;
C1_differentiator[3][2] = DFFEAS(C1_differentiator[3][2]_lut_out, clock, VCC, , C2L760, , , , );


--C1L826 is cic_decim:cic_decim_i|pipeline[3][28]~2880
--operation mode is arithmetic

C1L826 = CARRY(C1_differentiator[3][1] & (!C1L827 # !C1_pipeline[2][1]) # !C1_differentiator[3][1] & !C1_pipeline[2][1] & !C1L827);


--C2_integrator[0][9] is cic_decim:cic_decim_q|integrator[0][9]
--operation mode is arithmetic

C2_integrator[0][9]_carry_eqn = C2L199;
C2_integrator[0][9]_lut_out = C2_integrator[0][9] $ PB16_Qout[10] $ C2_integrator[0][9]_carry_eqn;
C2_integrator[0][9] = DFFEAS(C2_integrator[0][9]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L201 is cic_decim:cic_decim_q|integrator[0][9]~3080
--operation mode is arithmetic

C2L201 = CARRY(C2_integrator[0][9] & !PB16_Qout[10] & !C2L199 # !C2_integrator[0][9] & (!C2L199 # !PB16_Qout[10]));


--C2_integrator[1][8] is cic_decim:cic_decim_q|integrator[1][8]
--operation mode is arithmetic

C2_integrator[1][8]_carry_eqn = C2L285;
C2_integrator[1][8]_lut_out = C2_integrator[1][8] $ C2_integrator[0][8] $ !C2_integrator[1][8]_carry_eqn;
C2_integrator[1][8] = DFFEAS(C2_integrator[1][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L287 is cic_decim:cic_decim_q|integrator[1][8]~3084
--operation mode is arithmetic

C2L287 = CARRY(C2_integrator[1][8] & (C2_integrator[0][8] # !C2L285) # !C2_integrator[1][8] & C2_integrator[0][8] & !C2L285);


--C2_integrator[2][7] is cic_decim:cic_decim_q|integrator[2][7]
--operation mode is arithmetic

C2_integrator[2][7]_carry_eqn = C2L371;
C2_integrator[2][7]_lut_out = C2_integrator[2][7] $ C2_integrator[1][7] $ C2_integrator[2][7]_carry_eqn;
C2_integrator[2][7] = DFFEAS(C2_integrator[2][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L373 is cic_decim:cic_decim_q|integrator[2][7]~3088
--operation mode is arithmetic

C2L373 = CARRY(C2_integrator[2][7] & !C2_integrator[1][7] & !C2L371 # !C2_integrator[2][7] & (!C2L371 # !C2_integrator[1][7]));


--C2_integrator[3][6] is cic_decim:cic_decim_q|integrator[3][6]
--operation mode is arithmetic

C2_integrator[3][6]_carry_eqn = C2L458;
C2_integrator[3][6]_lut_out = C2_integrator[3][6] $ C2_integrator[2][6] $ !C2_integrator[3][6]_carry_eqn;
C2_integrator[3][6] = DFFEAS(C2_integrator[3][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L460 is cic_decim:cic_decim_q|integrator[3][6]~3092
--operation mode is arithmetic

C2L460 = CARRY(C2_integrator[3][6] & (C2_integrator[2][6] # !C2L458) # !C2_integrator[3][6] & C2_integrator[2][6] & !C2L458);


--C2_differentiator[0][5] is cic_decim:cic_decim_q|differentiator[0][5]
--operation mode is normal

C2_differentiator[0][5]_lut_out = clk_enable & C2_sampler[5];
C2_differentiator[0][5] = DFFEAS(C2_differentiator[0][5]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[5] is cic_decim:cic_decim_q|sampler[5]
--operation mode is normal

C2_sampler[5]_lut_out = C2_integrator[3][5] & clk_enable;
C2_sampler[5] = DFFEAS(C2_sampler[5]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][4] is cic_decim:cic_decim_q|pipeline[0][4]
--operation mode is arithmetic

C2_pipeline[0][4]_carry_eqn = C2L542;
C2_pipeline[0][4]_lut_out = C2_differentiator[0][4] $ C2_sampler[4] $ C2_pipeline[0][4]_carry_eqn;
C2_pipeline[0][4] = DFFEAS(C2_pipeline[0][4]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L544 is cic_decim:cic_decim_q|pipeline[0][4]~2882
--operation mode is arithmetic

C2L544 = CARRY(C2_differentiator[0][4] & C2_sampler[4] & !C2L542 # !C2_differentiator[0][4] & (C2_sampler[4] # !C2L542));


--C2_differentiator[1][4] is cic_decim:cic_decim_q|differentiator[1][4]
--operation mode is normal

C2_differentiator[1][4]_lut_out = C2_pipeline[0][4] & clk_enable;
C2_differentiator[1][4] = DFFEAS(C2_differentiator[1][4]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][3] is cic_decim:cic_decim_q|pipeline[1][3]
--operation mode is arithmetic

C2_pipeline[1][3]_carry_eqn = C2L628;
C2_pipeline[1][3]_lut_out = C2_differentiator[1][3] $ C2_pipeline[0][3] $ !C2_pipeline[1][3]_carry_eqn;
C2_pipeline[1][3] = DFFEAS(C2_pipeline[1][3]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L630 is cic_decim:cic_decim_q|pipeline[1][3]~2886
--operation mode is arithmetic

C2L630 = CARRY(C2_differentiator[1][3] & (!C2L628 # !C2_pipeline[0][3]) # !C2_differentiator[1][3] & !C2_pipeline[0][3] & !C2L628);


--C2_differentiator[2][3] is cic_decim:cic_decim_q|differentiator[2][3]
--operation mode is normal

C2_differentiator[2][3]_lut_out = C2_pipeline[1][3] & clk_enable;
C2_differentiator[2][3] = DFFEAS(C2_differentiator[2][3]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][2] is cic_decim:cic_decim_q|pipeline[2][2]
--operation mode is arithmetic

C2_pipeline[2][2]_carry_eqn = C2L714;
C2_pipeline[2][2]_lut_out = C2_differentiator[2][2] $ C2_pipeline[1][2] $ C2_pipeline[2][2]_carry_eqn;
C2_pipeline[2][2] = DFFEAS(C2_pipeline[2][2]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L716 is cic_decim:cic_decim_q|pipeline[2][2]~2890
--operation mode is arithmetic

C2L716 = CARRY(C2_differentiator[2][2] & C2_pipeline[1][2] & !C2L714 # !C2_differentiator[2][2] & (C2_pipeline[1][2] # !C2L714));


--C2_differentiator[3][2] is cic_decim:cic_decim_q|differentiator[3][2]
--operation mode is normal

C2_differentiator[3][2]_lut_out = C2_pipeline[2][2] & clk_enable;
C2_differentiator[3][2] = DFFEAS(C2_differentiator[3][2]_lut_out, clock, VCC, , C2L760, , , , );


--C2L828 is cic_decim:cic_decim_q|pipeline[3][28]~2895
--operation mode is arithmetic

C2L828 = CARRY(C2_differentiator[3][1] & (!C2L829 # !C2_pipeline[2][1]) # !C2_differentiator[3][1] & !C2_pipeline[2][1] & !C2L829);


--PB10_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[2]
--operation mode is normal

PB10_PHout[2]_lut_out = PB9_PHout[14] & (PB10L147) # !PB9_PHout[14] & PB10L145;
PB10_PHout[2] = DFFEAS(PB10_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB11L149 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1950
--operation mode is arithmetic

PB11L149 = !PB10_PHout[1];

--PB11L150 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1952
--operation mode is arithmetic

PB11L150 = CARRY(PB10_PHout[1]);


--PB11L151 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1955
--operation mode is arithmetic

PB11L151 = !PB10_PHout[1];

--PB11L152 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1957
--operation mode is arithmetic

PB11L152 = CARRY(PB10_PHout[1]);


--PB10_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[0]
--operation mode is normal

PB10_PHout[0]_lut_out = PB9_PHout[0] & clk_enable;
PB10_PHout[0] = DFFEAS(PB10_PHout[0]_lut_out, clock, VCC, , , , , , );


--PB10L145 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1954
--operation mode is arithmetic

PB10L145 = !PB9_PHout[2];

--PB10L146 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1956
--operation mode is arithmetic

PB10L146 = CARRY(PB9_PHout[2]);


--PB10L147 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1959
--operation mode is arithmetic

PB10L147 = !PB9_PHout[2];

--PB10L148 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1961
--operation mode is arithmetic

PB10L148 = CARRY(PB9_PHout[2]);


--PB6L129 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1970
--operation mode is arithmetic

PB6L129_carry_eqn = PB6L136;
PB6L129 = PB5_PHout[6] $ (!PB6L129_carry_eqn);

--PB6L130 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1972
--operation mode is arithmetic

PB6L130 = CARRY(!PB5_PHout[6] & (!PB6L136));


--PB6L131 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1975
--operation mode is arithmetic

PB6L131_carry_eqn = PB6L138;
PB6L131 = PB5_PHout[6] $ (PB6L131_carry_eqn);

--PB6L132 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1977
--operation mode is arithmetic

PB6L132 = CARRY(!PB6L138 # !PB5_PHout[6]);


--PB6_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[5]
--operation mode is normal

PB6_PHout[5]_lut_out = PB5_PHout[14] & (PB6L137) # !PB5_PHout[14] & PB6L135;
PB6_PHout[5] = DFFEAS(PB6_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[4]
--operation mode is arithmetic

PB7_PHout[4]_carry_eqn = PB7L46;
PB7_PHout[4]_lut_out = PB6_PHout[14] $ PB6_PHout[4] $ !PB7_PHout[4]_carry_eqn;
PB7_PHout[4] = DFFEAS(PB7_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L48 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[4]~251
--operation mode is arithmetic

PB7L48 = CARRY(PB6_PHout[14] & (PB6_PHout[4] # !PB7L46) # !PB6_PHout[14] & PB6_PHout[4] & !PB7L46);


--PB8_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[3]
--operation mode is arithmetic

PB8_PHout[3]_carry_eqn = PB8L44;
PB8_PHout[3]_lut_out = PB7_PHout[3] $ PB7_PHout[14] $ PB8_PHout[3]_carry_eqn;
PB8_PHout[3] = DFFEAS(PB8_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L46 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[3]~255
--operation mode is arithmetic

PB8L46 = CARRY(PB7_PHout[3] & !PB7_PHout[14] & !PB8L44 # !PB7_PHout[3] & (!PB8L44 # !PB7_PHout[14]));


--PB9_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[2]
--operation mode is arithmetic

PB9_PHout[2]_carry_eqn = PB9L42;
PB9_PHout[2]_lut_out = PB8_PHout[2] $ PB8_PHout[14] $ !PB9_PHout[2]_carry_eqn;
PB9_PHout[2] = DFFEAS(PB9_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L44 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[2]~259
--operation mode is arithmetic

PB9L44 = CARRY(PB8_PHout[2] & (PB8_PHout[14] # !PB9L42) # !PB8_PHout[2] & PB8_PHout[14] & !PB9L42);


--E1_PHstage0[12] is cordic:rx_cordic|PHstage0[12]
--operation mode is normal

E1_PHstage0[12]_lut_out = F1_phase_out[28] & clk_enable;
E1_PHstage0[12] = DFFEAS(E1_PHstage0[12]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[11] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[11]
--operation mode is normal

PB1_PHout[11]_lut_out = clk_enable & E1_PHstage0[11];
PB1_PHout[11] = DFFEAS(PB1_PHout[11]_lut_out, clock, VCC, , , , , , );


--PB2L85 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1877
--operation mode is arithmetic

PB2L85_carry_eqn = PB2L95;
PB2L85 = PB1_PHout[10] $ (!PB2L85_carry_eqn);

--PB2L86 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1879
--operation mode is arithmetic

PB2L86 = CARRY(PB1_PHout[10] & (!PB2L95));


--PB2L87 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1882
--operation mode is arithmetic

PB2L87_carry_eqn = PB2L97;
PB2L87 = PB1_PHout[10] $ (PB2L87_carry_eqn);

--PB2L88 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1884
--operation mode is arithmetic

PB2L88 = CARRY(PB1_PHout[10] # !PB2L97);


--PB2_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[9]
--operation mode is normal

PB2_PHout[9]_lut_out = PB1_PHout[14] & (PB2L96) # !PB1_PHout[14] & PB2L94;
PB2_PHout[9] = DFFEAS(PB2_PHout[9]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[8]
--operation mode is arithmetic

PB3_PHout[8]_carry_eqn = PB3L52;
PB3_PHout[8]_lut_out = PB2_PHout[14] $ PB2_PHout[8] $ PB3_PHout[8]_carry_eqn;
PB3_PHout[8] = DFFEAS(PB3_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L54 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[8]~235
--operation mode is arithmetic

PB3L54 = CARRY(PB2_PHout[14] & PB2_PHout[8] & !PB3L52 # !PB2_PHout[14] & (PB2_PHout[8] # !PB3L52));


--PB4_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[7]
--operation mode is arithmetic

PB4_PHout[7]_carry_eqn = PB4L52;
PB4_PHout[7]_lut_out = PB3_PHout[7] $ PB3_PHout[14] $ PB4_PHout[7]_carry_eqn;
PB4_PHout[7] = DFFEAS(PB4_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L54 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[7]~239
--operation mode is arithmetic

PB4L54 = CARRY(PB3_PHout[7] & !PB3_PHout[14] & !PB4L52 # !PB3_PHout[7] & (!PB4L52 # !PB3_PHout[14]));


--PB5_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[6]
--operation mode is arithmetic

PB5_PHout[6]_carry_eqn = PB5L50;
PB5_PHout[6]_lut_out = PB4_PHout[6] $ PB4_PHout[14] $ !PB5_PHout[6]_carry_eqn;
PB5_PHout[6] = DFFEAS(PB5_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L52 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[6]~243
--operation mode is arithmetic

PB5L52 = CARRY(PB4_PHout[6] & (PB4_PHout[14] # !PB5L50) # !PB4_PHout[6] & PB4_PHout[14] & !PB5L50);


--PB3L92 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1829
--operation mode is arithmetic

PB3L92 = CARRY(PB2_Iout[14] & (PB2_Iout[12] # !PB3L97) # !PB2_Iout[14] & PB2_Iout[12] & !PB3L97);


--PB3L94 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1834
--operation mode is arithmetic

PB3L94 = CARRY(PB2_Iout[14] & PB2_Iout[12] & !PB3L99 # !PB2_Iout[14] & (PB2_Iout[12] # !PB3L99));


--F1_phase_out[28] is phase_accumulator:rx_phase_accumulator|phase_out[28]
--operation mode is arithmetic

F1_phase_out[28]_carry_eqn = F1L57;
F1_phase_out[28]_lut_out = F1_phase_out[28] $ (!F1_phase_out[28]_carry_eqn);
F1_phase_out[28] = DFFEAS(F1_phase_out[28]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L59 is phase_accumulator:rx_phase_accumulator|phase_out[28]~365
--operation mode is arithmetic

F1L59 = CARRY(F1_phase_out[28] & (!F1L57));


--E1_Istage0[13] is cordic:rx_cordic|Istage0[13]
--operation mode is arithmetic

E1_Istage0[13]_carry_eqn = E1L27;
E1_Istage0[13]_lut_out = E1L35 $ ADC[13] $ E1_Istage0[13]_carry_eqn;
E1_Istage0[13] = DFFEAS(E1_Istage0[13]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L29 is cordic:rx_cordic|Istage0[13]~354
--operation mode is arithmetic

E1L29 = CARRY(E1L35 $ !ADC[13] # !E1L27);


--PB2L89 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1887
--operation mode is normal

PB2L89 = PB1_PHout[14] $ PB1_Iout[14];


--PB1_Iout[13] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[13]
--operation mode is normal

PB1_Iout[13]_lut_out = !E1_PHstage0[14] & E1_Istage0[12];
PB1_Iout[13] = DFFEAS(PB1_Iout[13]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L41 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~193
--operation mode is arithmetic

PB2L41 = CARRY(PB2L98 & (PB1_Iout[12] # !PB2L42) # !PB2L98 & PB1_Iout[12] & !PB2L42);


--PB2L90 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1888
--operation mode is arithmetic

PB2L90_carry_eqn = PB2L100;
PB2L90 = PB1_Iout[13] $ PB1_Iout[12] $ PB2L90_carry_eqn;

--PB2L91 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1890
--operation mode is arithmetic

PB2L91 = CARRY(PB1_Iout[13] & !PB1_Iout[12] & !PB2L100 # !PB1_Iout[13] & (!PB2L100 # !PB1_Iout[12]));


--PB2L92 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1893
--operation mode is arithmetic

PB2L92_carry_eqn = PB2L102;
PB2L92 = PB1_Iout[13] $ PB1_Iout[12] $ PB2L92_carry_eqn;

--PB2L93 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1895
--operation mode is arithmetic

PB2L93 = CARRY(PB1_Iout[13] & PB1_Iout[12] & !PB2L102 # !PB1_Iout[13] & (PB1_Iout[12] # !PB2L102));


--PB3L95 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1837
--operation mode is normal

PB3L95 = PB2_PHout[14] $ PB2_Iout[13];


--PB2_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[11]
--operation mode is normal

PB2_Iout[11]_lut_out = PB1_PHout[14] & (PB2L101) # !PB1_PHout[14] & PB2L99;
PB2_Iout[11] = DFFEAS(PB2_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[10]
--operation mode is arithmetic

PB3_Iout[10]_carry_eqn = PB3L22;
PB3_Iout[10]_lut_out = PB3L100 $ PB2_Iout[10] $ PB3_Iout[10]_carry_eqn;
PB3_Iout[10] = DFFEAS(PB3_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L24 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[10]~272
--operation mode is arithmetic

PB3L24 = CARRY(PB3L100 & !PB2_Iout[10] & !PB3L22 # !PB3L100 & (!PB3L22 # !PB2_Iout[10]));


--PB4L109 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1815
--operation mode is normal

PB4L109 = PB3_PHout[14] $ PB3_Iout[13];


--PB4_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[9]
--operation mode is arithmetic

PB4_Iout[9]_carry_eqn = PB4L20;
PB4_Iout[9]_lut_out = PB4L110 $ PB3_Iout[9] $ !PB4_Iout[9]_carry_eqn;
PB4_Iout[9] = DFFEAS(PB4_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L22 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[9]~291
--operation mode is arithmetic

PB4L22 = CARRY(PB4L110 & (PB3_Iout[9] # !PB4L20) # !PB4L110 & PB3_Iout[9] & !PB4L20);


--PB5L113 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1910
--operation mode is normal

PB5L113 = PB4_PHout[14] $ PB4_Qout[13];


--PB5_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[8]
--operation mode is arithmetic

PB5_Iout[8]_carry_eqn = PB5L18;
PB5_Iout[8]_lut_out = PB5L115 $ PB4_Iout[8] $ PB5_Iout[8]_carry_eqn;
PB5_Iout[8] = DFFEAS(PB5_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L20 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[8]~295
--operation mode is arithmetic

PB5L20 = CARRY(PB5L115 & !PB4_Iout[8] & !PB5L18 # !PB5L115 & (!PB5L18 # !PB4_Iout[8]));


--PB6L133 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1980
--operation mode is normal

PB6L133 = PB5_PHout[14] $ PB5_Qout[13];


--PB6_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[7]
--operation mode is arithmetic

PB6_Iout[7]_carry_eqn = PB6L16;
PB6_Iout[7]_lut_out = PB6L139 $ PB5_Iout[7] $ !PB6_Iout[7]_carry_eqn;
PB6_Iout[7] = DFFEAS(PB6_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L18 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[7]~299
--operation mode is arithmetic

PB6L18 = CARRY(PB6L139 & (PB5_Iout[7] # !PB6L16) # !PB6L139 & PB5_Iout[7] & !PB6L16);


--PB7L113 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1882
--operation mode is normal

PB7L113 = PB6_PHout[14] $ PB6_Qout[13];


--PB7_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[6]
--operation mode is arithmetic

PB7_Iout[6]_carry_eqn = PB7L14;
PB7_Iout[6]_lut_out = PB7L115 $ PB6_Iout[6] $ PB7_Iout[6]_carry_eqn;
PB7_Iout[6] = DFFEAS(PB7_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L16 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[6]~303
--operation mode is arithmetic

PB7L16 = CARRY(PB7L115 & !PB6_Iout[6] & !PB7L14 # !PB7L115 & (!PB7L14 # !PB6_Iout[6]));


--PB8L113 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1868
--operation mode is normal

PB8L113 = PB7_PHout[14] $ PB7_Qout[13];


--PB8_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[5]
--operation mode is arithmetic

PB8_Iout[5]_carry_eqn = PB8L12;
PB8_Iout[5]_lut_out = PB8L115 $ PB7_Iout[5] $ !PB8_Iout[5]_carry_eqn;
PB8_Iout[5] = DFFEAS(PB8_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L14 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[5]~307
--operation mode is arithmetic

PB8L14 = CARRY(PB8L115 & (PB7_Iout[5] # !PB8L12) # !PB8L115 & PB7_Iout[5] & !PB8L12);


--PB9L113 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1854
--operation mode is normal

PB9L113 = PB8_PHout[14] $ PB8_Qout[13];


--PB9_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[4]
--operation mode is arithmetic

PB9_Iout[4]_carry_eqn = PB9L10;
PB9_Iout[4]_lut_out = PB9L115 $ PB8_Iout[4] $ PB9_Iout[4]_carry_eqn;
PB9_Iout[4] = DFFEAS(PB9_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L12 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[4]~313
--operation mode is arithmetic

PB9L12 = CARRY(PB9L115 & !PB8_Iout[4] & !PB9L10 # !PB9L115 & (!PB9L10 # !PB8_Iout[4]));


--PB10L149 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1964
--operation mode is normal

PB10L149 = PB9_PHout[14] $ PB9_Qout[13];


--PB10_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[3]
--operation mode is arithmetic

PB10_Iout[3]_carry_eqn = PB10L8;
PB10_Iout[3]_lut_out = PB10L151 $ PB9_Iout[3] $ !PB10_Iout[3]_carry_eqn;
PB10_Iout[3] = DFFEAS(PB10_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L10 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[3]~315
--operation mode is arithmetic

PB10L10 = CARRY(PB10L151 & (PB9_Iout[3] # !PB10L8) # !PB10L151 & PB9_Iout[3] & !PB10L8);


--PB11L153 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1960
--operation mode is normal

PB11L153 = PB10_PHout[14] $ PB10_Qout[13];


--PB11_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[2]
--operation mode is arithmetic

PB11_Iout[2]_carry_eqn = PB11L6;
PB11_Iout[2]_lut_out = PB11L155 $ PB10_Iout[2] $ PB11_Iout[2]_carry_eqn;
PB11_Iout[2] = DFFEAS(PB11_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L8 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[2]~319
--operation mode is arithmetic

PB11L8 = CARRY(PB11L155 & !PB10_Iout[2] & !PB11L6 # !PB11L155 & (!PB11L6 # !PB10_Iout[2]));


--PB12L113 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1812
--operation mode is normal

PB12L113 = PB11_PHout[14] $ PB11_Qout[13];


--PB12_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]
--operation mode is arithmetic

PB12_Iout[1]_carry_eqn = PB12L3;
PB12_Iout[1]_lut_out = PB12L115 $ PB11_Iout[1] $ !PB12_Iout[1]_carry_eqn;
PB12_Iout[1] = DFFEAS(PB12_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L6 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]~323
--operation mode is arithmetic

PB12L6 = CARRY(PB12L115 & (PB11_Iout[1] # !PB12L3) # !PB12L115 & PB11_Iout[1] & !PB12L3);


--PB13L113 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1798
--operation mode is normal

PB13L113 = PB12_PHout[14] $ PB12_Qout[13];


--PB13_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[0]
--operation mode is arithmetic

PB13_Iout[0]_carry_eqn = PB13L4;
PB13_Iout[0]_lut_out = PB13L115 $ PB12_Iout[0] $ PB13_Iout[0]_carry_eqn;
PB13_Iout[0] = DFFEAS(PB13_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L3 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[0]~327
--operation mode is arithmetic

PB13L3 = CARRY(PB13L115 & !PB12_Iout[0] & !PB13L4 # !PB13L115 & (!PB13L4 # !PB12_Iout[0]));


--PB14L113 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1784
--operation mode is normal

PB14L113 = PB13_PHout[14] $ PB13_Qout[13];


--PB14L4 is cordic:rx_cordic|cordic_stage:cordic_stage13|Iout[0]~332
--operation mode is arithmetic

PB14L4 = CARRY(PB13_PHout[14]);


--PB4_Qout[9] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[9]
--operation mode is arithmetic

PB4_Qout[9]_carry_eqn = PB4L87;
PB4_Qout[9]_lut_out = PB4L110 $ PB3_Iout[9] $ !PB4_Qout[9]_carry_eqn;
PB4_Qout[9] = DFFEAS(PB4_Qout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L89 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[9]~291
--operation mode is arithmetic

PB4L89 = CARRY(PB4L110 & (PB3_Iout[9] # !PB4L87) # !PB4L110 & PB3_Iout[9] & !PB4L87);


--PB5L114 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1911
--operation mode is normal

PB5L114 = PB4_PHout[14] $ PB4_Iout[13];


--PB5_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[8]
--operation mode is arithmetic

PB5_Qout[8]_carry_eqn = PB5L85;
PB5_Qout[8]_lut_out = PB5L116 $ PB4_Qout[8] $ PB5_Qout[8]_carry_eqn;
PB5_Qout[8] = DFFEAS(PB5_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L87 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[8]~295
--operation mode is arithmetic

PB5L87 = CARRY(PB5L116 & !PB4_Qout[8] & !PB5L85 # !PB5L116 & (!PB5L85 # !PB4_Qout[8]));


--PB6L134 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1981
--operation mode is normal

PB6L134 = PB5_PHout[14] $ PB5_Iout[13];


--PB6_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[7]
--operation mode is arithmetic

PB6_Qout[7]_carry_eqn = PB6L69;
PB6_Qout[7]_lut_out = PB6L140 $ PB5_Qout[7] $ !PB6_Qout[7]_carry_eqn;
PB6_Qout[7] = DFFEAS(PB6_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L71 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[7]~299
--operation mode is arithmetic

PB6L71 = CARRY(PB6L140 & (PB5_Qout[7] # !PB6L69) # !PB6L140 & PB5_Qout[7] & !PB6L69);


--PB7L114 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1883
--operation mode is normal

PB7L114 = PB6_PHout[14] $ PB6_Iout[13];


--PB7_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[6]
--operation mode is arithmetic

PB7_Qout[6]_carry_eqn = PB7L81;
PB7_Qout[6]_lut_out = PB7L116 $ PB6_Qout[6] $ PB7_Qout[6]_carry_eqn;
PB7_Qout[6] = DFFEAS(PB7_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L83 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[6]~303
--operation mode is arithmetic

PB7L83 = CARRY(PB7L116 & !PB6_Qout[6] & !PB7L81 # !PB7L116 & (!PB7L81 # !PB6_Qout[6]));


--PB8L114 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1869
--operation mode is normal

PB8L114 = PB7_PHout[14] $ PB7_Iout[13];


--PB8_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[5]
--operation mode is arithmetic

PB8_Qout[5]_carry_eqn = PB8L79;
PB8_Qout[5]_lut_out = PB8L116 $ PB7_Qout[5] $ !PB8_Qout[5]_carry_eqn;
PB8_Qout[5] = DFFEAS(PB8_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L81 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[5]~307
--operation mode is arithmetic

PB8L81 = CARRY(PB8L116 & (PB7_Qout[5] # !PB8L79) # !PB8L116 & PB7_Qout[5] & !PB8L79);


--PB9L114 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1855
--operation mode is normal

PB9L114 = PB8_PHout[14] $ PB8_Iout[13];


--PB9_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[4]
--operation mode is arithmetic

PB9_Qout[4]_carry_eqn = PB9L77;
PB9_Qout[4]_lut_out = PB9L116 $ PB8_Qout[4] $ PB9_Qout[4]_carry_eqn;
PB9_Qout[4] = DFFEAS(PB9_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L79 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[4]~311
--operation mode is arithmetic

PB9L79 = CARRY(PB9L116 & !PB8_Qout[4] & !PB9L77 # !PB9L116 & (!PB9L77 # !PB8_Qout[4]));


--PB10L150 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1965
--operation mode is normal

PB10L150 = PB9_PHout[14] $ PB9_Iout[13];


--PB10_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[3]
--operation mode is arithmetic

PB10_Qout[3]_carry_eqn = PB10L61;
PB10_Qout[3]_lut_out = PB10L152 $ PB9_Qout[3] $ !PB10_Qout[3]_carry_eqn;
PB10_Qout[3] = DFFEAS(PB10_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L63 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[3]~315
--operation mode is arithmetic

PB10L63 = CARRY(PB10L152 & (PB9_Qout[3] # !PB10L61) # !PB10L152 & PB9_Qout[3] & !PB10L61);


--PB11L154 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1961
--operation mode is normal

PB11L154 = PB10_PHout[14] $ PB10_Iout[13];


--PB11_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[2]
--operation mode is arithmetic

PB11_Qout[2]_carry_eqn = PB11L59;
PB11_Qout[2]_lut_out = PB11L156 $ PB10_Qout[2] $ PB11_Qout[2]_carry_eqn;
PB11_Qout[2] = DFFEAS(PB11_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L61 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[2]~319
--operation mode is arithmetic

PB11L61 = CARRY(PB11L156 & !PB10_Qout[2] & !PB11L59 # !PB11L156 & (!PB11L59 # !PB10_Qout[2]));


--PB12L114 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1813
--operation mode is normal

PB12L114 = PB11_PHout[14] $ PB11_Iout[13];


--PB12_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]
--operation mode is arithmetic

PB12_Qout[1]_carry_eqn = PB12L70;
PB12_Qout[1]_lut_out = PB12L116 $ PB11_Qout[1] $ !PB12_Qout[1]_carry_eqn;
PB12_Qout[1] = DFFEAS(PB12_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L73 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]~323
--operation mode is arithmetic

PB12L73 = CARRY(PB12L116 & (PB11_Qout[1] # !PB12L70) # !PB12L116 & PB11_Qout[1] & !PB12L70);


--PB13L114 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1799
--operation mode is normal

PB13L114 = PB12_PHout[14] $ PB12_Iout[13];


--PB13_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[0]
--operation mode is arithmetic

PB13_Qout[0]_carry_eqn = PB13L71;
PB13_Qout[0]_lut_out = PB13L116 $ PB12_Qout[0] $ PB13_Qout[0]_carry_eqn;
PB13_Qout[0] = DFFEAS(PB13_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB13L70 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[0]~327
--operation mode is arithmetic

PB13L70 = CARRY(PB13L116 & !PB12_Qout[0] & !PB13L71 # !PB13L116 & (!PB13L71 # !PB12_Qout[0]));


--PB14L114 is cordic:rx_cordic|cordic_stage:cordic_stage13|add~1785
--operation mode is normal

PB14L114 = PB13_PHout[14] $ PB13_Iout[13];


--PB14L71 is cordic:rx_cordic|cordic_stage:cordic_stage13|Qout[0]~332
--operation mode is arithmetic

PB14L71 = CARRY(PB13_PHout[14]);


--C1_integrator[0][8] is cic_decim:cic_decim_i|integrator[0][8]
--operation mode is arithmetic

C1_integrator[0][8]_carry_eqn = C1L197;
C1_integrator[0][8]_lut_out = C1_integrator[0][8] $ PB16_Iout[9] $ !C1_integrator[0][8]_carry_eqn;
C1_integrator[0][8] = DFFEAS(C1_integrator[0][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L199 is cic_decim:cic_decim_i|integrator[0][8]~3081
--operation mode is arithmetic

C1L199 = CARRY(C1_integrator[0][8] & (PB16_Iout[9] # !C1L197) # !C1_integrator[0][8] & PB16_Iout[9] & !C1L197);


--C1_integrator[1][7] is cic_decim:cic_decim_i|integrator[1][7]
--operation mode is arithmetic

C1_integrator[1][7]_carry_eqn = C1L283;
C1_integrator[1][7]_lut_out = C1_integrator[1][7] $ C1_integrator[0][7] $ C1_integrator[1][7]_carry_eqn;
C1_integrator[1][7] = DFFEAS(C1_integrator[1][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L285 is cic_decim:cic_decim_i|integrator[1][7]~3085
--operation mode is arithmetic

C1L285 = CARRY(C1_integrator[1][7] & !C1_integrator[0][7] & !C1L283 # !C1_integrator[1][7] & (!C1L283 # !C1_integrator[0][7]));


--C1_integrator[2][6] is cic_decim:cic_decim_i|integrator[2][6]
--operation mode is arithmetic

C1_integrator[2][6]_carry_eqn = C1L369;
C1_integrator[2][6]_lut_out = C1_integrator[2][6] $ C1_integrator[1][6] $ !C1_integrator[2][6]_carry_eqn;
C1_integrator[2][6] = DFFEAS(C1_integrator[2][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L371 is cic_decim:cic_decim_i|integrator[2][6]~3089
--operation mode is arithmetic

C1L371 = CARRY(C1_integrator[2][6] & (C1_integrator[1][6] # !C1L369) # !C1_integrator[2][6] & C1_integrator[1][6] & !C1L369);


--C1_integrator[3][5] is cic_decim:cic_decim_i|integrator[3][5]
--operation mode is arithmetic

C1_integrator[3][5]_carry_eqn = C1L455;
C1_integrator[3][5]_lut_out = C1_integrator[3][5] $ C1_integrator[2][5] $ C1_integrator[3][5]_carry_eqn;
C1_integrator[3][5] = DFFEAS(C1_integrator[3][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L457 is cic_decim:cic_decim_i|integrator[3][5]~3093
--operation mode is arithmetic

C1L457 = CARRY(C1_integrator[3][5] & !C1_integrator[2][5] & !C1L455 # !C1_integrator[3][5] & (!C1L455 # !C1_integrator[2][5]));


--C1_differentiator[0][4] is cic_decim:cic_decim_i|differentiator[0][4]
--operation mode is normal

C1_differentiator[0][4]_lut_out = clk_enable & C1_sampler[4];
C1_differentiator[0][4] = DFFEAS(C1_differentiator[0][4]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[4] is cic_decim:cic_decim_i|sampler[4]
--operation mode is normal

C1_sampler[4]_lut_out = C1_integrator[3][4] & clk_enable;
C1_sampler[4] = DFFEAS(C1_sampler[4]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][3] is cic_decim:cic_decim_i|pipeline[0][3]
--operation mode is arithmetic

C1_pipeline[0][3]_carry_eqn = C1L539;
C1_pipeline[0][3]_lut_out = C1_differentiator[0][3] $ C1_sampler[3] $ !C1_pipeline[0][3]_carry_eqn;
C1_pipeline[0][3] = DFFEAS(C1_pipeline[0][3]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L541 is cic_decim:cic_decim_i|pipeline[0][3]~2884
--operation mode is arithmetic

C1L541 = CARRY(C1_differentiator[0][3] & (!C1L539 # !C1_sampler[3]) # !C1_differentiator[0][3] & !C1_sampler[3] & !C1L539);


--C1_differentiator[1][3] is cic_decim:cic_decim_i|differentiator[1][3]
--operation mode is normal

C1_differentiator[1][3]_lut_out = C1_pipeline[0][3] & clk_enable;
C1_differentiator[1][3] = DFFEAS(C1_differentiator[1][3]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][2] is cic_decim:cic_decim_i|pipeline[1][2]
--operation mode is arithmetic

C1_pipeline[1][2]_carry_eqn = C1L625;
C1_pipeline[1][2]_lut_out = C1_differentiator[1][2] $ C1_pipeline[0][2] $ C1_pipeline[1][2]_carry_eqn;
C1_pipeline[1][2] = DFFEAS(C1_pipeline[1][2]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L627 is cic_decim:cic_decim_i|pipeline[1][2]~2888
--operation mode is arithmetic

C1L627 = CARRY(C1_differentiator[1][2] & C1_pipeline[0][2] & !C1L625 # !C1_differentiator[1][2] & (C1_pipeline[0][2] # !C1L625));


--C1_differentiator[2][2] is cic_decim:cic_decim_i|differentiator[2][2]
--operation mode is normal

C1_differentiator[2][2]_lut_out = C1_pipeline[1][2] & clk_enable;
C1_differentiator[2][2] = DFFEAS(C1_differentiator[2][2]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][1] is cic_decim:cic_decim_i|pipeline[2][1]
--operation mode is arithmetic

C1_pipeline[2][1]_carry_eqn = C1L711;
C1_pipeline[2][1]_lut_out = C1_differentiator[2][1] $ C1_pipeline[1][1] $ !C1_pipeline[2][1]_carry_eqn;
C1_pipeline[2][1] = DFFEAS(C1_pipeline[2][1]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L713 is cic_decim:cic_decim_i|pipeline[2][1]~2892
--operation mode is arithmetic

C1L713 = CARRY(C1_differentiator[2][1] & (!C1L711 # !C1_pipeline[1][1]) # !C1_differentiator[2][1] & !C1_pipeline[1][1] & !C1L711);


--C1_differentiator[3][1] is cic_decim:cic_decim_i|differentiator[3][1]
--operation mode is normal

C1_differentiator[3][1]_lut_out = C1_pipeline[2][1] & clk_enable;
C1_differentiator[3][1] = DFFEAS(C1_differentiator[3][1]_lut_out, clock, VCC, , C2L760, , , , );


--C1L827 is cic_decim:cic_decim_i|pipeline[3][28]~2897
--operation mode is arithmetic

C1L827 = CARRY(C1_pipeline[2][0] # !C1_differentiator[3][0]);


--C2_integrator[0][8] is cic_decim:cic_decim_q|integrator[0][8]
--operation mode is arithmetic

C2_integrator[0][8]_carry_eqn = C2L197;
C2_integrator[0][8]_lut_out = C2_integrator[0][8] $ PB16_Qout[9] $ !C2_integrator[0][8]_carry_eqn;
C2_integrator[0][8] = DFFEAS(C2_integrator[0][8]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L199 is cic_decim:cic_decim_q|integrator[0][8]~3096
--operation mode is arithmetic

C2L199 = CARRY(C2_integrator[0][8] & (PB16_Qout[9] # !C2L197) # !C2_integrator[0][8] & PB16_Qout[9] & !C2L197);


--C2_integrator[1][7] is cic_decim:cic_decim_q|integrator[1][7]
--operation mode is arithmetic

C2_integrator[1][7]_carry_eqn = C2L283;
C2_integrator[1][7]_lut_out = C2_integrator[1][7] $ C2_integrator[0][7] $ C2_integrator[1][7]_carry_eqn;
C2_integrator[1][7] = DFFEAS(C2_integrator[1][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L285 is cic_decim:cic_decim_q|integrator[1][7]~3100
--operation mode is arithmetic

C2L285 = CARRY(C2_integrator[1][7] & !C2_integrator[0][7] & !C2L283 # !C2_integrator[1][7] & (!C2L283 # !C2_integrator[0][7]));


--C2_integrator[2][6] is cic_decim:cic_decim_q|integrator[2][6]
--operation mode is arithmetic

C2_integrator[2][6]_carry_eqn = C2L369;
C2_integrator[2][6]_lut_out = C2_integrator[2][6] $ C2_integrator[1][6] $ !C2_integrator[2][6]_carry_eqn;
C2_integrator[2][6] = DFFEAS(C2_integrator[2][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L371 is cic_decim:cic_decim_q|integrator[2][6]~3104
--operation mode is arithmetic

C2L371 = CARRY(C2_integrator[2][6] & (C2_integrator[1][6] # !C2L369) # !C2_integrator[2][6] & C2_integrator[1][6] & !C2L369);


--C2_integrator[3][5] is cic_decim:cic_decim_q|integrator[3][5]
--operation mode is arithmetic

C2_integrator[3][5]_carry_eqn = C2L456;
C2_integrator[3][5]_lut_out = C2_integrator[3][5] $ C2_integrator[2][5] $ C2_integrator[3][5]_carry_eqn;
C2_integrator[3][5] = DFFEAS(C2_integrator[3][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L458 is cic_decim:cic_decim_q|integrator[3][5]~3108
--operation mode is arithmetic

C2L458 = CARRY(C2_integrator[3][5] & !C2_integrator[2][5] & !C2L456 # !C2_integrator[3][5] & (!C2L456 # !C2_integrator[2][5]));


--C2_differentiator[0][4] is cic_decim:cic_decim_q|differentiator[0][4]
--operation mode is normal

C2_differentiator[0][4]_lut_out = clk_enable & C2_sampler[4];
C2_differentiator[0][4] = DFFEAS(C2_differentiator[0][4]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[4] is cic_decim:cic_decim_q|sampler[4]
--operation mode is normal

C2_sampler[4]_lut_out = C2_integrator[3][4] & clk_enable;
C2_sampler[4] = DFFEAS(C2_sampler[4]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][3] is cic_decim:cic_decim_q|pipeline[0][3]
--operation mode is arithmetic

C2_pipeline[0][3]_carry_eqn = C2L540;
C2_pipeline[0][3]_lut_out = C2_differentiator[0][3] $ C2_sampler[3] $ !C2_pipeline[0][3]_carry_eqn;
C2_pipeline[0][3] = DFFEAS(C2_pipeline[0][3]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L542 is cic_decim:cic_decim_q|pipeline[0][3]~2899
--operation mode is arithmetic

C2L542 = CARRY(C2_differentiator[0][3] & (!C2L540 # !C2_sampler[3]) # !C2_differentiator[0][3] & !C2_sampler[3] & !C2L540);


--C2_differentiator[1][3] is cic_decim:cic_decim_q|differentiator[1][3]
--operation mode is normal

C2_differentiator[1][3]_lut_out = C2_pipeline[0][3] & clk_enable;
C2_differentiator[1][3] = DFFEAS(C2_differentiator[1][3]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][2] is cic_decim:cic_decim_q|pipeline[1][2]
--operation mode is arithmetic

C2_pipeline[1][2]_carry_eqn = C2L626;
C2_pipeline[1][2]_lut_out = C2_differentiator[1][2] $ C2_pipeline[0][2] $ C2_pipeline[1][2]_carry_eqn;
C2_pipeline[1][2] = DFFEAS(C2_pipeline[1][2]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L628 is cic_decim:cic_decim_q|pipeline[1][2]~2903
--operation mode is arithmetic

C2L628 = CARRY(C2_differentiator[1][2] & C2_pipeline[0][2] & !C2L626 # !C2_differentiator[1][2] & (C2_pipeline[0][2] # !C2L626));


--C2_differentiator[2][2] is cic_decim:cic_decim_q|differentiator[2][2]
--operation mode is normal

C2_differentiator[2][2]_lut_out = C2_pipeline[1][2] & clk_enable;
C2_differentiator[2][2] = DFFEAS(C2_differentiator[2][2]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][1] is cic_decim:cic_decim_q|pipeline[2][1]
--operation mode is arithmetic

C2_pipeline[2][1]_carry_eqn = C2L712;
C2_pipeline[2][1]_lut_out = C2_differentiator[2][1] $ C2_pipeline[1][1] $ !C2_pipeline[2][1]_carry_eqn;
C2_pipeline[2][1] = DFFEAS(C2_pipeline[2][1]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L714 is cic_decim:cic_decim_q|pipeline[2][1]~2907
--operation mode is arithmetic

C2L714 = CARRY(C2_differentiator[2][1] & (!C2L712 # !C2_pipeline[1][1]) # !C2_differentiator[2][1] & !C2_pipeline[1][1] & !C2L712);


--C2_differentiator[3][1] is cic_decim:cic_decim_q|differentiator[3][1]
--operation mode is normal

C2_differentiator[3][1]_lut_out = C2_pipeline[2][1] & clk_enable;
C2_differentiator[3][1] = DFFEAS(C2_differentiator[3][1]_lut_out, clock, VCC, , C2L760, , , , );


--C2L829 is cic_decim:cic_decim_q|pipeline[3][28]~2912
--operation mode is arithmetic

C2L829 = CARRY(C2_pipeline[2][0] # !C2_differentiator[3][0]);


--PB10_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[1]
--operation mode is normal

PB10_PHout[1]_lut_out = PB9_PHout[1] & clk_enable;
PB10_PHout[1] = DFFEAS(PB10_PHout[1]_lut_out, clock, VCC, , , , , , );


--PB9_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[0]
--operation mode is arithmetic

PB9_PHout[0]_lut_out = !PB8_PHout[0];
PB9_PHout[0] = DFFEAS(PB9_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L40 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[0]~263
--operation mode is arithmetic

PB9L40 = CARRY(PB8_PHout[0]);


--PB6L135 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1982
--operation mode is arithmetic

PB6L135_carry_eqn = PB6L142;
PB6L135 = PB5_PHout[5] $ (!PB6L135_carry_eqn);

--PB6L136 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1984
--operation mode is arithmetic

PB6L136 = CARRY(PB5_PHout[5] & (!PB6L142));


--PB6L137 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1987
--operation mode is arithmetic

PB6L137_carry_eqn = PB6L144;
PB6L137 = PB5_PHout[5] $ (PB6L137_carry_eqn);

--PB6L138 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1989
--operation mode is arithmetic

PB6L138 = CARRY(PB5_PHout[5] # !PB6L144);


--PB6_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[4]
--operation mode is normal

PB6_PHout[4]_lut_out = PB5_PHout[14] & (PB6L143) # !PB5_PHout[14] & PB6L141;
PB6_PHout[4] = DFFEAS(PB6_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[3]
--operation mode is arithmetic

PB7_PHout[3]_carry_eqn = PB7L44;
PB7_PHout[3]_lut_out = PB6_PHout[14] $ PB6_PHout[3] $ PB7_PHout[3]_carry_eqn;
PB7_PHout[3] = DFFEAS(PB7_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L46 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[3]~255
--operation mode is arithmetic

PB7L46 = CARRY(PB6_PHout[14] & !PB6_PHout[3] & !PB7L44 # !PB6_PHout[14] & (!PB7L44 # !PB6_PHout[3]));


--PB8_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[2]
--operation mode is arithmetic

PB8_PHout[2]_carry_eqn = PB8L42;
PB8_PHout[2]_lut_out = PB7_PHout[2] $ PB7_PHout[14] $ !PB8_PHout[2]_carry_eqn;
PB8_PHout[2] = DFFEAS(PB8_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L44 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[2]~259
--operation mode is arithmetic

PB8L44 = CARRY(PB7_PHout[2] & (PB7_PHout[14] # !PB8L42) # !PB7_PHout[2] & PB7_PHout[14] & !PB8L42);


--PB9_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[1]
--operation mode is arithmetic

PB9_PHout[1]_carry_eqn = PB9L40;
PB9_PHout[1]_lut_out = PB8_PHout[1] $ PB8_PHout[14] $ PB9_PHout[1]_carry_eqn;
PB9_PHout[1] = DFFEAS(PB9_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L42 is cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[1]~267
--operation mode is arithmetic

PB9L42 = CARRY(PB8_PHout[1] & !PB8_PHout[14] & !PB9L40 # !PB8_PHout[1] & (!PB9L40 # !PB8_PHout[14]));


--E1_PHstage0[11] is cordic:rx_cordic|PHstage0[11]
--operation mode is normal

E1_PHstage0[11]_lut_out = F1_phase_out[27] & clk_enable;
E1_PHstage0[11] = DFFEAS(E1_PHstage0[11]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[10] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[10]
--operation mode is normal

PB1_PHout[10]_lut_out = clk_enable & E1_PHstage0[10];
PB1_PHout[10] = DFFEAS(PB1_PHout[10]_lut_out, clock, VCC, , , , , , );


--PB2L94 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1898
--operation mode is arithmetic

PB2L94_carry_eqn = PB2L104;
PB2L94 = PB1_PHout[9] $ (!PB2L94_carry_eqn);

--PB2L95 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1900
--operation mode is arithmetic

PB2L95 = CARRY(!PB1_PHout[9] & (!PB2L104));


--PB2L96 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1903
--operation mode is arithmetic

PB2L96_carry_eqn = PB2L106;
PB2L96 = PB1_PHout[9] $ (PB2L96_carry_eqn);

--PB2L97 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1905
--operation mode is arithmetic

PB2L97 = CARRY(!PB2L106 # !PB1_PHout[9]);


--PB2_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[8]
--operation mode is normal

PB2_PHout[8]_lut_out = PB1_PHout[14] & (PB2L105) # !PB1_PHout[14] & PB2L103;
PB2_PHout[8] = DFFEAS(PB2_PHout[8]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[7]
--operation mode is arithmetic

PB3_PHout[7]_carry_eqn = PB3L50;
PB3_PHout[7]_lut_out = PB2_PHout[14] $ PB2_PHout[7] $ !PB3_PHout[7]_carry_eqn;
PB3_PHout[7] = DFFEAS(PB3_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L52 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[7]~239
--operation mode is arithmetic

PB3L52 = CARRY(PB2_PHout[14] & (!PB3L50 # !PB2_PHout[7]) # !PB2_PHout[14] & !PB2_PHout[7] & !PB3L50);


--PB4_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[6]
--operation mode is arithmetic

PB4_PHout[6]_carry_eqn = PB4L50;
PB4_PHout[6]_lut_out = PB3_PHout[6] $ PB3_PHout[14] $ !PB4_PHout[6]_carry_eqn;
PB4_PHout[6] = DFFEAS(PB4_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L52 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[6]~243
--operation mode is arithmetic

PB4L52 = CARRY(PB3_PHout[6] & (PB3_PHout[14] # !PB4L50) # !PB3_PHout[6] & PB3_PHout[14] & !PB4L50);


--PB5_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[5]
--operation mode is arithmetic

PB5_PHout[5]_carry_eqn = PB5L48;
PB5_PHout[5]_lut_out = PB4_PHout[5] $ PB4_PHout[14] $ PB5_PHout[5]_carry_eqn;
PB5_PHout[5] = DFFEAS(PB5_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L50 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[5]~247
--operation mode is arithmetic

PB5L50 = CARRY(PB4_PHout[5] & !PB4_PHout[14] & !PB5L48 # !PB4_PHout[5] & (!PB5L48 # !PB4_PHout[14]));


--PB3L97 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1840
--operation mode is arithmetic

PB3L97 = CARRY(PB2_Iout[13] & !PB2_Iout[11] & !PB3L102 # !PB2_Iout[13] & (!PB3L102 # !PB2_Iout[11]));


--PB3L99 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1845
--operation mode is arithmetic

PB3L99 = CARRY(PB2_Iout[13] & (!PB3L104 # !PB2_Iout[11]) # !PB2_Iout[13] & !PB2_Iout[11] & !PB3L104);


--F1_phase_out[27] is phase_accumulator:rx_phase_accumulator|phase_out[27]
--operation mode is arithmetic

F1_phase_out[27]_carry_eqn = F1L55;
F1_phase_out[27]_lut_out = F1_phase_out[27] $ (F1_phase_out[27]_carry_eqn);
F1_phase_out[27] = DFFEAS(F1_phase_out[27]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L57 is phase_accumulator:rx_phase_accumulator|phase_out[27]~369
--operation mode is arithmetic

F1L57 = CARRY(!F1L55 # !F1_phase_out[27]);


--E1_Istage0[12] is cordic:rx_cordic|Istage0[12]
--operation mode is arithmetic

E1_Istage0[12]_carry_eqn = E1L25;
E1_Istage0[12]_lut_out = E1L35 $ ADC[12] $ !E1_Istage0[12]_carry_eqn;
E1_Istage0[12] = DFFEAS(E1_Istage0[12]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L27 is cordic:rx_cordic|Istage0[12]~358
--operation mode is arithmetic

E1L27 = CARRY(!E1L25 & (E1L35 $ ADC[12]));


--PB2L98 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1908
--operation mode is normal

PB2L98 = PB1_PHout[14] $ PB1_Iout[13];


--PB1_Iout[12] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[12]
--operation mode is normal

PB1_Iout[12]_lut_out = !E1_PHstage0[14] & E1_Istage0[11];
PB1_Iout[12] = DFFEAS(PB1_Iout[12]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L42 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~198
--operation mode is arithmetic

PB2L42 = CARRY(PB2L107 & !PB1_Iout[11] & !PB2L43 # !PB2L107 & (!PB2L43 # !PB1_Iout[11]));


--PB2L99 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1909
--operation mode is arithmetic

PB2L99_carry_eqn = PB2L109;
PB2L99 = PB1_Iout[11] $ PB1_Iout[12] $ !PB2L99_carry_eqn;

--PB2L100 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1911
--operation mode is arithmetic

PB2L100 = CARRY(PB1_Iout[11] & (PB1_Iout[12] # !PB2L109) # !PB1_Iout[11] & PB1_Iout[12] & !PB2L109);


--PB2L101 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1914
--operation mode is arithmetic

PB2L101_carry_eqn = PB2L111;
PB2L101 = PB1_Iout[11] $ PB1_Iout[12] $ !PB2L101_carry_eqn;

--PB2L102 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1916
--operation mode is arithmetic

PB2L102 = CARRY(PB1_Iout[11] & PB1_Iout[12] & !PB2L111 # !PB1_Iout[11] & (PB1_Iout[12] # !PB2L111));


--PB3L100 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1848
--operation mode is normal

PB3L100 = PB2_PHout[14] $ PB2_Iout[12];


--PB2_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[10]
--operation mode is normal

PB2_Iout[10]_lut_out = PB1_PHout[14] & (PB2L110) # !PB1_PHout[14] & PB2L108;
PB2_Iout[10] = DFFEAS(PB2_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[9]
--operation mode is arithmetic

PB3_Iout[9]_carry_eqn = PB3L20;
PB3_Iout[9]_lut_out = PB3L105 $ PB2_Iout[9] $ !PB3_Iout[9]_carry_eqn;
PB3_Iout[9] = DFFEAS(PB3_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L22 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[9]~276
--operation mode is arithmetic

PB3L22 = CARRY(PB3L105 & (PB2_Iout[9] # !PB3L20) # !PB3L105 & PB2_Iout[9] & !PB3L20);


--PB4L110 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1816
--operation mode is normal

PB4L110 = PB3_PHout[14] $ PB3_Iout[12];


--PB4_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[8]
--operation mode is arithmetic

PB4_Iout[8]_carry_eqn = PB4L18;
PB4_Iout[8]_lut_out = PB4L111 $ PB3_Iout[8] $ PB4_Iout[8]_carry_eqn;
PB4_Iout[8] = DFFEAS(PB4_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L20 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[8]~295
--operation mode is arithmetic

PB4L20 = CARRY(PB4L111 & !PB3_Iout[8] & !PB4L18 # !PB4L111 & (!PB4L18 # !PB3_Iout[8]));


--PB5L115 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1912
--operation mode is normal

PB5L115 = PB4_PHout[14] $ PB4_Qout[12];


--PB5_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[7]
--operation mode is arithmetic

PB5_Iout[7]_carry_eqn = PB5L16;
PB5_Iout[7]_lut_out = PB5L117 $ PB4_Iout[7] $ !PB5_Iout[7]_carry_eqn;
PB5_Iout[7] = DFFEAS(PB5_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L18 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[7]~299
--operation mode is arithmetic

PB5L18 = CARRY(PB5L117 & (PB4_Iout[7] # !PB5L16) # !PB5L117 & PB4_Iout[7] & !PB5L16);


--PB6L139 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1992
--operation mode is normal

PB6L139 = PB5_PHout[14] $ PB5_Qout[12];


--PB6_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[6]
--operation mode is arithmetic

PB6_Iout[6]_carry_eqn = PB6L14;
PB6_Iout[6]_lut_out = PB6L145 $ PB5_Iout[6] $ PB6_Iout[6]_carry_eqn;
PB6_Iout[6] = DFFEAS(PB6_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L16 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[6]~303
--operation mode is arithmetic

PB6L16 = CARRY(PB6L145 & !PB5_Iout[6] & !PB6L14 # !PB6L145 & (!PB6L14 # !PB5_Iout[6]));


--PB7L115 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1884
--operation mode is normal

PB7L115 = PB6_PHout[14] $ PB6_Qout[12];


--PB7_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[5]
--operation mode is arithmetic

PB7_Iout[5]_carry_eqn = PB7L12;
PB7_Iout[5]_lut_out = PB7L117 $ PB6_Iout[5] $ !PB7_Iout[5]_carry_eqn;
PB7_Iout[5] = DFFEAS(PB7_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L14 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[5]~307
--operation mode is arithmetic

PB7L14 = CARRY(PB7L117 & (PB6_Iout[5] # !PB7L12) # !PB7L117 & PB6_Iout[5] & !PB7L12);


--PB8L115 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1870
--operation mode is normal

PB8L115 = PB7_PHout[14] $ PB7_Qout[12];


--PB8_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[4]
--operation mode is arithmetic

PB8_Iout[4]_carry_eqn = PB8L10;
PB8_Iout[4]_lut_out = PB8L117 $ PB7_Iout[4] $ PB8_Iout[4]_carry_eqn;
PB8_Iout[4] = DFFEAS(PB8_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L12 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[4]~311
--operation mode is arithmetic

PB8L12 = CARRY(PB8L117 & !PB7_Iout[4] & !PB8L10 # !PB8L117 & (!PB8L10 # !PB7_Iout[4]));


--PB9L115 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1856
--operation mode is normal

PB9L115 = PB8_PHout[14] $ PB8_Qout[12];


--PB9_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[3]
--operation mode is arithmetic

PB9_Iout[3]_carry_eqn = PB9L8;
PB9_Iout[3]_lut_out = PB9L117 $ PB8_Iout[3] $ !PB9_Iout[3]_carry_eqn;
PB9_Iout[3] = DFFEAS(PB9_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L10 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[3]~317
--operation mode is arithmetic

PB9L10 = CARRY(PB9L117 & (PB8_Iout[3] # !PB9L8) # !PB9L117 & PB8_Iout[3] & !PB9L8);


--PB10L151 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1966
--operation mode is normal

PB10L151 = PB9_PHout[14] $ PB9_Qout[12];


--PB10_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[2]
--operation mode is arithmetic

PB10_Iout[2]_carry_eqn = PB10L6;
PB10_Iout[2]_lut_out = PB10L153 $ PB9_Iout[2] $ PB10_Iout[2]_carry_eqn;
PB10_Iout[2] = DFFEAS(PB10_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L8 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[2]~319
--operation mode is arithmetic

PB10L8 = CARRY(PB10L153 & !PB9_Iout[2] & !PB10L6 # !PB10L153 & (!PB10L6 # !PB9_Iout[2]));


--PB11L155 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1962
--operation mode is normal

PB11L155 = PB10_PHout[14] $ PB10_Qout[12];


--PB11_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[1]
--operation mode is arithmetic

PB11_Iout[1]_carry_eqn = PB11L3;
PB11_Iout[1]_lut_out = PB11L157 $ PB10_Iout[1] $ !PB11_Iout[1]_carry_eqn;
PB11_Iout[1] = DFFEAS(PB11_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L6 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[1]~323
--operation mode is arithmetic

PB11L6 = CARRY(PB11L157 & (PB10_Iout[1] # !PB11L3) # !PB11L157 & PB10_Iout[1] & !PB11L3);


--PB12L115 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1814
--operation mode is normal

PB12L115 = PB11_PHout[14] $ PB11_Qout[12];


--PB12_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[0]
--operation mode is arithmetic

PB12_Iout[0]_carry_eqn = PB12L4;
PB12_Iout[0]_lut_out = PB12L117 $ PB11_Iout[0] $ PB12_Iout[0]_carry_eqn;
PB12_Iout[0] = DFFEAS(PB12_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L3 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[0]~327
--operation mode is arithmetic

PB12L3 = CARRY(PB12L117 & !PB11_Iout[0] & !PB12L4 # !PB12L117 & (!PB12L4 # !PB11_Iout[0]));


--PB13L115 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1800
--operation mode is normal

PB13L115 = PB12_PHout[14] $ PB12_Qout[12];


--PB13L4 is cordic:rx_cordic|cordic_stage:cordic_stage12|Iout[0]~332
--operation mode is arithmetic

PB13L4 = CARRY(PB12_PHout[14]);


--PB4_Qout[8] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[8]
--operation mode is arithmetic

PB4_Qout[8]_carry_eqn = PB4L85;
PB4_Qout[8]_lut_out = PB4L111 $ PB3_Iout[8] $ PB4_Qout[8]_carry_eqn;
PB4_Qout[8] = DFFEAS(PB4_Qout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L87 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[8]~295
--operation mode is arithmetic

PB4L87 = CARRY(PB4L111 & !PB3_Iout[8] & !PB4L85 # !PB4L111 & (!PB4L85 # !PB3_Iout[8]));


--PB5L116 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1913
--operation mode is normal

PB5L116 = PB4_PHout[14] $ PB4_Iout[12];


--PB5_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[7]
--operation mode is arithmetic

PB5_Qout[7]_carry_eqn = PB5L83;
PB5_Qout[7]_lut_out = PB5L118 $ PB4_Qout[7] $ !PB5_Qout[7]_carry_eqn;
PB5_Qout[7] = DFFEAS(PB5_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L85 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[7]~299
--operation mode is arithmetic

PB5L85 = CARRY(PB5L118 & (PB4_Qout[7] # !PB5L83) # !PB5L118 & PB4_Qout[7] & !PB5L83);


--PB6L140 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1993
--operation mode is normal

PB6L140 = PB5_PHout[14] $ PB5_Iout[12];


--PB6_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[6]
--operation mode is arithmetic

PB6_Qout[6]_carry_eqn = PB6L67;
PB6_Qout[6]_lut_out = PB6L146 $ PB5_Qout[6] $ PB6_Qout[6]_carry_eqn;
PB6_Qout[6] = DFFEAS(PB6_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L69 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[6]~303
--operation mode is arithmetic

PB6L69 = CARRY(PB6L146 & !PB5_Qout[6] & !PB6L67 # !PB6L146 & (!PB6L67 # !PB5_Qout[6]));


--PB7L116 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1885
--operation mode is normal

PB7L116 = PB6_PHout[14] $ PB6_Iout[12];


--PB7_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[5]
--operation mode is arithmetic

PB7_Qout[5]_carry_eqn = PB7L79;
PB7_Qout[5]_lut_out = PB7L118 $ PB6_Qout[5] $ !PB7_Qout[5]_carry_eqn;
PB7_Qout[5] = DFFEAS(PB7_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L81 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[5]~307
--operation mode is arithmetic

PB7L81 = CARRY(PB7L118 & (PB6_Qout[5] # !PB7L79) # !PB7L118 & PB6_Qout[5] & !PB7L79);


--PB8L116 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1871
--operation mode is normal

PB8L116 = PB7_PHout[14] $ PB7_Iout[12];


--PB8_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[4]
--operation mode is arithmetic

PB8_Qout[4]_carry_eqn = PB8L77;
PB8_Qout[4]_lut_out = PB8L118 $ PB7_Qout[4] $ PB8_Qout[4]_carry_eqn;
PB8_Qout[4] = DFFEAS(PB8_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L79 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[4]~311
--operation mode is arithmetic

PB8L79 = CARRY(PB8L118 & !PB7_Qout[4] & !PB8L77 # !PB8L118 & (!PB8L77 # !PB7_Qout[4]));


--PB9L116 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1857
--operation mode is normal

PB9L116 = PB8_PHout[14] $ PB8_Iout[12];


--PB9_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[3]
--operation mode is arithmetic

PB9_Qout[3]_carry_eqn = PB9L75;
PB9_Qout[3]_lut_out = PB9L118 $ PB8_Qout[3] $ !PB9_Qout[3]_carry_eqn;
PB9_Qout[3] = DFFEAS(PB9_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L77 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[3]~315
--operation mode is arithmetic

PB9L77 = CARRY(PB9L118 & (PB8_Qout[3] # !PB9L75) # !PB9L118 & PB8_Qout[3] & !PB9L75);


--PB10L152 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1967
--operation mode is normal

PB10L152 = PB9_PHout[14] $ PB9_Iout[12];


--PB10_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[2]
--operation mode is arithmetic

PB10_Qout[2]_carry_eqn = PB10L59;
PB10_Qout[2]_lut_out = PB10L154 $ PB9_Qout[2] $ PB10_Qout[2]_carry_eqn;
PB10_Qout[2] = DFFEAS(PB10_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L61 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[2]~319
--operation mode is arithmetic

PB10L61 = CARRY(PB10L154 & !PB9_Qout[2] & !PB10L59 # !PB10L154 & (!PB10L59 # !PB9_Qout[2]));


--PB11L156 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1963
--operation mode is normal

PB11L156 = PB10_PHout[14] $ PB10_Iout[12];


--PB11_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[1]
--operation mode is arithmetic

PB11_Qout[1]_carry_eqn = PB11L56;
PB11_Qout[1]_lut_out = PB11L158 $ PB10_Qout[1] $ !PB11_Qout[1]_carry_eqn;
PB11_Qout[1] = DFFEAS(PB11_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L59 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[1]~323
--operation mode is arithmetic

PB11L59 = CARRY(PB11L158 & (PB10_Qout[1] # !PB11L56) # !PB11L158 & PB10_Qout[1] & !PB11L56);


--PB12L116 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1815
--operation mode is normal

PB12L116 = PB11_PHout[14] $ PB11_Iout[12];


--PB12_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[0]
--operation mode is arithmetic

PB12_Qout[0]_carry_eqn = PB12L71;
PB12_Qout[0]_lut_out = PB12L118 $ PB11_Qout[0] $ PB12_Qout[0]_carry_eqn;
PB12_Qout[0] = DFFEAS(PB12_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB12L70 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[0]~327
--operation mode is arithmetic

PB12L70 = CARRY(PB12L118 & !PB11_Qout[0] & !PB12L71 # !PB12L118 & (!PB12L71 # !PB11_Qout[0]));


--PB13L116 is cordic:rx_cordic|cordic_stage:cordic_stage12|add~1801
--operation mode is normal

PB13L116 = PB12_PHout[14] $ PB12_Iout[12];


--PB13L71 is cordic:rx_cordic|cordic_stage:cordic_stage12|Qout[0]~332
--operation mode is arithmetic

PB13L71 = CARRY(PB12_PHout[14]);


--C1_integrator[0][7] is cic_decim:cic_decim_i|integrator[0][7]
--operation mode is arithmetic

C1_integrator[0][7]_carry_eqn = C1L195;
C1_integrator[0][7]_lut_out = C1_integrator[0][7] $ PB16_Iout[8] $ C1_integrator[0][7]_carry_eqn;
C1_integrator[0][7] = DFFEAS(C1_integrator[0][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L197 is cic_decim:cic_decim_i|integrator[0][7]~3097
--operation mode is arithmetic

C1L197 = CARRY(C1_integrator[0][7] & !PB16_Iout[8] & !C1L195 # !C1_integrator[0][7] & (!C1L195 # !PB16_Iout[8]));


--C1_integrator[1][6] is cic_decim:cic_decim_i|integrator[1][6]
--operation mode is arithmetic

C1_integrator[1][6]_carry_eqn = C1L281;
C1_integrator[1][6]_lut_out = C1_integrator[1][6] $ C1_integrator[0][6] $ !C1_integrator[1][6]_carry_eqn;
C1_integrator[1][6] = DFFEAS(C1_integrator[1][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L283 is cic_decim:cic_decim_i|integrator[1][6]~3101
--operation mode is arithmetic

C1L283 = CARRY(C1_integrator[1][6] & (C1_integrator[0][6] # !C1L281) # !C1_integrator[1][6] & C1_integrator[0][6] & !C1L281);


--C1_integrator[2][5] is cic_decim:cic_decim_i|integrator[2][5]
--operation mode is arithmetic

C1_integrator[2][5]_carry_eqn = C1L367;
C1_integrator[2][5]_lut_out = C1_integrator[2][5] $ C1_integrator[1][5] $ C1_integrator[2][5]_carry_eqn;
C1_integrator[2][5] = DFFEAS(C1_integrator[2][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L369 is cic_decim:cic_decim_i|integrator[2][5]~3105
--operation mode is arithmetic

C1L369 = CARRY(C1_integrator[2][5] & !C1_integrator[1][5] & !C1L367 # !C1_integrator[2][5] & (!C1L367 # !C1_integrator[1][5]));


--C1_integrator[3][4] is cic_decim:cic_decim_i|integrator[3][4]
--operation mode is arithmetic

C1_integrator[3][4]_carry_eqn = C1L453;
C1_integrator[3][4]_lut_out = C1_integrator[3][4] $ C1_integrator[2][4] $ !C1_integrator[3][4]_carry_eqn;
C1_integrator[3][4] = DFFEAS(C1_integrator[3][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L455 is cic_decim:cic_decim_i|integrator[3][4]~3109
--operation mode is arithmetic

C1L455 = CARRY(C1_integrator[3][4] & (C1_integrator[2][4] # !C1L453) # !C1_integrator[3][4] & C1_integrator[2][4] & !C1L453);


--C1_differentiator[0][3] is cic_decim:cic_decim_i|differentiator[0][3]
--operation mode is normal

C1_differentiator[0][3]_lut_out = clk_enable & C1_sampler[3];
C1_differentiator[0][3] = DFFEAS(C1_differentiator[0][3]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[3] is cic_decim:cic_decim_i|sampler[3]
--operation mode is normal

C1_sampler[3]_lut_out = C1_integrator[3][3] & clk_enable;
C1_sampler[3] = DFFEAS(C1_sampler[3]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][2] is cic_decim:cic_decim_i|pipeline[0][2]
--operation mode is arithmetic

C1_pipeline[0][2]_carry_eqn = C1L537;
C1_pipeline[0][2]_lut_out = C1_differentiator[0][2] $ C1_sampler[2] $ C1_pipeline[0][2]_carry_eqn;
C1_pipeline[0][2] = DFFEAS(C1_pipeline[0][2]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L539 is cic_decim:cic_decim_i|pipeline[0][2]~2901
--operation mode is arithmetic

C1L539 = CARRY(C1_differentiator[0][2] & C1_sampler[2] & !C1L537 # !C1_differentiator[0][2] & (C1_sampler[2] # !C1L537));


--C1_differentiator[1][2] is cic_decim:cic_decim_i|differentiator[1][2]
--operation mode is normal

C1_differentiator[1][2]_lut_out = C1_pipeline[0][2] & clk_enable;
C1_differentiator[1][2] = DFFEAS(C1_differentiator[1][2]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][1] is cic_decim:cic_decim_i|pipeline[1][1]
--operation mode is arithmetic

C1_pipeline[1][1]_carry_eqn = C1L623;
C1_pipeline[1][1]_lut_out = C1_differentiator[1][1] $ C1_pipeline[0][1] $ !C1_pipeline[1][1]_carry_eqn;
C1_pipeline[1][1] = DFFEAS(C1_pipeline[1][1]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L625 is cic_decim:cic_decim_i|pipeline[1][1]~2905
--operation mode is arithmetic

C1L625 = CARRY(C1_differentiator[1][1] & (!C1L623 # !C1_pipeline[0][1]) # !C1_differentiator[1][1] & !C1_pipeline[0][1] & !C1L623);


--C1_differentiator[2][1] is cic_decim:cic_decim_i|differentiator[2][1]
--operation mode is normal

C1_differentiator[2][1]_lut_out = C1_pipeline[1][1] & clk_enable;
C1_differentiator[2][1] = DFFEAS(C1_differentiator[2][1]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[2][0] is cic_decim:cic_decim_i|pipeline[2][0]
--operation mode is arithmetic

C1_pipeline[2][0]_lut_out = C1_differentiator[2][0] $ C1_pipeline[1][0];
C1_pipeline[2][0] = DFFEAS(C1_pipeline[2][0]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L711 is cic_decim:cic_decim_i|pipeline[2][0]~2909
--operation mode is arithmetic

C1L711 = CARRY(C1_pipeline[1][0] # !C1_differentiator[2][0]);


--C1_differentiator[3][0] is cic_decim:cic_decim_i|differentiator[3][0]
--operation mode is normal

C1_differentiator[3][0]_lut_out = C1_pipeline[2][0] & clk_enable;
C1_differentiator[3][0] = DFFEAS(C1_differentiator[3][0]_lut_out, clock, VCC, , C2L760, , , , );


--C2_integrator[0][7] is cic_decim:cic_decim_q|integrator[0][7]
--operation mode is arithmetic

C2_integrator[0][7]_carry_eqn = C2L195;
C2_integrator[0][7]_lut_out = C2_integrator[0][7] $ PB16_Qout[8] $ C2_integrator[0][7]_carry_eqn;
C2_integrator[0][7] = DFFEAS(C2_integrator[0][7]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L197 is cic_decim:cic_decim_q|integrator[0][7]~3112
--operation mode is arithmetic

C2L197 = CARRY(C2_integrator[0][7] & !PB16_Qout[8] & !C2L195 # !C2_integrator[0][7] & (!C2L195 # !PB16_Qout[8]));


--C2_integrator[1][6] is cic_decim:cic_decim_q|integrator[1][6]
--operation mode is arithmetic

C2_integrator[1][6]_carry_eqn = C2L281;
C2_integrator[1][6]_lut_out = C2_integrator[1][6] $ C2_integrator[0][6] $ !C2_integrator[1][6]_carry_eqn;
C2_integrator[1][6] = DFFEAS(C2_integrator[1][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L283 is cic_decim:cic_decim_q|integrator[1][6]~3116
--operation mode is arithmetic

C2L283 = CARRY(C2_integrator[1][6] & (C2_integrator[0][6] # !C2L281) # !C2_integrator[1][6] & C2_integrator[0][6] & !C2L281);


--C2_integrator[2][5] is cic_decim:cic_decim_q|integrator[2][5]
--operation mode is arithmetic

C2_integrator[2][5]_carry_eqn = C2L367;
C2_integrator[2][5]_lut_out = C2_integrator[2][5] $ C2_integrator[1][5] $ C2_integrator[2][5]_carry_eqn;
C2_integrator[2][5] = DFFEAS(C2_integrator[2][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L369 is cic_decim:cic_decim_q|integrator[2][5]~3120
--operation mode is arithmetic

C2L369 = CARRY(C2_integrator[2][5] & !C2_integrator[1][5] & !C2L367 # !C2_integrator[2][5] & (!C2L367 # !C2_integrator[1][5]));


--C2_integrator[3][4] is cic_decim:cic_decim_q|integrator[3][4]
--operation mode is arithmetic

C2_integrator[3][4]_carry_eqn = C2L454;
C2_integrator[3][4]_lut_out = C2_integrator[3][4] $ C2_integrator[2][4] $ !C2_integrator[3][4]_carry_eqn;
C2_integrator[3][4] = DFFEAS(C2_integrator[3][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L456 is cic_decim:cic_decim_q|integrator[3][4]~3124
--operation mode is arithmetic

C2L456 = CARRY(C2_integrator[3][4] & (C2_integrator[2][4] # !C2L454) # !C2_integrator[3][4] & C2_integrator[2][4] & !C2L454);


--C2_differentiator[0][3] is cic_decim:cic_decim_q|differentiator[0][3]
--operation mode is normal

C2_differentiator[0][3]_lut_out = clk_enable & C2_sampler[3];
C2_differentiator[0][3] = DFFEAS(C2_differentiator[0][3]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[3] is cic_decim:cic_decim_q|sampler[3]
--operation mode is normal

C2_sampler[3]_lut_out = C2_integrator[3][3] & clk_enable;
C2_sampler[3] = DFFEAS(C2_sampler[3]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][2] is cic_decim:cic_decim_q|pipeline[0][2]
--operation mode is arithmetic

C2_pipeline[0][2]_carry_eqn = C2L538;
C2_pipeline[0][2]_lut_out = C2_differentiator[0][2] $ C2_sampler[2] $ C2_pipeline[0][2]_carry_eqn;
C2_pipeline[0][2] = DFFEAS(C2_pipeline[0][2]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L540 is cic_decim:cic_decim_q|pipeline[0][2]~2916
--operation mode is arithmetic

C2L540 = CARRY(C2_differentiator[0][2] & C2_sampler[2] & !C2L538 # !C2_differentiator[0][2] & (C2_sampler[2] # !C2L538));


--C2_differentiator[1][2] is cic_decim:cic_decim_q|differentiator[1][2]
--operation mode is normal

C2_differentiator[1][2]_lut_out = C2_pipeline[0][2] & clk_enable;
C2_differentiator[1][2] = DFFEAS(C2_differentiator[1][2]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][1] is cic_decim:cic_decim_q|pipeline[1][1]
--operation mode is arithmetic

C2_pipeline[1][1]_carry_eqn = C2L624;
C2_pipeline[1][1]_lut_out = C2_differentiator[1][1] $ C2_pipeline[0][1] $ !C2_pipeline[1][1]_carry_eqn;
C2_pipeline[1][1] = DFFEAS(C2_pipeline[1][1]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L626 is cic_decim:cic_decim_q|pipeline[1][1]~2920
--operation mode is arithmetic

C2L626 = CARRY(C2_differentiator[1][1] & (!C2L624 # !C2_pipeline[0][1]) # !C2_differentiator[1][1] & !C2_pipeline[0][1] & !C2L624);


--C2_differentiator[2][1] is cic_decim:cic_decim_q|differentiator[2][1]
--operation mode is normal

C2_differentiator[2][1]_lut_out = C2_pipeline[1][1] & clk_enable;
C2_differentiator[2][1] = DFFEAS(C2_differentiator[2][1]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[2][0] is cic_decim:cic_decim_q|pipeline[2][0]
--operation mode is arithmetic

C2_pipeline[2][0]_lut_out = C2_differentiator[2][0] $ C2_pipeline[1][0];
C2_pipeline[2][0] = DFFEAS(C2_pipeline[2][0]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L712 is cic_decim:cic_decim_q|pipeline[2][0]~2924
--operation mode is arithmetic

C2L712 = CARRY(C2_pipeline[1][0] # !C2_differentiator[2][0]);


--C2_differentiator[3][0] is cic_decim:cic_decim_q|differentiator[3][0]
--operation mode is normal

C2_differentiator[3][0]_lut_out = C2_pipeline[2][0] & clk_enable;
C2_differentiator[3][0] = DFFEAS(C2_differentiator[3][0]_lut_out, clock, VCC, , C2L760, , , , );


--PB8_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[0]
--operation mode is arithmetic

PB8_PHout[0]_lut_out = !PB7_PHout[0];
PB8_PHout[0] = DFFEAS(PB8_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L40 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[0]~263
--operation mode is arithmetic

PB8L40 = CARRY(PB7_PHout[0]);


--PB6L141 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1994
--operation mode is arithmetic

PB6L141_carry_eqn = PB6L148;
PB6L141 = PB5_PHout[4] $ (PB6L141_carry_eqn);

--PB6L142 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1996
--operation mode is arithmetic

PB6L142 = CARRY(!PB6L148 # !PB5_PHout[4]);


--PB6L143 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~1999
--operation mode is arithmetic

PB6L143_carry_eqn = PB6L150;
PB6L143 = PB5_PHout[4] $ (!PB6L143_carry_eqn);

--PB6L144 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2001
--operation mode is arithmetic

PB6L144 = CARRY(!PB5_PHout[4] & (!PB6L150));


--PB6_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[3]
--operation mode is normal

PB6_PHout[3]_lut_out = PB5_PHout[14] & (PB6L149) # !PB5_PHout[14] & PB6L147;
PB6_PHout[3] = DFFEAS(PB6_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[2]
--operation mode is arithmetic

PB7_PHout[2]_carry_eqn = PB7L42;
PB7_PHout[2]_lut_out = PB6_PHout[14] $ PB6_PHout[2] $ !PB7_PHout[2]_carry_eqn;
PB7_PHout[2] = DFFEAS(PB7_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L44 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[2]~259
--operation mode is arithmetic

PB7L44 = CARRY(PB6_PHout[14] & (PB6_PHout[2] # !PB7L42) # !PB6_PHout[14] & PB6_PHout[2] & !PB7L42);


--PB8_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[1]
--operation mode is arithmetic

PB8_PHout[1]_carry_eqn = PB8L40;
PB8_PHout[1]_lut_out = PB7_PHout[1] $ PB7_PHout[14] $ PB8_PHout[1]_carry_eqn;
PB8_PHout[1] = DFFEAS(PB8_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L42 is cordic:rx_cordic|cordic_stage:cordic_stage7|PHout[1]~267
--operation mode is arithmetic

PB8L42 = CARRY(PB7_PHout[1] & !PB7_PHout[14] & !PB8L40 # !PB7_PHout[1] & (!PB8L40 # !PB7_PHout[14]));


--E1_PHstage0[10] is cordic:rx_cordic|PHstage0[10]
--operation mode is normal

E1_PHstage0[10]_lut_out = F1_phase_out[26] & clk_enable;
E1_PHstage0[10] = DFFEAS(E1_PHstage0[10]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[9] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[9]
--operation mode is normal

PB1_PHout[9]_lut_out = clk_enable & E1_PHstage0[9];
PB1_PHout[9] = DFFEAS(PB1_PHout[9]_lut_out, clock, VCC, , , , , , );


--PB2L103 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1919
--operation mode is arithmetic

PB2L103_carry_eqn = PB2L113;
PB2L103 = PB1_PHout[8] $ (!PB2L103_carry_eqn);

--PB2L104 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1921
--operation mode is arithmetic

PB2L104 = CARRY(PB1_PHout[8] & (!PB2L113));


--PB2L105 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1924
--operation mode is arithmetic

PB2L105_carry_eqn = PB2L115;
PB2L105 = PB1_PHout[8] $ (PB2L105_carry_eqn);

--PB2L106 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1926
--operation mode is arithmetic

PB2L106 = CARRY(PB1_PHout[8] # !PB2L115);


--PB2_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[7]
--operation mode is normal

PB2_PHout[7]_lut_out = PB1_PHout[14] & (PB2L114) # !PB1_PHout[14] & PB2L112;
PB2_PHout[7] = DFFEAS(PB2_PHout[7]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[6]
--operation mode is arithmetic

PB3_PHout[6]_carry_eqn = PB3L48;
PB3_PHout[6]_lut_out = PB2_PHout[14] $ PB2_PHout[6] $ PB3_PHout[6]_carry_eqn;
PB3_PHout[6] = DFFEAS(PB3_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L50 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[6]~243
--operation mode is arithmetic

PB3L50 = CARRY(PB2_PHout[14] & PB2_PHout[6] & !PB3L48 # !PB2_PHout[14] & (PB2_PHout[6] # !PB3L48));


--PB4_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[5]
--operation mode is arithmetic

PB4_PHout[5]_carry_eqn = PB4L48;
PB4_PHout[5]_lut_out = PB3_PHout[5] $ PB3_PHout[14] $ PB4_PHout[5]_carry_eqn;
PB4_PHout[5] = DFFEAS(PB4_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L50 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[5]~247
--operation mode is arithmetic

PB4L50 = CARRY(PB3_PHout[5] & !PB3_PHout[14] & !PB4L48 # !PB3_PHout[5] & (!PB4L48 # !PB3_PHout[14]));


--PB5_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[4]
--operation mode is arithmetic

PB5_PHout[4]_carry_eqn = PB5L46;
PB5_PHout[4]_lut_out = PB4_PHout[4] $ PB4_PHout[14] $ !PB5_PHout[4]_carry_eqn;
PB5_PHout[4] = DFFEAS(PB5_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L48 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[4]~251
--operation mode is arithmetic

PB5L48 = CARRY(PB4_PHout[4] & (PB4_PHout[14] # !PB5L46) # !PB4_PHout[4] & PB4_PHout[14] & !PB5L46);


--PB3L102 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1851
--operation mode is arithmetic

PB3L102 = CARRY(PB2_Iout[12] & (PB2_Iout[10] # !PB3L107) # !PB2_Iout[12] & PB2_Iout[10] & !PB3L107);


--PB3L104 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1856
--operation mode is arithmetic

PB3L104 = CARRY(PB2_Iout[12] & PB2_Iout[10] & !PB3L109 # !PB2_Iout[12] & (PB2_Iout[10] # !PB3L109));


--F1_phase_out[26] is phase_accumulator:rx_phase_accumulator|phase_out[26]
--operation mode is arithmetic

F1_phase_out[26]_carry_eqn = F1L53;
F1_phase_out[26]_lut_out = F1_phase_out[26] $ (!F1_phase_out[26]_carry_eqn);
F1_phase_out[26] = DFFEAS(F1_phase_out[26]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L55 is phase_accumulator:rx_phase_accumulator|phase_out[26]~373
--operation mode is arithmetic

F1L55 = CARRY(F1_phase_out[26] & (!F1L53));


--E1_Istage0[11] is cordic:rx_cordic|Istage0[11]
--operation mode is arithmetic

E1_Istage0[11]_carry_eqn = E1L23;
E1_Istage0[11]_lut_out = E1L35 $ ADC[11] $ E1_Istage0[11]_carry_eqn;
E1_Istage0[11] = DFFEAS(E1_Istage0[11]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L25 is cordic:rx_cordic|Istage0[11]~362
--operation mode is arithmetic

E1L25 = CARRY(E1L35 $ !ADC[11] # !E1L23);


--PB2L107 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1929
--operation mode is normal

PB2L107 = PB1_PHout[14] $ PB1_Iout[12];


--PB1_Iout[11] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[11]
--operation mode is normal

PB1_Iout[11]_lut_out = !E1_PHstage0[14] & E1_Istage0[10];
PB1_Iout[11] = DFFEAS(PB1_Iout[11]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L43 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~203
--operation mode is arithmetic

PB2L43 = CARRY(PB2L116 & (PB1_Iout[10] # !PB2L44) # !PB2L116 & PB1_Iout[10] & !PB2L44);


--PB2L108 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1930
--operation mode is arithmetic

PB2L108_carry_eqn = PB2L118;
PB2L108 = PB1_Iout[11] $ PB1_Iout[10] $ PB2L108_carry_eqn;

--PB2L109 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1932
--operation mode is arithmetic

PB2L109 = CARRY(PB1_Iout[11] & !PB1_Iout[10] & !PB2L118 # !PB1_Iout[11] & (!PB2L118 # !PB1_Iout[10]));


--PB2L110 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1935
--operation mode is arithmetic

PB2L110_carry_eqn = PB2L120;
PB2L110 = PB1_Iout[11] $ PB1_Iout[10] $ PB2L110_carry_eqn;

--PB2L111 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1937
--operation mode is arithmetic

PB2L111 = CARRY(PB1_Iout[11] & PB1_Iout[10] & !PB2L120 # !PB1_Iout[11] & (PB1_Iout[10] # !PB2L120));


--PB3L105 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1859
--operation mode is normal

PB3L105 = PB2_PHout[14] $ PB2_Iout[11];


--PB2_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[9]
--operation mode is normal

PB2_Iout[9]_lut_out = PB1_PHout[14] & (PB2L119) # !PB1_PHout[14] & PB2L117;
PB2_Iout[9] = DFFEAS(PB2_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[8]
--operation mode is arithmetic

PB3_Iout[8]_carry_eqn = PB3L18;
PB3_Iout[8]_lut_out = PB3L110 $ PB2_Iout[8] $ PB3_Iout[8]_carry_eqn;
PB3_Iout[8] = DFFEAS(PB3_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L20 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[8]~280
--operation mode is arithmetic

PB3L20 = CARRY(PB3L110 & !PB2_Iout[8] & !PB3L18 # !PB3L110 & (!PB3L18 # !PB2_Iout[8]));


--PB4L111 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1817
--operation mode is normal

PB4L111 = PB3_PHout[14] $ PB3_Iout[11];


--PB4_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[7]
--operation mode is arithmetic

PB4_Iout[7]_carry_eqn = PB4L16;
PB4_Iout[7]_lut_out = PB4L112 $ PB3_Iout[7] $ !PB4_Iout[7]_carry_eqn;
PB4_Iout[7] = DFFEAS(PB4_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L18 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[7]~299
--operation mode is arithmetic

PB4L18 = CARRY(PB4L112 & (PB3_Iout[7] # !PB4L16) # !PB4L112 & PB3_Iout[7] & !PB4L16);


--PB5L117 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1914
--operation mode is normal

PB5L117 = PB4_PHout[14] $ PB4_Qout[11];


--PB5_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[6]
--operation mode is arithmetic

PB5_Iout[6]_carry_eqn = PB5L14;
PB5_Iout[6]_lut_out = PB5L119 $ PB4_Iout[6] $ PB5_Iout[6]_carry_eqn;
PB5_Iout[6] = DFFEAS(PB5_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L16 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[6]~303
--operation mode is arithmetic

PB5L16 = CARRY(PB5L119 & !PB4_Iout[6] & !PB5L14 # !PB5L119 & (!PB5L14 # !PB4_Iout[6]));


--PB6L145 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2004
--operation mode is normal

PB6L145 = PB5_PHout[14] $ PB5_Qout[11];


--PB6_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[5]
--operation mode is arithmetic

PB6_Iout[5]_carry_eqn = PB6L12;
PB6_Iout[5]_lut_out = PB6L151 $ PB5_Iout[5] $ !PB6_Iout[5]_carry_eqn;
PB6_Iout[5] = DFFEAS(PB6_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L14 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[5]~307
--operation mode is arithmetic

PB6L14 = CARRY(PB6L151 & (PB5_Iout[5] # !PB6L12) # !PB6L151 & PB5_Iout[5] & !PB6L12);


--PB7L117 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1886
--operation mode is normal

PB7L117 = PB6_PHout[14] $ PB6_Qout[11];


--PB7_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[4]
--operation mode is arithmetic

PB7_Iout[4]_carry_eqn = PB7L10;
PB7_Iout[4]_lut_out = PB7L119 $ PB6_Iout[4] $ PB7_Iout[4]_carry_eqn;
PB7_Iout[4] = DFFEAS(PB7_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L12 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[4]~311
--operation mode is arithmetic

PB7L12 = CARRY(PB7L119 & !PB6_Iout[4] & !PB7L10 # !PB7L119 & (!PB7L10 # !PB6_Iout[4]));


--PB8L117 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1872
--operation mode is normal

PB8L117 = PB7_PHout[14] $ PB7_Qout[11];


--PB8_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[3]
--operation mode is arithmetic

PB8_Iout[3]_carry_eqn = PB8L8;
PB8_Iout[3]_lut_out = PB8L119 $ PB7_Iout[3] $ !PB8_Iout[3]_carry_eqn;
PB8_Iout[3] = DFFEAS(PB8_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L10 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[3]~315
--operation mode is arithmetic

PB8L10 = CARRY(PB8L119 & (PB7_Iout[3] # !PB8L8) # !PB8L119 & PB7_Iout[3] & !PB8L8);


--PB9L117 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1858
--operation mode is normal

PB9L117 = PB8_PHout[14] $ PB8_Qout[11];


--PB9_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[2]
--operation mode is arithmetic

PB9_Iout[2]_carry_eqn = PB9L6;
PB9_Iout[2]_lut_out = PB9L119 $ PB8_Iout[2] $ PB9_Iout[2]_carry_eqn;
PB9_Iout[2] = DFFEAS(PB9_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L8 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[2]~321
--operation mode is arithmetic

PB9L8 = CARRY(PB9L119 & !PB8_Iout[2] & !PB9L6 # !PB9L119 & (!PB9L6 # !PB8_Iout[2]));


--PB10L153 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1968
--operation mode is normal

PB10L153 = PB9_PHout[14] $ PB9_Qout[11];


--PB10_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[1]
--operation mode is arithmetic

PB10_Iout[1]_carry_eqn = PB10L3;
PB10_Iout[1]_lut_out = PB10L155 $ PB9_Iout[1] $ !PB10_Iout[1]_carry_eqn;
PB10_Iout[1] = DFFEAS(PB10_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L6 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[1]~323
--operation mode is arithmetic

PB10L6 = CARRY(PB10L155 & (PB9_Iout[1] # !PB10L3) # !PB10L155 & PB9_Iout[1] & !PB10L3);


--PB11L157 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1964
--operation mode is normal

PB11L157 = PB10_PHout[14] $ PB10_Qout[11];


--PB11_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[0]
--operation mode is arithmetic

PB11_Iout[0]_carry_eqn = PB11L4;
PB11_Iout[0]_lut_out = PB11L159 $ PB10_Iout[0] $ PB11_Iout[0]_carry_eqn;
PB11_Iout[0] = DFFEAS(PB11_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L3 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[0]~327
--operation mode is arithmetic

PB11L3 = CARRY(PB11L159 & !PB10_Iout[0] & !PB11L4 # !PB11L159 & (!PB11L4 # !PB10_Iout[0]));


--PB12L117 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1816
--operation mode is normal

PB12L117 = PB11_PHout[14] $ PB11_Qout[11];


--PB12L4 is cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[0]~332
--operation mode is arithmetic

PB12L4 = CARRY(PB11_PHout[14]);


--PB4_Qout[7] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[7]
--operation mode is arithmetic

PB4_Qout[7]_carry_eqn = PB4L83;
PB4_Qout[7]_lut_out = PB4L112 $ PB3_Iout[7] $ !PB4_Qout[7]_carry_eqn;
PB4_Qout[7] = DFFEAS(PB4_Qout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L85 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[7]~299
--operation mode is arithmetic

PB4L85 = CARRY(PB4L112 & (PB3_Iout[7] # !PB4L83) # !PB4L112 & PB3_Iout[7] & !PB4L83);


--PB5L118 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1915
--operation mode is normal

PB5L118 = PB4_PHout[14] $ PB4_Iout[11];


--PB5_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[6]
--operation mode is arithmetic

PB5_Qout[6]_carry_eqn = PB5L81;
PB5_Qout[6]_lut_out = PB5L120 $ PB4_Qout[6] $ PB5_Qout[6]_carry_eqn;
PB5_Qout[6] = DFFEAS(PB5_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L83 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[6]~303
--operation mode is arithmetic

PB5L83 = CARRY(PB5L120 & !PB4_Qout[6] & !PB5L81 # !PB5L120 & (!PB5L81 # !PB4_Qout[6]));


--PB6L146 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2005
--operation mode is normal

PB6L146 = PB5_PHout[14] $ PB5_Iout[11];


--PB6_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[5]
--operation mode is arithmetic

PB6_Qout[5]_carry_eqn = PB6L65;
PB6_Qout[5]_lut_out = PB6L152 $ PB5_Qout[5] $ !PB6_Qout[5]_carry_eqn;
PB6_Qout[5] = DFFEAS(PB6_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L67 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[5]~307
--operation mode is arithmetic

PB6L67 = CARRY(PB6L152 & (PB5_Qout[5] # !PB6L65) # !PB6L152 & PB5_Qout[5] & !PB6L65);


--PB7L118 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1887
--operation mode is normal

PB7L118 = PB6_PHout[14] $ PB6_Iout[11];


--PB7_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[4]
--operation mode is arithmetic

PB7_Qout[4]_carry_eqn = PB7L77;
PB7_Qout[4]_lut_out = PB7L120 $ PB6_Qout[4] $ PB7_Qout[4]_carry_eqn;
PB7_Qout[4] = DFFEAS(PB7_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L79 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[4]~311
--operation mode is arithmetic

PB7L79 = CARRY(PB7L120 & !PB6_Qout[4] & !PB7L77 # !PB7L120 & (!PB7L77 # !PB6_Qout[4]));


--PB8L118 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1873
--operation mode is normal

PB8L118 = PB7_PHout[14] $ PB7_Iout[11];


--PB8_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[3]
--operation mode is arithmetic

PB8_Qout[3]_carry_eqn = PB8L75;
PB8_Qout[3]_lut_out = PB8L120 $ PB7_Qout[3] $ !PB8_Qout[3]_carry_eqn;
PB8_Qout[3] = DFFEAS(PB8_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L77 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[3]~315
--operation mode is arithmetic

PB8L77 = CARRY(PB8L120 & (PB7_Qout[3] # !PB8L75) # !PB8L120 & PB7_Qout[3] & !PB8L75);


--PB9L118 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1859
--operation mode is normal

PB9L118 = PB8_PHout[14] $ PB8_Iout[11];


--PB9_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[2]
--operation mode is arithmetic

PB9_Qout[2]_carry_eqn = PB9L73;
PB9_Qout[2]_lut_out = PB9L120 $ PB8_Qout[2] $ PB9_Qout[2]_carry_eqn;
PB9_Qout[2] = DFFEAS(PB9_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L75 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[2]~319
--operation mode is arithmetic

PB9L75 = CARRY(PB9L120 & !PB8_Qout[2] & !PB9L73 # !PB9L120 & (!PB9L73 # !PB8_Qout[2]));


--PB10L154 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1969
--operation mode is normal

PB10L154 = PB9_PHout[14] $ PB9_Iout[11];


--PB10_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[1]
--operation mode is arithmetic

PB10_Qout[1]_carry_eqn = PB10L56;
PB10_Qout[1]_lut_out = PB10L156 $ PB9_Qout[1] $ !PB10_Qout[1]_carry_eqn;
PB10_Qout[1] = DFFEAS(PB10_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L59 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[1]~323
--operation mode is arithmetic

PB10L59 = CARRY(PB10L156 & (PB9_Qout[1] # !PB10L56) # !PB10L156 & PB9_Qout[1] & !PB10L56);


--PB11L158 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1965
--operation mode is normal

PB11L158 = PB10_PHout[14] $ PB10_Iout[11];


--PB11_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[0]
--operation mode is arithmetic

PB11_Qout[0]_carry_eqn = PB11L57;
PB11_Qout[0]_lut_out = PB11L160 $ PB10_Qout[0] $ PB11_Qout[0]_carry_eqn;
PB11_Qout[0] = DFFEAS(PB11_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB11L56 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[0]~327
--operation mode is arithmetic

PB11L56 = CARRY(PB11L160 & !PB10_Qout[0] & !PB11L57 # !PB11L160 & (!PB11L57 # !PB10_Qout[0]));


--PB12L118 is cordic:rx_cordic|cordic_stage:cordic_stage11|add~1817
--operation mode is normal

PB12L118 = PB11_PHout[14] $ PB11_Iout[11];


--PB12L71 is cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[0]~332
--operation mode is arithmetic

PB12L71 = CARRY(PB11_PHout[14]);


--C1_integrator[0][6] is cic_decim:cic_decim_i|integrator[0][6]
--operation mode is arithmetic

C1_integrator[0][6]_carry_eqn = C1L193;
C1_integrator[0][6]_lut_out = C1_integrator[0][6] $ PB16_Iout[7] $ !C1_integrator[0][6]_carry_eqn;
C1_integrator[0][6] = DFFEAS(C1_integrator[0][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L195 is cic_decim:cic_decim_i|integrator[0][6]~3113
--operation mode is arithmetic

C1L195 = CARRY(C1_integrator[0][6] & (PB16_Iout[7] # !C1L193) # !C1_integrator[0][6] & PB16_Iout[7] & !C1L193);


--C1_integrator[1][5] is cic_decim:cic_decim_i|integrator[1][5]
--operation mode is arithmetic

C1_integrator[1][5]_carry_eqn = C1L279;
C1_integrator[1][5]_lut_out = C1_integrator[1][5] $ C1_integrator[0][5] $ C1_integrator[1][5]_carry_eqn;
C1_integrator[1][5] = DFFEAS(C1_integrator[1][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L281 is cic_decim:cic_decim_i|integrator[1][5]~3117
--operation mode is arithmetic

C1L281 = CARRY(C1_integrator[1][5] & !C1_integrator[0][5] & !C1L279 # !C1_integrator[1][5] & (!C1L279 # !C1_integrator[0][5]));


--C1_integrator[2][4] is cic_decim:cic_decim_i|integrator[2][4]
--operation mode is arithmetic

C1_integrator[2][4]_carry_eqn = C1L365;
C1_integrator[2][4]_lut_out = C1_integrator[2][4] $ C1_integrator[1][4] $ !C1_integrator[2][4]_carry_eqn;
C1_integrator[2][4] = DFFEAS(C1_integrator[2][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L367 is cic_decim:cic_decim_i|integrator[2][4]~3121
--operation mode is arithmetic

C1L367 = CARRY(C1_integrator[2][4] & (C1_integrator[1][4] # !C1L365) # !C1_integrator[2][4] & C1_integrator[1][4] & !C1L365);


--C1_integrator[3][3] is cic_decim:cic_decim_i|integrator[3][3]
--operation mode is arithmetic

C1_integrator[3][3]_carry_eqn = C1L451;
C1_integrator[3][3]_lut_out = C1_integrator[3][3] $ C1_integrator[2][3] $ C1_integrator[3][3]_carry_eqn;
C1_integrator[3][3] = DFFEAS(C1_integrator[3][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L453 is cic_decim:cic_decim_i|integrator[3][3]~3125
--operation mode is arithmetic

C1L453 = CARRY(C1_integrator[3][3] & !C1_integrator[2][3] & !C1L451 # !C1_integrator[3][3] & (!C1L451 # !C1_integrator[2][3]));


--C1_differentiator[0][2] is cic_decim:cic_decim_i|differentiator[0][2]
--operation mode is normal

C1_differentiator[0][2]_lut_out = clk_enable & C1_sampler[2];
C1_differentiator[0][2] = DFFEAS(C1_differentiator[0][2]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[2] is cic_decim:cic_decim_i|sampler[2]
--operation mode is normal

C1_sampler[2]_lut_out = C1_integrator[3][2] & clk_enable;
C1_sampler[2] = DFFEAS(C1_sampler[2]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][1] is cic_decim:cic_decim_i|pipeline[0][1]
--operation mode is arithmetic

C1_pipeline[0][1]_carry_eqn = C1L535;
C1_pipeline[0][1]_lut_out = C1_differentiator[0][1] $ C1_sampler[1] $ !C1_pipeline[0][1]_carry_eqn;
C1_pipeline[0][1] = DFFEAS(C1_pipeline[0][1]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L537 is cic_decim:cic_decim_i|pipeline[0][1]~2913
--operation mode is arithmetic

C1L537 = CARRY(C1_differentiator[0][1] & (!C1L535 # !C1_sampler[1]) # !C1_differentiator[0][1] & !C1_sampler[1] & !C1L535);


--C1_differentiator[1][1] is cic_decim:cic_decim_i|differentiator[1][1]
--operation mode is normal

C1_differentiator[1][1]_lut_out = C1_pipeline[0][1] & clk_enable;
C1_differentiator[1][1] = DFFEAS(C1_differentiator[1][1]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[1][0] is cic_decim:cic_decim_i|pipeline[1][0]
--operation mode is arithmetic

C1_pipeline[1][0]_lut_out = C1_differentiator[1][0] $ C1_pipeline[0][0];
C1_pipeline[1][0] = DFFEAS(C1_pipeline[1][0]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L623 is cic_decim:cic_decim_i|pipeline[1][0]~2917
--operation mode is arithmetic

C1L623 = CARRY(C1_pipeline[0][0] # !C1_differentiator[1][0]);


--C1_differentiator[2][0] is cic_decim:cic_decim_i|differentiator[2][0]
--operation mode is normal

C1_differentiator[2][0]_lut_out = C1_pipeline[1][0] & clk_enable;
C1_differentiator[2][0] = DFFEAS(C1_differentiator[2][0]_lut_out, clock, VCC, , C2L760, , , , );


--C2_integrator[0][6] is cic_decim:cic_decim_q|integrator[0][6]
--operation mode is arithmetic

C2_integrator[0][6]_carry_eqn = C2L193;
C2_integrator[0][6]_lut_out = C2_integrator[0][6] $ PB16_Qout[7] $ !C2_integrator[0][6]_carry_eqn;
C2_integrator[0][6] = DFFEAS(C2_integrator[0][6]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L195 is cic_decim:cic_decim_q|integrator[0][6]~3128
--operation mode is arithmetic

C2L195 = CARRY(C2_integrator[0][6] & (PB16_Qout[7] # !C2L193) # !C2_integrator[0][6] & PB16_Qout[7] & !C2L193);


--C2_integrator[1][5] is cic_decim:cic_decim_q|integrator[1][5]
--operation mode is arithmetic

C2_integrator[1][5]_carry_eqn = C2L279;
C2_integrator[1][5]_lut_out = C2_integrator[1][5] $ C2_integrator[0][5] $ C2_integrator[1][5]_carry_eqn;
C2_integrator[1][5] = DFFEAS(C2_integrator[1][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L281 is cic_decim:cic_decim_q|integrator[1][5]~3132
--operation mode is arithmetic

C2L281 = CARRY(C2_integrator[1][5] & !C2_integrator[0][5] & !C2L279 # !C2_integrator[1][5] & (!C2L279 # !C2_integrator[0][5]));


--C2_integrator[2][4] is cic_decim:cic_decim_q|integrator[2][4]
--operation mode is arithmetic

C2_integrator[2][4]_carry_eqn = C2L365;
C2_integrator[2][4]_lut_out = C2_integrator[2][4] $ C2_integrator[1][4] $ !C2_integrator[2][4]_carry_eqn;
C2_integrator[2][4] = DFFEAS(C2_integrator[2][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L367 is cic_decim:cic_decim_q|integrator[2][4]~3136
--operation mode is arithmetic

C2L367 = CARRY(C2_integrator[2][4] & (C2_integrator[1][4] # !C2L365) # !C2_integrator[2][4] & C2_integrator[1][4] & !C2L365);


--C2_integrator[3][3] is cic_decim:cic_decim_q|integrator[3][3]
--operation mode is arithmetic

C2_integrator[3][3]_carry_eqn = C2L452;
C2_integrator[3][3]_lut_out = C2_integrator[3][3] $ C2_integrator[2][3] $ C2_integrator[3][3]_carry_eqn;
C2_integrator[3][3] = DFFEAS(C2_integrator[3][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L454 is cic_decim:cic_decim_q|integrator[3][3]~3140
--operation mode is arithmetic

C2L454 = CARRY(C2_integrator[3][3] & !C2_integrator[2][3] & !C2L452 # !C2_integrator[3][3] & (!C2L452 # !C2_integrator[2][3]));


--C2_differentiator[0][2] is cic_decim:cic_decim_q|differentiator[0][2]
--operation mode is normal

C2_differentiator[0][2]_lut_out = clk_enable & C2_sampler[2];
C2_differentiator[0][2] = DFFEAS(C2_differentiator[0][2]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[2] is cic_decim:cic_decim_q|sampler[2]
--operation mode is normal

C2_sampler[2]_lut_out = C2_integrator[3][2] & clk_enable;
C2_sampler[2] = DFFEAS(C2_sampler[2]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][1] is cic_decim:cic_decim_q|pipeline[0][1]
--operation mode is arithmetic

C2_pipeline[0][1]_carry_eqn = C2L536;
C2_pipeline[0][1]_lut_out = C2_differentiator[0][1] $ C2_sampler[1] $ !C2_pipeline[0][1]_carry_eqn;
C2_pipeline[0][1] = DFFEAS(C2_pipeline[0][1]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L538 is cic_decim:cic_decim_q|pipeline[0][1]~2928
--operation mode is arithmetic

C2L538 = CARRY(C2_differentiator[0][1] & (!C2L536 # !C2_sampler[1]) # !C2_differentiator[0][1] & !C2_sampler[1] & !C2L536);


--C2_differentiator[1][1] is cic_decim:cic_decim_q|differentiator[1][1]
--operation mode is normal

C2_differentiator[1][1]_lut_out = C2_pipeline[0][1] & clk_enable;
C2_differentiator[1][1] = DFFEAS(C2_differentiator[1][1]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[1][0] is cic_decim:cic_decim_q|pipeline[1][0]
--operation mode is arithmetic

C2_pipeline[1][0]_lut_out = C2_differentiator[1][0] $ C2_pipeline[0][0];
C2_pipeline[1][0] = DFFEAS(C2_pipeline[1][0]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L624 is cic_decim:cic_decim_q|pipeline[1][0]~2932
--operation mode is arithmetic

C2L624 = CARRY(C2_pipeline[0][0] # !C2_differentiator[1][0]);


--C2_differentiator[2][0] is cic_decim:cic_decim_q|differentiator[2][0]
--operation mode is normal

C2_differentiator[2][0]_lut_out = C2_pipeline[1][0] & clk_enable;
C2_differentiator[2][0] = DFFEAS(C2_differentiator[2][0]_lut_out, clock, VCC, , C2L760, , , , );


--PB7_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[0]
--operation mode is arithmetic

PB7_PHout[0]_lut_out = !PB6_PHout[0];
PB7_PHout[0] = DFFEAS(PB7_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L40 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[0]~263
--operation mode is arithmetic

PB7L40 = CARRY(PB6_PHout[0]);


--PB6L147 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2006
--operation mode is arithmetic

PB6L147_carry_eqn = PB6L154;
PB6L147 = PB5_PHout[3] $ (!PB6L147_carry_eqn);

--PB6L148 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2008
--operation mode is arithmetic

PB6L148 = CARRY(PB5_PHout[3] & (!PB6L154));


--PB6L149 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2011
--operation mode is arithmetic

PB6L149_carry_eqn = PB6L156;
PB6L149 = PB5_PHout[3] $ (PB6L149_carry_eqn);

--PB6L150 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2013
--operation mode is arithmetic

PB6L150 = CARRY(PB5_PHout[3] # !PB6L156);


--PB6_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[2]
--operation mode is normal

PB6_PHout[2]_lut_out = PB5_PHout[14] & (PB6L155) # !PB5_PHout[14] & PB6L153;
PB6_PHout[2] = DFFEAS(PB6_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB7_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[1]
--operation mode is arithmetic

PB7_PHout[1]_carry_eqn = PB7L40;
PB7_PHout[1]_lut_out = PB6_PHout[14] $ PB6_PHout[1] $ !PB7_PHout[1]_carry_eqn;
PB7_PHout[1] = DFFEAS(PB7_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L42 is cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[1]~267
--operation mode is arithmetic

PB7L42 = CARRY(PB6_PHout[14] & (!PB7L40 # !PB6_PHout[1]) # !PB6_PHout[14] & !PB6_PHout[1] & !PB7L40);


--E1_PHstage0[9] is cordic:rx_cordic|PHstage0[9]
--operation mode is normal

E1_PHstage0[9]_lut_out = F1_phase_out[25] & clk_enable;
E1_PHstage0[9] = DFFEAS(E1_PHstage0[9]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[8] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[8]
--operation mode is normal

PB1_PHout[8]_lut_out = clk_enable & E1_PHstage0[8];
PB1_PHout[8] = DFFEAS(PB1_PHout[8]_lut_out, clock, VCC, , , , , , );


--PB2L112 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1940
--operation mode is arithmetic

PB2L112_carry_eqn = PB2L122;
PB2L112 = PB1_PHout[7] $ (!PB2L112_carry_eqn);

--PB2L113 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1942
--operation mode is arithmetic

PB2L113 = CARRY(!PB1_PHout[7] & (!PB2L122));


--PB2L114 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1945
--operation mode is arithmetic

PB2L114_carry_eqn = PB2L124;
PB2L114 = PB1_PHout[7] $ (PB2L114_carry_eqn);

--PB2L115 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1947
--operation mode is arithmetic

PB2L115 = CARRY(!PB2L124 # !PB1_PHout[7]);


--PB2_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[6]
--operation mode is normal

PB2_PHout[6]_lut_out = PB1_PHout[14] & (PB2L123) # !PB1_PHout[14] & PB2L121;
PB2_PHout[6] = DFFEAS(PB2_PHout[6]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[5]
--operation mode is arithmetic

PB3_PHout[5]_carry_eqn = PB3L46;
PB3_PHout[5]_lut_out = PB2_PHout[14] $ PB2_PHout[5] $ !PB3_PHout[5]_carry_eqn;
PB3_PHout[5] = DFFEAS(PB3_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L48 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[5]~247
--operation mode is arithmetic

PB3L48 = CARRY(PB2_PHout[14] & (!PB3L46 # !PB2_PHout[5]) # !PB2_PHout[14] & !PB2_PHout[5] & !PB3L46);


--PB4_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[4]
--operation mode is arithmetic

PB4_PHout[4]_carry_eqn = PB4L46;
PB4_PHout[4]_lut_out = PB3_PHout[4] $ PB3_PHout[14] $ PB4_PHout[4]_carry_eqn;
PB4_PHout[4] = DFFEAS(PB4_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L48 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[4]~251
--operation mode is arithmetic

PB4L48 = CARRY(PB3_PHout[4] & (!PB4L46 # !PB3_PHout[14]) # !PB3_PHout[4] & !PB3_PHout[14] & !PB4L46);


--PB5_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[3]
--operation mode is arithmetic

PB5_PHout[3]_carry_eqn = PB5L44;
PB5_PHout[3]_lut_out = PB4_PHout[3] $ PB4_PHout[14] $ !PB5_PHout[3]_carry_eqn;
PB5_PHout[3] = DFFEAS(PB5_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L46 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[3]~255
--operation mode is arithmetic

PB5L46 = CARRY(PB4_PHout[3] & PB4_PHout[14] & !PB5L44 # !PB4_PHout[3] & (PB4_PHout[14] # !PB5L44));


--PB3L107 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1862
--operation mode is arithmetic

PB3L107 = CARRY(PB2_Iout[11] & !PB2_Iout[9] & !PB3L112 # !PB2_Iout[11] & (!PB3L112 # !PB2_Iout[9]));


--PB3L109 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1867
--operation mode is arithmetic

PB3L109 = CARRY(PB2_Iout[11] & (!PB3L114 # !PB2_Iout[9]) # !PB2_Iout[11] & !PB2_Iout[9] & !PB3L114);


--F1_phase_out[25] is phase_accumulator:rx_phase_accumulator|phase_out[25]
--operation mode is arithmetic

F1_phase_out[25]_carry_eqn = F1L51;
F1_phase_out[25]_lut_out = F1_phase_out[25] $ (F1_phase_out[25]_carry_eqn);
F1_phase_out[25] = DFFEAS(F1_phase_out[25]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L53 is phase_accumulator:rx_phase_accumulator|phase_out[25]~377
--operation mode is arithmetic

F1L53 = CARRY(!F1L51 # !F1_phase_out[25]);


--E1_Istage0[10] is cordic:rx_cordic|Istage0[10]
--operation mode is arithmetic

E1_Istage0[10]_carry_eqn = E1L21;
E1_Istage0[10]_lut_out = E1L35 $ ADC[10] $ !E1_Istage0[10]_carry_eqn;
E1_Istage0[10] = DFFEAS(E1_Istage0[10]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L23 is cordic:rx_cordic|Istage0[10]~366
--operation mode is arithmetic

E1L23 = CARRY(!E1L21 & (E1L35 $ ADC[10]));


--PB2L116 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1950
--operation mode is normal

PB2L116 = PB1_PHout[14] $ PB1_Iout[11];


--PB1_Iout[10] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[10]
--operation mode is normal

PB1_Iout[10]_lut_out = !E1_PHstage0[14] & E1_Istage0[9];
PB1_Iout[10] = DFFEAS(PB1_Iout[10]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L44 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~208
--operation mode is arithmetic

PB2L44 = CARRY(PB2L125 & !PB1_Iout[9] & !PB2L45 # !PB2L125 & (!PB2L45 # !PB1_Iout[9]));


--PB2L117 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1951
--operation mode is arithmetic

PB2L117_carry_eqn = PB2L127;
PB2L117 = PB1_Iout[9] $ PB1_Iout[10] $ !PB2L117_carry_eqn;

--PB2L118 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1953
--operation mode is arithmetic

PB2L118 = CARRY(PB1_Iout[9] & (PB1_Iout[10] # !PB2L127) # !PB1_Iout[9] & PB1_Iout[10] & !PB2L127);


--PB2L119 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1956
--operation mode is arithmetic

PB2L119_carry_eqn = PB2L129;
PB2L119 = PB1_Iout[9] $ PB1_Iout[10] $ !PB2L119_carry_eqn;

--PB2L120 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1958
--operation mode is arithmetic

PB2L120 = CARRY(PB1_Iout[9] & PB1_Iout[10] & !PB2L129 # !PB1_Iout[9] & (PB1_Iout[10] # !PB2L129));


--PB3L110 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1870
--operation mode is normal

PB3L110 = PB2_PHout[14] $ PB2_Iout[10];


--PB2_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[8]
--operation mode is normal

PB2_Iout[8]_lut_out = PB1_PHout[14] & (PB2L128) # !PB1_PHout[14] & PB2L126;
PB2_Iout[8] = DFFEAS(PB2_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[7]
--operation mode is arithmetic

PB3_Iout[7]_carry_eqn = PB3L16;
PB3_Iout[7]_lut_out = PB3L115 $ PB2_Iout[7] $ !PB3_Iout[7]_carry_eqn;
PB3_Iout[7] = DFFEAS(PB3_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L18 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[7]~284
--operation mode is arithmetic

PB3L18 = CARRY(PB3L115 & (PB2_Iout[7] # !PB3L16) # !PB3L115 & PB2_Iout[7] & !PB3L16);


--PB4L112 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1818
--operation mode is normal

PB4L112 = PB3_PHout[14] $ PB3_Iout[10];


--PB4_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[6]
--operation mode is arithmetic

PB4_Iout[6]_carry_eqn = PB4L14;
PB4_Iout[6]_lut_out = PB4L113 $ PB3_Iout[6] $ PB4_Iout[6]_carry_eqn;
PB4_Iout[6] = DFFEAS(PB4_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L16 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[6]~303
--operation mode is arithmetic

PB4L16 = CARRY(PB4L113 & !PB3_Iout[6] & !PB4L14 # !PB4L113 & (!PB4L14 # !PB3_Iout[6]));


--PB5L119 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1916
--operation mode is normal

PB5L119 = PB4_PHout[14] $ PB4_Qout[10];


--PB5_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[5]
--operation mode is arithmetic

PB5_Iout[5]_carry_eqn = PB5L12;
PB5_Iout[5]_lut_out = PB5L121 $ PB4_Iout[5] $ !PB5_Iout[5]_carry_eqn;
PB5_Iout[5] = DFFEAS(PB5_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L14 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[5]~307
--operation mode is arithmetic

PB5L14 = CARRY(PB5L121 & (PB4_Iout[5] # !PB5L12) # !PB5L121 & PB4_Iout[5] & !PB5L12);


--PB6L151 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2016
--operation mode is normal

PB6L151 = PB5_PHout[14] $ PB5_Qout[10];


--PB6_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[4]
--operation mode is arithmetic

PB6_Iout[4]_carry_eqn = PB6L10;
PB6_Iout[4]_lut_out = PB6L157 $ PB5_Iout[4] $ PB6_Iout[4]_carry_eqn;
PB6_Iout[4] = DFFEAS(PB6_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L12 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[4]~311
--operation mode is arithmetic

PB6L12 = CARRY(PB6L157 & !PB5_Iout[4] & !PB6L10 # !PB6L157 & (!PB6L10 # !PB5_Iout[4]));


--PB7L119 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1888
--operation mode is normal

PB7L119 = PB6_PHout[14] $ PB6_Qout[10];


--PB7_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[3]
--operation mode is arithmetic

PB7_Iout[3]_carry_eqn = PB7L8;
PB7_Iout[3]_lut_out = PB7L121 $ PB6_Iout[3] $ !PB7_Iout[3]_carry_eqn;
PB7_Iout[3] = DFFEAS(PB7_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L10 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[3]~315
--operation mode is arithmetic

PB7L10 = CARRY(PB7L121 & (PB6_Iout[3] # !PB7L8) # !PB7L121 & PB6_Iout[3] & !PB7L8);


--PB8L119 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1874
--operation mode is normal

PB8L119 = PB7_PHout[14] $ PB7_Qout[10];


--PB8_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[2]
--operation mode is arithmetic

PB8_Iout[2]_carry_eqn = PB8L6;
PB8_Iout[2]_lut_out = PB8L121 $ PB7_Iout[2] $ PB8_Iout[2]_carry_eqn;
PB8_Iout[2] = DFFEAS(PB8_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L8 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[2]~319
--operation mode is arithmetic

PB8L8 = CARRY(PB8L121 & !PB7_Iout[2] & !PB8L6 # !PB8L121 & (!PB8L6 # !PB7_Iout[2]));


--PB9L119 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1860
--operation mode is normal

PB9L119 = PB8_PHout[14] $ PB8_Qout[10];


--PB9_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[1]
--operation mode is arithmetic

PB9_Iout[1]_carry_eqn = PB9L3;
PB9_Iout[1]_lut_out = PB9L121 $ PB8_Iout[1] $ !PB9_Iout[1]_carry_eqn;
PB9_Iout[1] = DFFEAS(PB9_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L6 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[1]~325
--operation mode is arithmetic

PB9L6 = CARRY(PB9L121 & (PB8_Iout[1] # !PB9L3) # !PB9L121 & PB8_Iout[1] & !PB9L3);


--PB10L155 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1970
--operation mode is normal

PB10L155 = PB9_PHout[14] $ PB9_Qout[10];


--PB10_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[0]
--operation mode is arithmetic

PB10_Iout[0]_carry_eqn = PB10L4;
PB10_Iout[0]_lut_out = PB10L157 $ PB9_Iout[0] $ PB10_Iout[0]_carry_eqn;
PB10_Iout[0] = DFFEAS(PB10_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L3 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[0]~327
--operation mode is arithmetic

PB10L3 = CARRY(PB10L157 & !PB9_Iout[0] & !PB10L4 # !PB10L157 & (!PB10L4 # !PB9_Iout[0]));


--PB11L159 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1966
--operation mode is normal

PB11L159 = PB10_PHout[14] $ PB10_Qout[10];


--PB11L4 is cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[0]~332
--operation mode is arithmetic

PB11L4 = CARRY(PB10_PHout[14]);


--PB4_Qout[6] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[6]
--operation mode is arithmetic

PB4_Qout[6]_carry_eqn = PB4L81;
PB4_Qout[6]_lut_out = PB4L113 $ PB3_Iout[6] $ PB4_Qout[6]_carry_eqn;
PB4_Qout[6] = DFFEAS(PB4_Qout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L83 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[6]~303
--operation mode is arithmetic

PB4L83 = CARRY(PB4L113 & !PB3_Iout[6] & !PB4L81 # !PB4L113 & (!PB4L81 # !PB3_Iout[6]));


--PB5L120 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1917
--operation mode is normal

PB5L120 = PB4_PHout[14] $ PB4_Iout[10];


--PB5_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[5]
--operation mode is arithmetic

PB5_Qout[5]_carry_eqn = PB5L79;
PB5_Qout[5]_lut_out = PB5L122 $ PB4_Qout[5] $ !PB5_Qout[5]_carry_eqn;
PB5_Qout[5] = DFFEAS(PB5_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L81 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[5]~307
--operation mode is arithmetic

PB5L81 = CARRY(PB5L122 & (PB4_Qout[5] # !PB5L79) # !PB5L122 & PB4_Qout[5] & !PB5L79);


--PB6L152 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2017
--operation mode is normal

PB6L152 = PB5_PHout[14] $ PB5_Iout[10];


--PB6_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[4]
--operation mode is arithmetic

PB6_Qout[4]_carry_eqn = PB6L63;
PB6_Qout[4]_lut_out = PB6L158 $ PB5_Qout[4] $ PB6_Qout[4]_carry_eqn;
PB6_Qout[4] = DFFEAS(PB6_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L65 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[4]~311
--operation mode is arithmetic

PB6L65 = CARRY(PB6L158 & !PB5_Qout[4] & !PB6L63 # !PB6L158 & (!PB6L63 # !PB5_Qout[4]));


--PB7L120 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1889
--operation mode is normal

PB7L120 = PB6_PHout[14] $ PB6_Iout[10];


--PB7_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[3]
--operation mode is arithmetic

PB7_Qout[3]_carry_eqn = PB7L75;
PB7_Qout[3]_lut_out = PB7L122 $ PB6_Qout[3] $ !PB7_Qout[3]_carry_eqn;
PB7_Qout[3] = DFFEAS(PB7_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L77 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[3]~315
--operation mode is arithmetic

PB7L77 = CARRY(PB7L122 & (PB6_Qout[3] # !PB7L75) # !PB7L122 & PB6_Qout[3] & !PB7L75);


--PB8L120 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1875
--operation mode is normal

PB8L120 = PB7_PHout[14] $ PB7_Iout[10];


--PB8_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[2]
--operation mode is arithmetic

PB8_Qout[2]_carry_eqn = PB8L73;
PB8_Qout[2]_lut_out = PB8L122 $ PB7_Qout[2] $ PB8_Qout[2]_carry_eqn;
PB8_Qout[2] = DFFEAS(PB8_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L75 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[2]~319
--operation mode is arithmetic

PB8L75 = CARRY(PB8L122 & !PB7_Qout[2] & !PB8L73 # !PB8L122 & (!PB8L73 # !PB7_Qout[2]));


--PB9L120 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1861
--operation mode is normal

PB9L120 = PB8_PHout[14] $ PB8_Iout[10];


--PB9_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[1]
--operation mode is arithmetic

PB9_Qout[1]_carry_eqn = PB9L70;
PB9_Qout[1]_lut_out = PB9L122 $ PB8_Qout[1] $ !PB9_Qout[1]_carry_eqn;
PB9_Qout[1] = DFFEAS(PB9_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L73 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[1]~323
--operation mode is arithmetic

PB9L73 = CARRY(PB9L122 & (PB8_Qout[1] # !PB9L70) # !PB9L122 & PB8_Qout[1] & !PB9L70);


--PB10L156 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1971
--operation mode is normal

PB10L156 = PB9_PHout[14] $ PB9_Iout[10];


--PB10_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[0]
--operation mode is arithmetic

PB10_Qout[0]_carry_eqn = PB10L57;
PB10_Qout[0]_lut_out = PB10L158 $ PB9_Qout[0] $ PB10_Qout[0]_carry_eqn;
PB10_Qout[0] = DFFEAS(PB10_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB10L56 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[0]~327
--operation mode is arithmetic

PB10L56 = CARRY(PB10L158 & !PB9_Qout[0] & !PB10L57 # !PB10L158 & (!PB10L57 # !PB9_Qout[0]));


--PB11L160 is cordic:rx_cordic|cordic_stage:cordic_stage10|add~1967
--operation mode is normal

PB11L160 = PB10_PHout[14] $ PB10_Iout[10];


--PB11L57 is cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[0]~332
--operation mode is arithmetic

PB11L57 = CARRY(PB10_PHout[14]);


--C1_integrator[0][5] is cic_decim:cic_decim_i|integrator[0][5]
--operation mode is arithmetic

C1_integrator[0][5]_carry_eqn = C1L191;
C1_integrator[0][5]_lut_out = C1_integrator[0][5] $ PB16_Iout[6] $ C1_integrator[0][5]_carry_eqn;
C1_integrator[0][5] = DFFEAS(C1_integrator[0][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L193 is cic_decim:cic_decim_i|integrator[0][5]~3129
--operation mode is arithmetic

C1L193 = CARRY(C1_integrator[0][5] & !PB16_Iout[6] & !C1L191 # !C1_integrator[0][5] & (!C1L191 # !PB16_Iout[6]));


--C1_integrator[1][4] is cic_decim:cic_decim_i|integrator[1][4]
--operation mode is arithmetic

C1_integrator[1][4]_carry_eqn = C1L277;
C1_integrator[1][4]_lut_out = C1_integrator[1][4] $ C1_integrator[0][4] $ !C1_integrator[1][4]_carry_eqn;
C1_integrator[1][4] = DFFEAS(C1_integrator[1][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L279 is cic_decim:cic_decim_i|integrator[1][4]~3133
--operation mode is arithmetic

C1L279 = CARRY(C1_integrator[1][4] & (C1_integrator[0][4] # !C1L277) # !C1_integrator[1][4] & C1_integrator[0][4] & !C1L277);


--C1_integrator[2][3] is cic_decim:cic_decim_i|integrator[2][3]
--operation mode is arithmetic

C1_integrator[2][3]_carry_eqn = C1L363;
C1_integrator[2][3]_lut_out = C1_integrator[2][3] $ C1_integrator[1][3] $ C1_integrator[2][3]_carry_eqn;
C1_integrator[2][3] = DFFEAS(C1_integrator[2][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L365 is cic_decim:cic_decim_i|integrator[2][3]~3137
--operation mode is arithmetic

C1L365 = CARRY(C1_integrator[2][3] & !C1_integrator[1][3] & !C1L363 # !C1_integrator[2][3] & (!C1L363 # !C1_integrator[1][3]));


--C1_integrator[3][2] is cic_decim:cic_decim_i|integrator[3][2]
--operation mode is arithmetic

C1_integrator[3][2]_carry_eqn = C1L449;
C1_integrator[3][2]_lut_out = C1_integrator[3][2] $ C1_integrator[2][2] $ !C1_integrator[3][2]_carry_eqn;
C1_integrator[3][2] = DFFEAS(C1_integrator[3][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L451 is cic_decim:cic_decim_i|integrator[3][2]~3141
--operation mode is arithmetic

C1L451 = CARRY(C1_integrator[3][2] & (C1_integrator[2][2] # !C1L449) # !C1_integrator[3][2] & C1_integrator[2][2] & !C1L449);


--C1_differentiator[0][1] is cic_decim:cic_decim_i|differentiator[0][1]
--operation mode is normal

C1_differentiator[0][1]_lut_out = clk_enable & C1_sampler[1];
C1_differentiator[0][1] = DFFEAS(C1_differentiator[0][1]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[1] is cic_decim:cic_decim_i|sampler[1]
--operation mode is normal

C1_sampler[1]_lut_out = C1_integrator[3][1] & clk_enable;
C1_sampler[1] = DFFEAS(C1_sampler[1]_lut_out, clock, VCC, , C2L760, , , , );


--C1_pipeline[0][0] is cic_decim:cic_decim_i|pipeline[0][0]
--operation mode is arithmetic

C1_pipeline[0][0]_lut_out = C1_differentiator[0][0] $ C1_sampler[0];
C1_pipeline[0][0] = DFFEAS(C1_pipeline[0][0]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C1L535 is cic_decim:cic_decim_i|pipeline[0][0]~2921
--operation mode is arithmetic

C1L535 = CARRY(C1_sampler[0] # !C1_differentiator[0][0]);


--C1_differentiator[1][0] is cic_decim:cic_decim_i|differentiator[1][0]
--operation mode is normal

C1_differentiator[1][0]_lut_out = C1_pipeline[0][0] & clk_enable;
C1_differentiator[1][0] = DFFEAS(C1_differentiator[1][0]_lut_out, clock, VCC, , C2L760, , , , );


--C2_integrator[0][5] is cic_decim:cic_decim_q|integrator[0][5]
--operation mode is arithmetic

C2_integrator[0][5]_carry_eqn = C2L191;
C2_integrator[0][5]_lut_out = C2_integrator[0][5] $ PB16_Qout[6] $ C2_integrator[0][5]_carry_eqn;
C2_integrator[0][5] = DFFEAS(C2_integrator[0][5]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L193 is cic_decim:cic_decim_q|integrator[0][5]~3144
--operation mode is arithmetic

C2L193 = CARRY(C2_integrator[0][5] & !PB16_Qout[6] & !C2L191 # !C2_integrator[0][5] & (!C2L191 # !PB16_Qout[6]));


--C2_integrator[1][4] is cic_decim:cic_decim_q|integrator[1][4]
--operation mode is arithmetic

C2_integrator[1][4]_carry_eqn = C2L277;
C2_integrator[1][4]_lut_out = C2_integrator[1][4] $ C2_integrator[0][4] $ !C2_integrator[1][4]_carry_eqn;
C2_integrator[1][4] = DFFEAS(C2_integrator[1][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L279 is cic_decim:cic_decim_q|integrator[1][4]~3148
--operation mode is arithmetic

C2L279 = CARRY(C2_integrator[1][4] & (C2_integrator[0][4] # !C2L277) # !C2_integrator[1][4] & C2_integrator[0][4] & !C2L277);


--C2_integrator[2][3] is cic_decim:cic_decim_q|integrator[2][3]
--operation mode is arithmetic

C2_integrator[2][3]_carry_eqn = C2L363;
C2_integrator[2][3]_lut_out = C2_integrator[2][3] $ C2_integrator[1][3] $ C2_integrator[2][3]_carry_eqn;
C2_integrator[2][3] = DFFEAS(C2_integrator[2][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L365 is cic_decim:cic_decim_q|integrator[2][3]~3152
--operation mode is arithmetic

C2L365 = CARRY(C2_integrator[2][3] & !C2_integrator[1][3] & !C2L363 # !C2_integrator[2][3] & (!C2L363 # !C2_integrator[1][3]));


--C2_integrator[3][2] is cic_decim:cic_decim_q|integrator[3][2]
--operation mode is arithmetic

C2_integrator[3][2]_carry_eqn = C2L450;
C2_integrator[3][2]_lut_out = C2_integrator[3][2] $ C2_integrator[2][2] $ !C2_integrator[3][2]_carry_eqn;
C2_integrator[3][2] = DFFEAS(C2_integrator[3][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L452 is cic_decim:cic_decim_q|integrator[3][2]~3156
--operation mode is arithmetic

C2L452 = CARRY(C2_integrator[3][2] & (C2_integrator[2][2] # !C2L450) # !C2_integrator[3][2] & C2_integrator[2][2] & !C2L450);


--C2_differentiator[0][1] is cic_decim:cic_decim_q|differentiator[0][1]
--operation mode is normal

C2_differentiator[0][1]_lut_out = clk_enable & C2_sampler[1];
C2_differentiator[0][1] = DFFEAS(C2_differentiator[0][1]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[1] is cic_decim:cic_decim_q|sampler[1]
--operation mode is normal

C2_sampler[1]_lut_out = C2_integrator[3][1] & clk_enable;
C2_sampler[1] = DFFEAS(C2_sampler[1]_lut_out, clock, VCC, , C2L760, , , , );


--C2_pipeline[0][0] is cic_decim:cic_decim_q|pipeline[0][0]
--operation mode is arithmetic

C2_pipeline[0][0]_lut_out = C2_differentiator[0][0] $ C2_sampler[0];
C2_pipeline[0][0] = DFFEAS(C2_pipeline[0][0]_lut_out, clock, VCC, , C2L760, , , !clk_enable, );

--C2L536 is cic_decim:cic_decim_q|pipeline[0][0]~2936
--operation mode is arithmetic

C2L536 = CARRY(C2_sampler[0] # !C2_differentiator[0][0]);


--C2_differentiator[1][0] is cic_decim:cic_decim_q|differentiator[1][0]
--operation mode is normal

C2_differentiator[1][0]_lut_out = C2_pipeline[0][0] & clk_enable;
C2_differentiator[1][0] = DFFEAS(C2_differentiator[1][0]_lut_out, clock, VCC, , C2L760, , , , );


--PB6_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[0]
--operation mode is normal

PB6_PHout[0]_lut_out = PB5_PHout[0] & clk_enable;
PB6_PHout[0] = DFFEAS(PB6_PHout[0]_lut_out, clock, VCC, , , , , , );


--PB6L153 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2018
--operation mode is arithmetic

PB6L153_carry_eqn = PB6L160;
PB6L153 = PB5_PHout[2] $ (!PB6L153_carry_eqn);

--PB6L154 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2020
--operation mode is arithmetic

PB6L154 = CARRY(!PB5_PHout[2] & (!PB6L160));


--PB6L155 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2023
--operation mode is arithmetic

PB6L155_carry_eqn = PB6L162;
PB6L155 = PB5_PHout[2] $ (PB6L155_carry_eqn);

--PB6L156 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2025
--operation mode is arithmetic

PB6L156 = CARRY(!PB6L162 # !PB5_PHout[2]);


--PB6_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[1]
--operation mode is normal

PB6_PHout[1]_lut_out = PB5_PHout[14] & (PB6L161) # !PB5_PHout[14] & PB6L159;
PB6_PHout[1] = DFFEAS(PB6_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );


--E1_PHstage0[8] is cordic:rx_cordic|PHstage0[8]
--operation mode is normal

E1_PHstage0[8]_lut_out = F1_phase_out[24] & clk_enable;
E1_PHstage0[8] = DFFEAS(E1_PHstage0[8]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[7] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[7]
--operation mode is normal

PB1_PHout[7]_lut_out = clk_enable & E1_PHstage0[7];
PB1_PHout[7] = DFFEAS(PB1_PHout[7]_lut_out, clock, VCC, , , , , , );


--PB2L121 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1961
--operation mode is arithmetic

PB2L121_carry_eqn = PB2L131;
PB2L121 = PB1_PHout[6] $ (PB2L121_carry_eqn);

--PB2L122 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1963
--operation mode is arithmetic

PB2L122 = CARRY(PB1_PHout[6] # !PB2L131);


--PB2L123 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1966
--operation mode is arithmetic

PB2L123_carry_eqn = PB2L133;
PB2L123 = PB1_PHout[6] $ (!PB2L123_carry_eqn);

--PB2L124 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1968
--operation mode is arithmetic

PB2L124 = CARRY(PB1_PHout[6] & (!PB2L133));


--PB2_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[5]
--operation mode is normal

PB2_PHout[5]_lut_out = PB1_PHout[14] & (PB2L132) # !PB1_PHout[14] & PB2L130;
PB2_PHout[5] = DFFEAS(PB2_PHout[5]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[4]
--operation mode is arithmetic

PB3_PHout[4]_carry_eqn = PB3L44;
PB3_PHout[4]_lut_out = PB2_PHout[14] $ PB2_PHout[4] $ PB3_PHout[4]_carry_eqn;
PB3_PHout[4] = DFFEAS(PB3_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L46 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[4]~251
--operation mode is arithmetic

PB3L46 = CARRY(PB2_PHout[14] & PB2_PHout[4] & !PB3L44 # !PB2_PHout[14] & (PB2_PHout[4] # !PB3L44));


--PB4_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[3]
--operation mode is arithmetic

PB4_PHout[3]_carry_eqn = PB4L44;
PB4_PHout[3]_lut_out = PB3_PHout[3] $ PB3_PHout[14] $ PB4_PHout[3]_carry_eqn;
PB4_PHout[3] = DFFEAS(PB4_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L46 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[3]~255
--operation mode is arithmetic

PB4L46 = CARRY(PB3_PHout[3] & !PB3_PHout[14] & !PB4L44 # !PB3_PHout[3] & (!PB4L44 # !PB3_PHout[14]));


--PB5_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[2]
--operation mode is arithmetic

PB5_PHout[2]_carry_eqn = PB5L42;
PB5_PHout[2]_lut_out = PB4_PHout[2] $ PB4_PHout[14] $ !PB5_PHout[2]_carry_eqn;
PB5_PHout[2] = DFFEAS(PB5_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L44 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[2]~259
--operation mode is arithmetic

PB5L44 = CARRY(PB4_PHout[2] & (PB4_PHout[14] # !PB5L42) # !PB4_PHout[2] & PB4_PHout[14] & !PB5L42);


--PB3L112 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1873
--operation mode is arithmetic

PB3L112 = CARRY(PB2_Iout[10] & (PB2_Iout[8] # !PB3L117) # !PB2_Iout[10] & PB2_Iout[8] & !PB3L117);


--PB3L114 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1878
--operation mode is arithmetic

PB3L114 = CARRY(PB2_Iout[10] & PB2_Iout[8] & !PB3L119 # !PB2_Iout[10] & (PB2_Iout[8] # !PB3L119));


--F1_phase_out[24] is phase_accumulator:rx_phase_accumulator|phase_out[24]
--operation mode is arithmetic

F1_phase_out[24]_carry_eqn = F1L49;
F1_phase_out[24]_lut_out = F1_phase_out[24] $ (!F1_phase_out[24]_carry_eqn);
F1_phase_out[24] = DFFEAS(F1_phase_out[24]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L51 is phase_accumulator:rx_phase_accumulator|phase_out[24]~381
--operation mode is arithmetic

F1L51 = CARRY(F1_phase_out[24] & (!F1L49));


--E1_Istage0[9] is cordic:rx_cordic|Istage0[9]
--operation mode is arithmetic

E1_Istage0[9]_carry_eqn = E1L19;
E1_Istage0[9]_lut_out = E1L35 $ ADC[9] $ E1_Istage0[9]_carry_eqn;
E1_Istage0[9] = DFFEAS(E1_Istage0[9]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L21 is cordic:rx_cordic|Istage0[9]~370
--operation mode is arithmetic

E1L21 = CARRY(E1L35 $ !ADC[9] # !E1L19);


--PB2L125 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1971
--operation mode is normal

PB2L125 = PB1_PHout[14] $ PB1_Iout[10];


--PB1_Iout[9] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[9]
--operation mode is normal

PB1_Iout[9]_lut_out = !E1_PHstage0[14] & E1_Istage0[8];
PB1_Iout[9] = DFFEAS(PB1_Iout[9]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L45 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~213
--operation mode is arithmetic

PB2L45 = CARRY(PB2L134 & (PB1_Iout[8] # !PB2L46) # !PB2L134 & PB1_Iout[8] & !PB2L46);


--PB2L126 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1972
--operation mode is arithmetic

PB2L126_carry_eqn = PB2L136;
PB2L126 = PB1_Iout[9] $ PB1_Iout[8] $ PB2L126_carry_eqn;

--PB2L127 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1974
--operation mode is arithmetic

PB2L127 = CARRY(PB1_Iout[9] & !PB1_Iout[8] & !PB2L136 # !PB1_Iout[9] & (!PB2L136 # !PB1_Iout[8]));


--PB2L128 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1977
--operation mode is arithmetic

PB2L128_carry_eqn = PB2L138;
PB2L128 = PB1_Iout[9] $ PB1_Iout[8] $ PB2L128_carry_eqn;

--PB2L129 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1979
--operation mode is arithmetic

PB2L129 = CARRY(PB1_Iout[9] & PB1_Iout[8] & !PB2L138 # !PB1_Iout[9] & (PB1_Iout[8] # !PB2L138));


--PB3L115 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1881
--operation mode is normal

PB3L115 = PB2_PHout[14] $ PB2_Iout[9];


--PB2_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[7]
--operation mode is normal

PB2_Iout[7]_lut_out = PB1_PHout[14] & (PB2L137) # !PB1_PHout[14] & PB2L135;
PB2_Iout[7] = DFFEAS(PB2_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[6]
--operation mode is arithmetic

PB3_Iout[6]_carry_eqn = PB3L14;
PB3_Iout[6]_lut_out = PB3L120 $ PB2_Iout[6] $ PB3_Iout[6]_carry_eqn;
PB3_Iout[6] = DFFEAS(PB3_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L16 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[6]~288
--operation mode is arithmetic

PB3L16 = CARRY(PB3L120 & !PB2_Iout[6] & !PB3L14 # !PB3L120 & (!PB3L14 # !PB2_Iout[6]));


--PB4L113 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1819
--operation mode is normal

PB4L113 = PB3_PHout[14] $ PB3_Iout[9];


--PB4_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[5]
--operation mode is arithmetic

PB4_Iout[5]_carry_eqn = PB4L12;
PB4_Iout[5]_lut_out = PB4L114 $ PB3_Iout[5] $ !PB4_Iout[5]_carry_eqn;
PB4_Iout[5] = DFFEAS(PB4_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L14 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[5]~307
--operation mode is arithmetic

PB4L14 = CARRY(PB4L114 & (PB3_Iout[5] # !PB4L12) # !PB4L114 & PB3_Iout[5] & !PB4L12);


--PB5L121 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1918
--operation mode is normal

PB5L121 = PB4_PHout[14] $ PB4_Qout[9];


--PB5_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[4]
--operation mode is arithmetic

PB5_Iout[4]_carry_eqn = PB5L10;
PB5_Iout[4]_lut_out = PB5L123 $ PB4_Iout[4] $ PB5_Iout[4]_carry_eqn;
PB5_Iout[4] = DFFEAS(PB5_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L12 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[4]~311
--operation mode is arithmetic

PB5L12 = CARRY(PB5L123 & !PB4_Iout[4] & !PB5L10 # !PB5L123 & (!PB5L10 # !PB4_Iout[4]));


--PB6L157 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2028
--operation mode is normal

PB6L157 = PB5_PHout[14] $ PB5_Qout[9];


--PB6_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[3]
--operation mode is arithmetic

PB6_Iout[3]_carry_eqn = PB6L8;
PB6_Iout[3]_lut_out = PB6L163 $ PB5_Iout[3] $ !PB6_Iout[3]_carry_eqn;
PB6_Iout[3] = DFFEAS(PB6_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L10 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[3]~315
--operation mode is arithmetic

PB6L10 = CARRY(PB6L163 & (PB5_Iout[3] # !PB6L8) # !PB6L163 & PB5_Iout[3] & !PB6L8);


--PB7L121 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1890
--operation mode is normal

PB7L121 = PB6_PHout[14] $ PB6_Qout[9];


--PB7_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[2]
--operation mode is arithmetic

PB7_Iout[2]_carry_eqn = PB7L6;
PB7_Iout[2]_lut_out = PB7L123 $ PB6_Iout[2] $ PB7_Iout[2]_carry_eqn;
PB7_Iout[2] = DFFEAS(PB7_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L8 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[2]~319
--operation mode is arithmetic

PB7L8 = CARRY(PB7L123 & !PB6_Iout[2] & !PB7L6 # !PB7L123 & (!PB7L6 # !PB6_Iout[2]));


--PB8L121 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1876
--operation mode is normal

PB8L121 = PB7_PHout[14] $ PB7_Qout[9];


--PB8_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[1]
--operation mode is arithmetic

PB8_Iout[1]_carry_eqn = PB8L3;
PB8_Iout[1]_lut_out = PB8L123 $ PB7_Iout[1] $ !PB8_Iout[1]_carry_eqn;
PB8_Iout[1] = DFFEAS(PB8_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L6 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[1]~323
--operation mode is arithmetic

PB8L6 = CARRY(PB8L123 & (PB7_Iout[1] # !PB8L3) # !PB8L123 & PB7_Iout[1] & !PB8L3);


--PB9L121 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1862
--operation mode is normal

PB9L121 = PB8_PHout[14] $ PB8_Qout[9];


--PB9_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[0]
--operation mode is arithmetic

PB9_Iout[0]_carry_eqn = PB9L4;
PB9_Iout[0]_lut_out = PB9L123 $ PB8_Iout[0] $ PB9_Iout[0]_carry_eqn;
PB9_Iout[0] = DFFEAS(PB9_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L3 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[0]~329
--operation mode is arithmetic

PB9L3 = CARRY(PB9L123 & !PB8_Iout[0] & !PB9L4 # !PB9L123 & (!PB9L4 # !PB8_Iout[0]));


--PB10L157 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1972
--operation mode is normal

PB10L157 = PB9_PHout[14] $ PB9_Qout[9];


--PB10L4 is cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[0]~332
--operation mode is arithmetic

PB10L4 = CARRY(PB9_PHout[14]);


--PB4_Qout[5] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[5]
--operation mode is arithmetic

PB4_Qout[5]_carry_eqn = PB4L79;
PB4_Qout[5]_lut_out = PB4L114 $ PB3_Iout[5] $ !PB4_Qout[5]_carry_eqn;
PB4_Qout[5] = DFFEAS(PB4_Qout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L81 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[5]~307
--operation mode is arithmetic

PB4L81 = CARRY(PB4L114 & (PB3_Iout[5] # !PB4L79) # !PB4L114 & PB3_Iout[5] & !PB4L79);


--PB5L122 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1919
--operation mode is normal

PB5L122 = PB4_PHout[14] $ PB4_Iout[9];


--PB5_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[4]
--operation mode is arithmetic

PB5_Qout[4]_carry_eqn = PB5L77;
PB5_Qout[4]_lut_out = PB5L124 $ PB4_Qout[4] $ PB5_Qout[4]_carry_eqn;
PB5_Qout[4] = DFFEAS(PB5_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L79 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[4]~311
--operation mode is arithmetic

PB5L79 = CARRY(PB5L124 & !PB4_Qout[4] & !PB5L77 # !PB5L124 & (!PB5L77 # !PB4_Qout[4]));


--PB6L158 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2029
--operation mode is normal

PB6L158 = PB5_PHout[14] $ PB5_Iout[9];


--PB6_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[3]
--operation mode is arithmetic

PB6_Qout[3]_carry_eqn = PB6L61;
PB6_Qout[3]_lut_out = PB6L164 $ PB5_Qout[3] $ !PB6_Qout[3]_carry_eqn;
PB6_Qout[3] = DFFEAS(PB6_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L63 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[3]~315
--operation mode is arithmetic

PB6L63 = CARRY(PB6L164 & (PB5_Qout[3] # !PB6L61) # !PB6L164 & PB5_Qout[3] & !PB6L61);


--PB7L122 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1891
--operation mode is normal

PB7L122 = PB6_PHout[14] $ PB6_Iout[9];


--PB7_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[2]
--operation mode is arithmetic

PB7_Qout[2]_carry_eqn = PB7L73;
PB7_Qout[2]_lut_out = PB7L124 $ PB6_Qout[2] $ PB7_Qout[2]_carry_eqn;
PB7_Qout[2] = DFFEAS(PB7_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L75 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[2]~319
--operation mode is arithmetic

PB7L75 = CARRY(PB7L124 & !PB6_Qout[2] & !PB7L73 # !PB7L124 & (!PB7L73 # !PB6_Qout[2]));


--PB8L122 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1877
--operation mode is normal

PB8L122 = PB7_PHout[14] $ PB7_Iout[9];


--PB8_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[1]
--operation mode is arithmetic

PB8_Qout[1]_carry_eqn = PB8L70;
PB8_Qout[1]_lut_out = PB8L124 $ PB7_Qout[1] $ !PB8_Qout[1]_carry_eqn;
PB8_Qout[1] = DFFEAS(PB8_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L73 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[1]~323
--operation mode is arithmetic

PB8L73 = CARRY(PB8L124 & (PB7_Qout[1] # !PB8L70) # !PB8L124 & PB7_Qout[1] & !PB8L70);


--PB9L122 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1863
--operation mode is normal

PB9L122 = PB8_PHout[14] $ PB8_Iout[9];


--PB9_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[0]
--operation mode is arithmetic

PB9_Qout[0]_carry_eqn = PB9L71;
PB9_Qout[0]_lut_out = PB9L124 $ PB8_Qout[0] $ PB9_Qout[0]_carry_eqn;
PB9_Qout[0] = DFFEAS(PB9_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB9L70 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[0]~327
--operation mode is arithmetic

PB9L70 = CARRY(PB9L124 & !PB8_Qout[0] & !PB9L71 # !PB9L124 & (!PB9L71 # !PB8_Qout[0]));


--PB10L158 is cordic:rx_cordic|cordic_stage:cordic_stage9|add~1973
--operation mode is normal

PB10L158 = PB9_PHout[14] $ PB9_Iout[9];


--PB10L57 is cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[0]~332
--operation mode is arithmetic

PB10L57 = CARRY(PB9_PHout[14]);


--C1_integrator[0][4] is cic_decim:cic_decim_i|integrator[0][4]
--operation mode is arithmetic

C1_integrator[0][4]_carry_eqn = C1L189;
C1_integrator[0][4]_lut_out = C1_integrator[0][4] $ PB16_Iout[5] $ !C1_integrator[0][4]_carry_eqn;
C1_integrator[0][4] = DFFEAS(C1_integrator[0][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L191 is cic_decim:cic_decim_i|integrator[0][4]~3145
--operation mode is arithmetic

C1L191 = CARRY(C1_integrator[0][4] & (PB16_Iout[5] # !C1L189) # !C1_integrator[0][4] & PB16_Iout[5] & !C1L189);


--C1_integrator[1][3] is cic_decim:cic_decim_i|integrator[1][3]
--operation mode is arithmetic

C1_integrator[1][3]_carry_eqn = C1L275;
C1_integrator[1][3]_lut_out = C1_integrator[1][3] $ C1_integrator[0][3] $ C1_integrator[1][3]_carry_eqn;
C1_integrator[1][3] = DFFEAS(C1_integrator[1][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L277 is cic_decim:cic_decim_i|integrator[1][3]~3149
--operation mode is arithmetic

C1L277 = CARRY(C1_integrator[1][3] & !C1_integrator[0][3] & !C1L275 # !C1_integrator[1][3] & (!C1L275 # !C1_integrator[0][3]));


--C1_integrator[2][2] is cic_decim:cic_decim_i|integrator[2][2]
--operation mode is arithmetic

C1_integrator[2][2]_carry_eqn = C1L361;
C1_integrator[2][2]_lut_out = C1_integrator[2][2] $ C1_integrator[1][2] $ !C1_integrator[2][2]_carry_eqn;
C1_integrator[2][2] = DFFEAS(C1_integrator[2][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L363 is cic_decim:cic_decim_i|integrator[2][2]~3153
--operation mode is arithmetic

C1L363 = CARRY(C1_integrator[2][2] & (C1_integrator[1][2] # !C1L361) # !C1_integrator[2][2] & C1_integrator[1][2] & !C1L361);


--C1_integrator[3][1] is cic_decim:cic_decim_i|integrator[3][1]
--operation mode is arithmetic

C1_integrator[3][1]_carry_eqn = C1L447;
C1_integrator[3][1]_lut_out = C1_integrator[3][1] $ C1_integrator[2][1] $ C1_integrator[3][1]_carry_eqn;
C1_integrator[3][1] = DFFEAS(C1_integrator[3][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L449 is cic_decim:cic_decim_i|integrator[3][1]~3157
--operation mode is arithmetic

C1L449 = CARRY(C1_integrator[3][1] & !C1_integrator[2][1] & !C1L447 # !C1_integrator[3][1] & (!C1L447 # !C1_integrator[2][1]));


--C1_differentiator[0][0] is cic_decim:cic_decim_i|differentiator[0][0]
--operation mode is normal

C1_differentiator[0][0]_lut_out = clk_enable & C1_sampler[0];
C1_differentiator[0][0] = DFFEAS(C1_differentiator[0][0]_lut_out, clock, VCC, , C2L760, , , , );


--C1_sampler[0] is cic_decim:cic_decim_i|sampler[0]
--operation mode is normal

C1_sampler[0]_lut_out = C1_integrator[3][0] & clk_enable;
C1_sampler[0] = DFFEAS(C1_sampler[0]_lut_out, clock, VCC, , C2L760, , , , );


--C2_integrator[0][4] is cic_decim:cic_decim_q|integrator[0][4]
--operation mode is arithmetic

C2_integrator[0][4]_carry_eqn = C2L189;
C2_integrator[0][4]_lut_out = C2_integrator[0][4] $ PB16_Qout[5] $ !C2_integrator[0][4]_carry_eqn;
C2_integrator[0][4] = DFFEAS(C2_integrator[0][4]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L191 is cic_decim:cic_decim_q|integrator[0][4]~3160
--operation mode is arithmetic

C2L191 = CARRY(C2_integrator[0][4] & (PB16_Qout[5] # !C2L189) # !C2_integrator[0][4] & PB16_Qout[5] & !C2L189);


--C2_integrator[1][3] is cic_decim:cic_decim_q|integrator[1][3]
--operation mode is arithmetic

C2_integrator[1][3]_carry_eqn = C2L275;
C2_integrator[1][3]_lut_out = C2_integrator[1][3] $ C2_integrator[0][3] $ C2_integrator[1][3]_carry_eqn;
C2_integrator[1][3] = DFFEAS(C2_integrator[1][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L277 is cic_decim:cic_decim_q|integrator[1][3]~3164
--operation mode is arithmetic

C2L277 = CARRY(C2_integrator[1][3] & !C2_integrator[0][3] & !C2L275 # !C2_integrator[1][3] & (!C2L275 # !C2_integrator[0][3]));


--C2_integrator[2][2] is cic_decim:cic_decim_q|integrator[2][2]
--operation mode is arithmetic

C2_integrator[2][2]_carry_eqn = C2L361;
C2_integrator[2][2]_lut_out = C2_integrator[2][2] $ C2_integrator[1][2] $ !C2_integrator[2][2]_carry_eqn;
C2_integrator[2][2] = DFFEAS(C2_integrator[2][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L363 is cic_decim:cic_decim_q|integrator[2][2]~3168
--operation mode is arithmetic

C2L363 = CARRY(C2_integrator[2][2] & (C2_integrator[1][2] # !C2L361) # !C2_integrator[2][2] & C2_integrator[1][2] & !C2L361);


--C2_integrator[3][1] is cic_decim:cic_decim_q|integrator[3][1]
--operation mode is arithmetic

C2_integrator[3][1]_carry_eqn = C2L448;
C2_integrator[3][1]_lut_out = C2_integrator[3][1] $ C2_integrator[2][1] $ C2_integrator[3][1]_carry_eqn;
C2_integrator[3][1] = DFFEAS(C2_integrator[3][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L450 is cic_decim:cic_decim_q|integrator[3][1]~3172
--operation mode is arithmetic

C2L450 = CARRY(C2_integrator[3][1] & !C2_integrator[2][1] & !C2L448 # !C2_integrator[3][1] & (!C2L448 # !C2_integrator[2][1]));


--C2_differentiator[0][0] is cic_decim:cic_decim_q|differentiator[0][0]
--operation mode is normal

C2_differentiator[0][0]_lut_out = clk_enable & C2_sampler[0];
C2_differentiator[0][0] = DFFEAS(C2_differentiator[0][0]_lut_out, clock, VCC, , C2L760, , , , );


--C2_sampler[0] is cic_decim:cic_decim_q|sampler[0]
--operation mode is normal

C2_sampler[0]_lut_out = C2_integrator[3][0] & clk_enable;
C2_sampler[0] = DFFEAS(C2_sampler[0]_lut_out, clock, VCC, , C2L760, , , , );


--PB5_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[0]
--operation mode is arithmetic

PB5_PHout[0]_lut_out = !PB4_PHout[0];
PB5_PHout[0] = DFFEAS(PB5_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L40 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[0]~263
--operation mode is arithmetic

PB5L40 = CARRY(PB4_PHout[0]);


--PB6L159 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2030
--operation mode is arithmetic

PB6L159 = !PB5_PHout[1];

--PB6L160 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2032
--operation mode is arithmetic

PB6L160 = CARRY(PB5_PHout[1]);


--PB6L161 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2035
--operation mode is arithmetic

PB6L161 = !PB5_PHout[1];

--PB6L162 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2037
--operation mode is arithmetic

PB6L162 = CARRY(PB5_PHout[1]);


--E1_PHstage0[7] is cordic:rx_cordic|PHstage0[7]
--operation mode is normal

E1_PHstage0[7]_lut_out = F1_phase_out[23] & clk_enable;
E1_PHstage0[7] = DFFEAS(E1_PHstage0[7]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[6] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[6]
--operation mode is normal

PB1_PHout[6]_lut_out = clk_enable & E1_PHstage0[6];
PB1_PHout[6] = DFFEAS(PB1_PHout[6]_lut_out, clock, VCC, , , , , , );


--PB2L130 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1982
--operation mode is arithmetic

PB2L130_carry_eqn = PB2L140;
PB2L130 = PB1_PHout[5] $ (!PB2L130_carry_eqn);

--PB2L131 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1984
--operation mode is arithmetic

PB2L131 = CARRY(!PB1_PHout[5] & (!PB2L140));


--PB2L132 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1987
--operation mode is arithmetic

PB2L132_carry_eqn = PB2L142;
PB2L132 = PB1_PHout[5] $ (PB2L132_carry_eqn);

--PB2L133 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1989
--operation mode is arithmetic

PB2L133 = CARRY(!PB2L142 # !PB1_PHout[5]);


--PB2_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[4]
--operation mode is normal

PB2_PHout[4]_lut_out = PB1_PHout[14] & (PB2L141) # !PB1_PHout[14] & PB2L139;
PB2_PHout[4] = DFFEAS(PB2_PHout[4]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[3]
--operation mode is arithmetic

PB3_PHout[3]_carry_eqn = PB3L42;
PB3_PHout[3]_lut_out = PB2_PHout[14] $ PB2_PHout[3] $ !PB3_PHout[3]_carry_eqn;
PB3_PHout[3] = DFFEAS(PB3_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L44 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[3]~255
--operation mode is arithmetic

PB3L44 = CARRY(PB2_PHout[14] & (!PB3L42 # !PB2_PHout[3]) # !PB2_PHout[14] & !PB2_PHout[3] & !PB3L42);


--PB4_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[2]
--operation mode is arithmetic

PB4_PHout[2]_carry_eqn = PB4L42;
PB4_PHout[2]_lut_out = PB3_PHout[2] $ PB3_PHout[14] $ !PB4_PHout[2]_carry_eqn;
PB4_PHout[2] = DFFEAS(PB4_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L44 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[2]~259
--operation mode is arithmetic

PB4L44 = CARRY(PB3_PHout[2] & (PB3_PHout[14] # !PB4L42) # !PB3_PHout[2] & PB3_PHout[14] & !PB4L42);


--PB5_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[1]
--operation mode is arithmetic

PB5_PHout[1]_carry_eqn = PB5L40;
PB5_PHout[1]_lut_out = PB4_PHout[1] $ PB4_PHout[14] $ !PB5_PHout[1]_carry_eqn;
PB5_PHout[1] = DFFEAS(PB5_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L42 is cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[1]~267
--operation mode is arithmetic

PB5L42 = CARRY(PB4_PHout[1] & PB4_PHout[14] & !PB5L40 # !PB4_PHout[1] & (PB4_PHout[14] # !PB5L40));


--PB3L117 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1884
--operation mode is arithmetic

PB3L117 = CARRY(PB2_Iout[9] & !PB2_Iout[7] & !PB3L122 # !PB2_Iout[9] & (!PB3L122 # !PB2_Iout[7]));


--PB3L119 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1889
--operation mode is arithmetic

PB3L119 = CARRY(PB2_Iout[9] & (!PB3L124 # !PB2_Iout[7]) # !PB2_Iout[9] & !PB2_Iout[7] & !PB3L124);


--F1_phase_out[23] is phase_accumulator:rx_phase_accumulator|phase_out[23]
--operation mode is arithmetic

F1_phase_out[23]_carry_eqn = F1L47;
F1_phase_out[23]_lut_out = F1_phase_out[23] $ (F1_phase_out[23]_carry_eqn);
F1_phase_out[23] = DFFEAS(F1_phase_out[23]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L49 is phase_accumulator:rx_phase_accumulator|phase_out[23]~385
--operation mode is arithmetic

F1L49 = CARRY(!F1L47 # !F1_phase_out[23]);


--E1_Istage0[8] is cordic:rx_cordic|Istage0[8]
--operation mode is arithmetic

E1_Istage0[8]_carry_eqn = E1L17;
E1_Istage0[8]_lut_out = E1L35 $ ADC[8] $ !E1_Istage0[8]_carry_eqn;
E1_Istage0[8] = DFFEAS(E1_Istage0[8]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L19 is cordic:rx_cordic|Istage0[8]~374
--operation mode is arithmetic

E1L19 = CARRY(!E1L17 & (E1L35 $ ADC[8]));


--PB2L134 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1992
--operation mode is normal

PB2L134 = PB1_PHout[14] $ PB1_Iout[9];


--PB1_Iout[8] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[8]
--operation mode is normal

PB1_Iout[8]_lut_out = !E1_PHstage0[14] & E1_Istage0[7];
PB1_Iout[8] = DFFEAS(PB1_Iout[8]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L46 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~218
--operation mode is arithmetic

PB2L46 = CARRY(PB2L143 & !PB1_Iout[7] & !PB2L47 # !PB2L143 & (!PB2L47 # !PB1_Iout[7]));


--PB2L135 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1993
--operation mode is arithmetic

PB2L135_carry_eqn = PB2L145;
PB2L135 = PB1_Iout[7] $ PB1_Iout[8] $ !PB2L135_carry_eqn;

--PB2L136 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1995
--operation mode is arithmetic

PB2L136 = CARRY(PB1_Iout[7] & (PB1_Iout[8] # !PB2L145) # !PB1_Iout[7] & PB1_Iout[8] & !PB2L145);


--PB2L137 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~1998
--operation mode is arithmetic

PB2L137_carry_eqn = PB2L147;
PB2L137 = PB1_Iout[7] $ PB1_Iout[8] $ !PB2L137_carry_eqn;

--PB2L138 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2000
--operation mode is arithmetic

PB2L138 = CARRY(PB1_Iout[7] & PB1_Iout[8] & !PB2L147 # !PB1_Iout[7] & (PB1_Iout[8] # !PB2L147));


--PB3L120 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1892
--operation mode is normal

PB3L120 = PB2_PHout[14] $ PB2_Iout[8];


--PB2_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[6]
--operation mode is normal

PB2_Iout[6]_lut_out = PB1_PHout[14] & (PB2L146) # !PB1_PHout[14] & PB2L144;
PB2_Iout[6] = DFFEAS(PB2_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[5]
--operation mode is arithmetic

PB3_Iout[5]_carry_eqn = PB3L12;
PB3_Iout[5]_lut_out = PB3L125 $ PB2_Iout[5] $ !PB3_Iout[5]_carry_eqn;
PB3_Iout[5] = DFFEAS(PB3_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L14 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[5]~292
--operation mode is arithmetic

PB3L14 = CARRY(PB3L125 & (PB2_Iout[5] # !PB3L12) # !PB3L125 & PB2_Iout[5] & !PB3L12);


--PB4L114 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1820
--operation mode is normal

PB4L114 = PB3_PHout[14] $ PB3_Iout[8];


--PB4_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[4]
--operation mode is arithmetic

PB4_Iout[4]_carry_eqn = PB4L10;
PB4_Iout[4]_lut_out = PB4L115 $ PB3_Iout[4] $ PB4_Iout[4]_carry_eqn;
PB4_Iout[4] = DFFEAS(PB4_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L12 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[4]~311
--operation mode is arithmetic

PB4L12 = CARRY(PB4L115 & !PB3_Iout[4] & !PB4L10 # !PB4L115 & (!PB4L10 # !PB3_Iout[4]));


--PB5L123 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1920
--operation mode is normal

PB5L123 = PB4_PHout[14] $ PB4_Qout[8];


--PB5_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[3]
--operation mode is arithmetic

PB5_Iout[3]_carry_eqn = PB5L8;
PB5_Iout[3]_lut_out = PB5L125 $ PB4_Iout[3] $ !PB5_Iout[3]_carry_eqn;
PB5_Iout[3] = DFFEAS(PB5_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L10 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[3]~315
--operation mode is arithmetic

PB5L10 = CARRY(PB5L125 & (PB4_Iout[3] # !PB5L8) # !PB5L125 & PB4_Iout[3] & !PB5L8);


--PB6L163 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2040
--operation mode is normal

PB6L163 = PB5_PHout[14] $ PB5_Qout[8];


--PB6_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[2]
--operation mode is arithmetic

PB6_Iout[2]_carry_eqn = PB6L6;
PB6_Iout[2]_lut_out = PB6L165 $ PB5_Iout[2] $ PB6_Iout[2]_carry_eqn;
PB6_Iout[2] = DFFEAS(PB6_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L8 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[2]~319
--operation mode is arithmetic

PB6L8 = CARRY(PB6L165 & !PB5_Iout[2] & !PB6L6 # !PB6L165 & (!PB6L6 # !PB5_Iout[2]));


--PB7L123 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1892
--operation mode is normal

PB7L123 = PB6_PHout[14] $ PB6_Qout[8];


--PB7_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[1]
--operation mode is arithmetic

PB7_Iout[1]_carry_eqn = PB7L3;
PB7_Iout[1]_lut_out = PB7L125 $ PB6_Iout[1] $ !PB7_Iout[1]_carry_eqn;
PB7_Iout[1] = DFFEAS(PB7_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L6 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[1]~323
--operation mode is arithmetic

PB7L6 = CARRY(PB7L125 & (PB6_Iout[1] # !PB7L3) # !PB7L125 & PB6_Iout[1] & !PB7L3);


--PB8L123 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1878
--operation mode is normal

PB8L123 = PB7_PHout[14] $ PB7_Qout[8];


--PB8_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[0]
--operation mode is arithmetic

PB8_Iout[0]_carry_eqn = PB8L4;
PB8_Iout[0]_lut_out = PB8L125 $ PB7_Iout[0] $ PB8_Iout[0]_carry_eqn;
PB8_Iout[0] = DFFEAS(PB8_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L3 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[0]~327
--operation mode is arithmetic

PB8L3 = CARRY(PB8L125 & !PB7_Iout[0] & !PB8L4 # !PB8L125 & (!PB8L4 # !PB7_Iout[0]));


--PB9L123 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1864
--operation mode is normal

PB9L123 = PB8_PHout[14] $ PB8_Qout[8];


--PB9L4 is cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[0]~334
--operation mode is arithmetic

PB9L4 = CARRY(PB8_PHout[14]);


--PB4_Qout[4] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[4]
--operation mode is arithmetic

PB4_Qout[4]_carry_eqn = PB4L77;
PB4_Qout[4]_lut_out = PB4L115 $ PB3_Iout[4] $ PB4_Qout[4]_carry_eqn;
PB4_Qout[4] = DFFEAS(PB4_Qout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L79 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[4]~311
--operation mode is arithmetic

PB4L79 = CARRY(PB4L115 & !PB3_Iout[4] & !PB4L77 # !PB4L115 & (!PB4L77 # !PB3_Iout[4]));


--PB5L124 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1921
--operation mode is normal

PB5L124 = PB4_PHout[14] $ PB4_Iout[8];


--PB5_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[3]
--operation mode is arithmetic

PB5_Qout[3]_carry_eqn = PB5L75;
PB5_Qout[3]_lut_out = PB5L126 $ PB4_Qout[3] $ !PB5_Qout[3]_carry_eqn;
PB5_Qout[3] = DFFEAS(PB5_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L77 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[3]~315
--operation mode is arithmetic

PB5L77 = CARRY(PB5L126 & (PB4_Qout[3] # !PB5L75) # !PB5L126 & PB4_Qout[3] & !PB5L75);


--PB6L164 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2041
--operation mode is normal

PB6L164 = PB5_PHout[14] $ PB5_Iout[8];


--PB6_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[2]
--operation mode is arithmetic

PB6_Qout[2]_carry_eqn = PB6L59;
PB6_Qout[2]_lut_out = PB6L166 $ PB5_Qout[2] $ PB6_Qout[2]_carry_eqn;
PB6_Qout[2] = DFFEAS(PB6_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L61 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[2]~319
--operation mode is arithmetic

PB6L61 = CARRY(PB6L166 & !PB5_Qout[2] & !PB6L59 # !PB6L166 & (!PB6L59 # !PB5_Qout[2]));


--PB7L124 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1893
--operation mode is normal

PB7L124 = PB6_PHout[14] $ PB6_Iout[8];


--PB7_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[1]
--operation mode is arithmetic

PB7_Qout[1]_carry_eqn = PB7L70;
PB7_Qout[1]_lut_out = PB7L126 $ PB6_Qout[1] $ !PB7_Qout[1]_carry_eqn;
PB7_Qout[1] = DFFEAS(PB7_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L73 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[1]~323
--operation mode is arithmetic

PB7L73 = CARRY(PB7L126 & (PB6_Qout[1] # !PB7L70) # !PB7L126 & PB6_Qout[1] & !PB7L70);


--PB8L124 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1879
--operation mode is normal

PB8L124 = PB7_PHout[14] $ PB7_Iout[8];


--PB8_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[0]
--operation mode is arithmetic

PB8_Qout[0]_carry_eqn = PB8L71;
PB8_Qout[0]_lut_out = PB8L126 $ PB7_Qout[0] $ PB8_Qout[0]_carry_eqn;
PB8_Qout[0] = DFFEAS(PB8_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB8L70 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[0]~327
--operation mode is arithmetic

PB8L70 = CARRY(PB8L126 & !PB7_Qout[0] & !PB8L71 # !PB8L126 & (!PB8L71 # !PB7_Qout[0]));


--PB9L124 is cordic:rx_cordic|cordic_stage:cordic_stage8|add~1865
--operation mode is normal

PB9L124 = PB8_PHout[14] $ PB8_Iout[8];


--PB9L71 is cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[0]~332
--operation mode is arithmetic

PB9L71 = CARRY(PB8_PHout[14]);


--C1_integrator[0][3] is cic_decim:cic_decim_i|integrator[0][3]
--operation mode is arithmetic

C1_integrator[0][3]_carry_eqn = C1L187;
C1_integrator[0][3]_lut_out = C1_integrator[0][3] $ PB16_Iout[4] $ C1_integrator[0][3]_carry_eqn;
C1_integrator[0][3] = DFFEAS(C1_integrator[0][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L189 is cic_decim:cic_decim_i|integrator[0][3]~3161
--operation mode is arithmetic

C1L189 = CARRY(C1_integrator[0][3] & !PB16_Iout[4] & !C1L187 # !C1_integrator[0][3] & (!C1L187 # !PB16_Iout[4]));


--C1_integrator[1][2] is cic_decim:cic_decim_i|integrator[1][2]
--operation mode is arithmetic

C1_integrator[1][2]_carry_eqn = C1L273;
C1_integrator[1][2]_lut_out = C1_integrator[1][2] $ C1_integrator[0][2] $ !C1_integrator[1][2]_carry_eqn;
C1_integrator[1][2] = DFFEAS(C1_integrator[1][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L275 is cic_decim:cic_decim_i|integrator[1][2]~3165
--operation mode is arithmetic

C1L275 = CARRY(C1_integrator[1][2] & (C1_integrator[0][2] # !C1L273) # !C1_integrator[1][2] & C1_integrator[0][2] & !C1L273);


--C1_integrator[2][1] is cic_decim:cic_decim_i|integrator[2][1]
--operation mode is arithmetic

C1_integrator[2][1]_carry_eqn = C1L359;
C1_integrator[2][1]_lut_out = C1_integrator[2][1] $ C1_integrator[1][1] $ C1_integrator[2][1]_carry_eqn;
C1_integrator[2][1] = DFFEAS(C1_integrator[2][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L361 is cic_decim:cic_decim_i|integrator[2][1]~3169
--operation mode is arithmetic

C1L361 = CARRY(C1_integrator[2][1] & !C1_integrator[1][1] & !C1L359 # !C1_integrator[2][1] & (!C1L359 # !C1_integrator[1][1]));


--C1_integrator[3][0] is cic_decim:cic_decim_i|integrator[3][0]
--operation mode is arithmetic

C1_integrator[3][0]_lut_out = C1_integrator[3][0] $ C1_integrator[2][0];
C1_integrator[3][0] = DFFEAS(C1_integrator[3][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L447 is cic_decim:cic_decim_i|integrator[3][0]~3173
--operation mode is arithmetic

C1L447 = CARRY(C1_integrator[3][0] & C1_integrator[2][0]);


--C2_integrator[0][3] is cic_decim:cic_decim_q|integrator[0][3]
--operation mode is arithmetic

C2_integrator[0][3]_carry_eqn = C2L187;
C2_integrator[0][3]_lut_out = C2_integrator[0][3] $ PB16_Qout[4] $ C2_integrator[0][3]_carry_eqn;
C2_integrator[0][3] = DFFEAS(C2_integrator[0][3]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L189 is cic_decim:cic_decim_q|integrator[0][3]~3176
--operation mode is arithmetic

C2L189 = CARRY(C2_integrator[0][3] & !PB16_Qout[4] & !C2L187 # !C2_integrator[0][3] & (!C2L187 # !PB16_Qout[4]));


--C2_integrator[1][2] is cic_decim:cic_decim_q|integrator[1][2]
--operation mode is arithmetic

C2_integrator[1][2]_carry_eqn = C2L273;
C2_integrator[1][2]_lut_out = C2_integrator[1][2] $ C2_integrator[0][2] $ !C2_integrator[1][2]_carry_eqn;
C2_integrator[1][2] = DFFEAS(C2_integrator[1][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L275 is cic_decim:cic_decim_q|integrator[1][2]~3180
--operation mode is arithmetic

C2L275 = CARRY(C2_integrator[1][2] & (C2_integrator[0][2] # !C2L273) # !C2_integrator[1][2] & C2_integrator[0][2] & !C2L273);


--C2_integrator[2][1] is cic_decim:cic_decim_q|integrator[2][1]
--operation mode is arithmetic

C2_integrator[2][1]_carry_eqn = C2L359;
C2_integrator[2][1]_lut_out = C2_integrator[2][1] $ C2_integrator[1][1] $ C2_integrator[2][1]_carry_eqn;
C2_integrator[2][1] = DFFEAS(C2_integrator[2][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L361 is cic_decim:cic_decim_q|integrator[2][1]~3184
--operation mode is arithmetic

C2L361 = CARRY(C2_integrator[2][1] & !C2_integrator[1][1] & !C2L359 # !C2_integrator[2][1] & (!C2L359 # !C2_integrator[1][1]));


--C2_integrator[3][0] is cic_decim:cic_decim_q|integrator[3][0]
--operation mode is arithmetic

C2_integrator[3][0]_lut_out = C2_integrator[3][0] $ C2_integrator[2][0];
C2_integrator[3][0] = DFFEAS(C2_integrator[3][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L448 is cic_decim:cic_decim_q|integrator[3][0]~3188
--operation mode is arithmetic

C2L448 = CARRY(C2_integrator[3][0] & C2_integrator[2][0]);


--PB4_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[0]
--operation mode is arithmetic

PB4_PHout[0]_lut_out = !PB3_PHout[0];
PB4_PHout[0] = DFFEAS(PB4_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L40 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[0]~263
--operation mode is arithmetic

PB4L40 = CARRY(PB3_PHout[0]);


--E1_PHstage0[6] is cordic:rx_cordic|PHstage0[6]
--operation mode is normal

E1_PHstage0[6]_lut_out = F1_phase_out[22] & clk_enable;
E1_PHstage0[6] = DFFEAS(E1_PHstage0[6]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[5] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[5]
--operation mode is normal

PB1_PHout[5]_lut_out = clk_enable & E1_PHstage0[5];
PB1_PHout[5] = DFFEAS(PB1_PHout[5]_lut_out, clock, VCC, , , , , , );


--PB2L139 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2003
--operation mode is arithmetic

PB2L139_carry_eqn = PB2L149;
PB2L139 = PB1_PHout[4] $ (!PB2L139_carry_eqn);

--PB2L140 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2005
--operation mode is arithmetic

PB2L140 = CARRY(PB1_PHout[4] & (!PB2L149));


--PB2L141 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2008
--operation mode is arithmetic

PB2L141_carry_eqn = PB2L151;
PB2L141 = PB1_PHout[4] $ (PB2L141_carry_eqn);

--PB2L142 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2010
--operation mode is arithmetic

PB2L142 = CARRY(PB1_PHout[4] # !PB2L151);


--PB2_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[3]
--operation mode is normal

PB2_PHout[3]_lut_out = PB1_PHout[14] & (PB2L150) # !PB1_PHout[14] & PB2L148;
PB2_PHout[3] = DFFEAS(PB2_PHout[3]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[2]
--operation mode is arithmetic

PB3_PHout[2]_carry_eqn = PB3L40;
PB3_PHout[2]_lut_out = PB2_PHout[14] $ PB2_PHout[2] $ !PB3_PHout[2]_carry_eqn;
PB3_PHout[2] = DFFEAS(PB3_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L42 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[2]~259
--operation mode is arithmetic

PB3L42 = CARRY(PB2_PHout[14] & (PB2_PHout[2] # !PB3L40) # !PB2_PHout[14] & PB2_PHout[2] & !PB3L40);


--PB4_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[1]
--operation mode is arithmetic

PB4_PHout[1]_carry_eqn = PB4L40;
PB4_PHout[1]_lut_out = PB3_PHout[1] $ PB3_PHout[14] $ PB4_PHout[1]_carry_eqn;
PB4_PHout[1] = DFFEAS(PB4_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L42 is cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[1]~267
--operation mode is arithmetic

PB4L42 = CARRY(PB3_PHout[1] & !PB3_PHout[14] & !PB4L40 # !PB3_PHout[1] & (!PB4L40 # !PB3_PHout[14]));


--PB3L122 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1895
--operation mode is arithmetic

PB3L122 = CARRY(PB2_Iout[8] & (PB2_Iout[6] # !PB3L127) # !PB2_Iout[8] & PB2_Iout[6] & !PB3L127);


--PB3L124 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1900
--operation mode is arithmetic

PB3L124 = CARRY(PB2_Iout[8] & PB2_Iout[6] & !PB3L129 # !PB2_Iout[8] & (PB2_Iout[6] # !PB3L129));


--F1_phase_out[22] is phase_accumulator:rx_phase_accumulator|phase_out[22]
--operation mode is arithmetic

F1_phase_out[22]_carry_eqn = F1L45;
F1_phase_out[22]_lut_out = F1_phase_out[22] $ (!F1_phase_out[22]_carry_eqn);
F1_phase_out[22] = DFFEAS(F1_phase_out[22]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L47 is phase_accumulator:rx_phase_accumulator|phase_out[22]~389
--operation mode is arithmetic

F1L47 = CARRY(F1_phase_out[22] & (!F1L45));


--E1_Istage0[7] is cordic:rx_cordic|Istage0[7]
--operation mode is arithmetic

E1_Istage0[7]_carry_eqn = E1L15;
E1_Istage0[7]_lut_out = E1L35 $ ADC[7] $ E1_Istage0[7]_carry_eqn;
E1_Istage0[7] = DFFEAS(E1_Istage0[7]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L17 is cordic:rx_cordic|Istage0[7]~378
--operation mode is arithmetic

E1L17 = CARRY(E1L35 $ !ADC[7] # !E1L15);


--PB2L143 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2013
--operation mode is normal

PB2L143 = PB1_PHout[14] $ PB1_Iout[8];


--PB1_Iout[7] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[7]
--operation mode is normal

PB1_Iout[7]_lut_out = !E1_PHstage0[14] & E1_Istage0[6];
PB1_Iout[7] = DFFEAS(PB1_Iout[7]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L47 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~223
--operation mode is arithmetic

PB2L47 = CARRY(PB2L152 & (PB1_Iout[6] # !PB2L48) # !PB2L152 & PB1_Iout[6] & !PB2L48);


--PB2L144 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2014
--operation mode is arithmetic

PB2L144_carry_eqn = PB2L154;
PB2L144 = PB1_Iout[7] $ PB1_Iout[6] $ PB2L144_carry_eqn;

--PB2L145 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2016
--operation mode is arithmetic

PB2L145 = CARRY(PB1_Iout[7] & !PB1_Iout[6] & !PB2L154 # !PB1_Iout[7] & (!PB2L154 # !PB1_Iout[6]));


--PB2L146 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2019
--operation mode is arithmetic

PB2L146_carry_eqn = PB2L156;
PB2L146 = PB1_Iout[7] $ PB1_Iout[6] $ PB2L146_carry_eqn;

--PB2L147 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2021
--operation mode is arithmetic

PB2L147 = CARRY(PB1_Iout[7] & PB1_Iout[6] & !PB2L156 # !PB1_Iout[7] & (PB1_Iout[6] # !PB2L156));


--PB3L125 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1903
--operation mode is normal

PB3L125 = PB2_PHout[14] $ PB2_Iout[7];


--PB2_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[5]
--operation mode is normal

PB2_Iout[5]_lut_out = PB1_PHout[14] & (PB2L155) # !PB1_PHout[14] & PB2L153;
PB2_Iout[5] = DFFEAS(PB2_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[4]
--operation mode is arithmetic

PB3_Iout[4]_carry_eqn = PB3L10;
PB3_Iout[4]_lut_out = PB3L130 $ PB2_Iout[4] $ PB3_Iout[4]_carry_eqn;
PB3_Iout[4] = DFFEAS(PB3_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L12 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[4]~296
--operation mode is arithmetic

PB3L12 = CARRY(PB3L130 & !PB2_Iout[4] & !PB3L10 # !PB3L130 & (!PB3L10 # !PB2_Iout[4]));


--PB4L115 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1821
--operation mode is normal

PB4L115 = PB3_PHout[14] $ PB3_Iout[7];


--PB4_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[3]
--operation mode is arithmetic

PB4_Iout[3]_carry_eqn = PB4L8;
PB4_Iout[3]_lut_out = PB4L116 $ PB3_Iout[3] $ !PB4_Iout[3]_carry_eqn;
PB4_Iout[3] = DFFEAS(PB4_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L10 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[3]~315
--operation mode is arithmetic

PB4L10 = CARRY(PB4L116 & (PB3_Iout[3] # !PB4L8) # !PB4L116 & PB3_Iout[3] & !PB4L8);


--PB5L125 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1922
--operation mode is normal

PB5L125 = PB4_PHout[14] $ PB4_Qout[7];


--PB5_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[2]
--operation mode is arithmetic

PB5_Iout[2]_carry_eqn = PB5L6;
PB5_Iout[2]_lut_out = PB5L127 $ PB4_Iout[2] $ PB5_Iout[2]_carry_eqn;
PB5_Iout[2] = DFFEAS(PB5_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L8 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[2]~319
--operation mode is arithmetic

PB5L8 = CARRY(PB5L127 & !PB4_Iout[2] & !PB5L6 # !PB5L127 & (!PB5L6 # !PB4_Iout[2]));


--PB6L165 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2042
--operation mode is normal

PB6L165 = PB5_PHout[14] $ PB5_Qout[7];


--PB6_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[1]
--operation mode is arithmetic

PB6_Iout[1]_carry_eqn = PB6L3;
PB6_Iout[1]_lut_out = PB6L167 $ PB5_Iout[1] $ !PB6_Iout[1]_carry_eqn;
PB6_Iout[1] = DFFEAS(PB6_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L6 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[1]~323
--operation mode is arithmetic

PB6L6 = CARRY(PB6L167 & (PB5_Iout[1] # !PB6L3) # !PB6L167 & PB5_Iout[1] & !PB6L3);


--PB7L125 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1894
--operation mode is normal

PB7L125 = PB6_PHout[14] $ PB6_Qout[7];


--PB7_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[0]
--operation mode is arithmetic

PB7_Iout[0]_carry_eqn = PB7L4;
PB7_Iout[0]_lut_out = PB7L127 $ PB6_Iout[0] $ PB7_Iout[0]_carry_eqn;
PB7_Iout[0] = DFFEAS(PB7_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L3 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[0]~327
--operation mode is arithmetic

PB7L3 = CARRY(PB7L127 & !PB6_Iout[0] & !PB7L4 # !PB7L127 & (!PB7L4 # !PB6_Iout[0]));


--PB8L125 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1880
--operation mode is normal

PB8L125 = PB7_PHout[14] $ PB7_Qout[7];


--PB8L4 is cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[0]~332
--operation mode is arithmetic

PB8L4 = CARRY(PB7_PHout[14]);


--PB4_Qout[3] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[3]
--operation mode is arithmetic

PB4_Qout[3]_carry_eqn = PB4L75;
PB4_Qout[3]_lut_out = PB4L116 $ PB3_Iout[3] $ !PB4_Qout[3]_carry_eqn;
PB4_Qout[3] = DFFEAS(PB4_Qout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L77 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[3]~315
--operation mode is arithmetic

PB4L77 = CARRY(PB4L116 & (PB3_Iout[3] # !PB4L75) # !PB4L116 & PB3_Iout[3] & !PB4L75);


--PB5L126 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1923
--operation mode is normal

PB5L126 = PB4_PHout[14] $ PB4_Iout[7];


--PB5_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[2]
--operation mode is arithmetic

PB5_Qout[2]_carry_eqn = PB5L73;
PB5_Qout[2]_lut_out = PB5L128 $ PB4_Qout[2] $ PB5_Qout[2]_carry_eqn;
PB5_Qout[2] = DFFEAS(PB5_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L75 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[2]~319
--operation mode is arithmetic

PB5L75 = CARRY(PB5L128 & !PB4_Qout[2] & !PB5L73 # !PB5L128 & (!PB5L73 # !PB4_Qout[2]));


--PB6L166 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2043
--operation mode is normal

PB6L166 = PB5_PHout[14] $ PB5_Iout[7];


--PB6_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[1]
--operation mode is arithmetic

PB6_Qout[1]_carry_eqn = PB6L56;
PB6_Qout[1]_lut_out = PB6L168 $ PB5_Qout[1] $ !PB6_Qout[1]_carry_eqn;
PB6_Qout[1] = DFFEAS(PB6_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L59 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[1]~323
--operation mode is arithmetic

PB6L59 = CARRY(PB6L168 & (PB5_Qout[1] # !PB6L56) # !PB6L168 & PB5_Qout[1] & !PB6L56);


--PB7L126 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1895
--operation mode is normal

PB7L126 = PB6_PHout[14] $ PB6_Iout[7];


--PB7_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[0]
--operation mode is arithmetic

PB7_Qout[0]_carry_eqn = PB7L71;
PB7_Qout[0]_lut_out = PB7L128 $ PB6_Qout[0] $ PB7_Qout[0]_carry_eqn;
PB7_Qout[0] = DFFEAS(PB7_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB7L70 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[0]~327
--operation mode is arithmetic

PB7L70 = CARRY(PB7L128 & !PB6_Qout[0] & !PB7L71 # !PB7L128 & (!PB7L71 # !PB6_Qout[0]));


--PB8L126 is cordic:rx_cordic|cordic_stage:cordic_stage7|add~1881
--operation mode is normal

PB8L126 = PB7_PHout[14] $ PB7_Iout[7];


--PB8L71 is cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[0]~332
--operation mode is arithmetic

PB8L71 = CARRY(PB7_PHout[14]);


--C1_integrator[0][2] is cic_decim:cic_decim_i|integrator[0][2]
--operation mode is arithmetic

C1_integrator[0][2]_carry_eqn = C1L185;
C1_integrator[0][2]_lut_out = C1_integrator[0][2] $ PB16_Iout[3] $ !C1_integrator[0][2]_carry_eqn;
C1_integrator[0][2] = DFFEAS(C1_integrator[0][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L187 is cic_decim:cic_decim_i|integrator[0][2]~3177
--operation mode is arithmetic

C1L187 = CARRY(C1_integrator[0][2] & (PB16_Iout[3] # !C1L185) # !C1_integrator[0][2] & PB16_Iout[3] & !C1L185);


--C1_integrator[1][1] is cic_decim:cic_decim_i|integrator[1][1]
--operation mode is arithmetic

C1_integrator[1][1]_carry_eqn = C1L271;
C1_integrator[1][1]_lut_out = C1_integrator[1][1] $ C1_integrator[0][1] $ C1_integrator[1][1]_carry_eqn;
C1_integrator[1][1] = DFFEAS(C1_integrator[1][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L273 is cic_decim:cic_decim_i|integrator[1][1]~3181
--operation mode is arithmetic

C1L273 = CARRY(C1_integrator[1][1] & !C1_integrator[0][1] & !C1L271 # !C1_integrator[1][1] & (!C1L271 # !C1_integrator[0][1]));


--C1_integrator[2][0] is cic_decim:cic_decim_i|integrator[2][0]
--operation mode is arithmetic

C1_integrator[2][0]_lut_out = C1_integrator[2][0] $ C1_integrator[1][0];
C1_integrator[2][0] = DFFEAS(C1_integrator[2][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L359 is cic_decim:cic_decim_i|integrator[2][0]~3185
--operation mode is arithmetic

C1L359 = CARRY(C1_integrator[2][0] & C1_integrator[1][0]);


--C2_integrator[0][2] is cic_decim:cic_decim_q|integrator[0][2]
--operation mode is arithmetic

C2_integrator[0][2]_carry_eqn = C2L185;
C2_integrator[0][2]_lut_out = C2_integrator[0][2] $ PB16_Qout[3] $ !C2_integrator[0][2]_carry_eqn;
C2_integrator[0][2] = DFFEAS(C2_integrator[0][2]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L187 is cic_decim:cic_decim_q|integrator[0][2]~3192
--operation mode is arithmetic

C2L187 = CARRY(C2_integrator[0][2] & (PB16_Qout[3] # !C2L185) # !C2_integrator[0][2] & PB16_Qout[3] & !C2L185);


--C2_integrator[1][1] is cic_decim:cic_decim_q|integrator[1][1]
--operation mode is arithmetic

C2_integrator[1][1]_carry_eqn = C2L271;
C2_integrator[1][1]_lut_out = C2_integrator[1][1] $ C2_integrator[0][1] $ C2_integrator[1][1]_carry_eqn;
C2_integrator[1][1] = DFFEAS(C2_integrator[1][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L273 is cic_decim:cic_decim_q|integrator[1][1]~3196
--operation mode is arithmetic

C2L273 = CARRY(C2_integrator[1][1] & !C2_integrator[0][1] & !C2L271 # !C2_integrator[1][1] & (!C2L271 # !C2_integrator[0][1]));


--C2_integrator[2][0] is cic_decim:cic_decim_q|integrator[2][0]
--operation mode is arithmetic

C2_integrator[2][0]_lut_out = C2_integrator[2][0] $ C2_integrator[1][0];
C2_integrator[2][0] = DFFEAS(C2_integrator[2][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L359 is cic_decim:cic_decim_q|integrator[2][0]~3200
--operation mode is arithmetic

C2L359 = CARRY(C2_integrator[2][0] & C2_integrator[1][0]);


--PB3_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[0]
--operation mode is arithmetic

PB3_PHout[0]_lut_out = !PB2_PHout[0];
PB3_PHout[0] = DFFEAS(PB3_PHout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L38 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[0]~263
--operation mode is arithmetic

PB3L38 = CARRY(PB2_PHout[0]);


--E1_PHstage0[5] is cordic:rx_cordic|PHstage0[5]
--operation mode is normal

E1_PHstage0[5]_lut_out = F1_phase_out[21] & clk_enable;
E1_PHstage0[5] = DFFEAS(E1_PHstage0[5]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[4] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[4]
--operation mode is normal

PB1_PHout[4]_lut_out = clk_enable & E1_PHstage0[4];
PB1_PHout[4] = DFFEAS(PB1_PHout[4]_lut_out, clock, VCC, , , , , , );


--PB2L148 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2024
--operation mode is arithmetic

PB2L148_carry_eqn = PB2L158;
PB2L148 = PB1_PHout[3] $ (PB2L148_carry_eqn);

--PB2L149 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2026
--operation mode is arithmetic

PB2L149 = CARRY(!PB2L158 # !PB1_PHout[3]);


--PB2L150 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2029
--operation mode is arithmetic

PB2L150_carry_eqn = PB2L160;
PB2L150 = PB1_PHout[3] $ (!PB2L150_carry_eqn);

--PB2L151 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2031
--operation mode is arithmetic

PB2L151 = CARRY(!PB1_PHout[3] & (!PB2L160));


--PB2_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[2]
--operation mode is normal

PB2_PHout[2]_lut_out = PB1_PHout[14] & (PB2L159) # !PB1_PHout[14] & PB2L157;
PB2_PHout[2] = DFFEAS(PB2_PHout[2]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[1]
--operation mode is arithmetic

PB3_PHout[1]_carry_eqn = PB3L38;
PB3_PHout[1]_lut_out = PB2_PHout[14] $ PB2_PHout[1] $ !PB3_PHout[1]_carry_eqn;
PB3_PHout[1] = DFFEAS(PB3_PHout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L40 is cordic:rx_cordic|cordic_stage:cordic_stage2|PHout[1]~267
--operation mode is arithmetic

PB3L40 = CARRY(PB2_PHout[14] & (!PB3L38 # !PB2_PHout[1]) # !PB2_PHout[14] & !PB2_PHout[1] & !PB3L38);


--PB3L127 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1906
--operation mode is arithmetic

PB3L127 = CARRY(PB2_Iout[7] & !PB2_Iout[5] & !PB3L132 # !PB2_Iout[7] & (!PB3L132 # !PB2_Iout[5]));


--PB3L129 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1911
--operation mode is arithmetic

PB3L129 = CARRY(PB2_Iout[7] & (!PB3L134 # !PB2_Iout[5]) # !PB2_Iout[7] & !PB2_Iout[5] & !PB3L134);


--F1_phase_out[21] is phase_accumulator:rx_phase_accumulator|phase_out[21]
--operation mode is arithmetic

F1_phase_out[21]_carry_eqn = F1L43;
F1_phase_out[21]_lut_out = F1_phase_out[21] $ (F1_phase_out[21]_carry_eqn);
F1_phase_out[21] = DFFEAS(F1_phase_out[21]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L45 is phase_accumulator:rx_phase_accumulator|phase_out[21]~393
--operation mode is arithmetic

F1L45 = CARRY(!F1L43 # !F1_phase_out[21]);


--E1_Istage0[6] is cordic:rx_cordic|Istage0[6]
--operation mode is arithmetic

E1_Istage0[6]_carry_eqn = E1L13;
E1_Istage0[6]_lut_out = E1L35 $ ADC[6] $ !E1_Istage0[6]_carry_eqn;
E1_Istage0[6] = DFFEAS(E1_Istage0[6]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L15 is cordic:rx_cordic|Istage0[6]~382
--operation mode is arithmetic

E1L15 = CARRY(!E1L13 & (E1L35 $ ADC[6]));


--PB2L152 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2034
--operation mode is normal

PB2L152 = PB1_PHout[14] $ PB1_Iout[7];


--PB1_Iout[6] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[6]
--operation mode is normal

PB1_Iout[6]_lut_out = !E1_PHstage0[14] & E1_Istage0[5];
PB1_Iout[6] = DFFEAS(PB1_Iout[6]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L48 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~228
--operation mode is arithmetic

PB2L48 = CARRY(PB2L161 & !PB1_Iout[5] & !PB2L49 # !PB2L161 & (!PB2L49 # !PB1_Iout[5]));


--PB2L153 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2035
--operation mode is arithmetic

PB2L153_carry_eqn = PB2L163;
PB2L153 = PB1_Iout[5] $ PB1_Iout[6] $ !PB2L153_carry_eqn;

--PB2L154 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2037
--operation mode is arithmetic

PB2L154 = CARRY(PB1_Iout[5] & (PB1_Iout[6] # !PB2L163) # !PB1_Iout[5] & PB1_Iout[6] & !PB2L163);


--PB2L155 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2040
--operation mode is arithmetic

PB2L155_carry_eqn = PB2L165;
PB2L155 = PB1_Iout[5] $ PB1_Iout[6] $ !PB2L155_carry_eqn;

--PB2L156 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2042
--operation mode is arithmetic

PB2L156 = CARRY(PB1_Iout[5] & PB1_Iout[6] & !PB2L165 # !PB1_Iout[5] & (PB1_Iout[6] # !PB2L165));


--PB3L130 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1914
--operation mode is normal

PB3L130 = PB2_PHout[14] $ PB2_Iout[6];


--PB2_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[4]
--operation mode is normal

PB2_Iout[4]_lut_out = PB1_PHout[14] & (PB2L164) # !PB1_PHout[14] & PB2L162;
PB2_Iout[4] = DFFEAS(PB2_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[3]
--operation mode is arithmetic

PB3_Iout[3]_carry_eqn = PB3L8;
PB3_Iout[3]_lut_out = PB3L135 $ PB2_Iout[3] $ !PB3_Iout[3]_carry_eqn;
PB3_Iout[3] = DFFEAS(PB3_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L10 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[3]~300
--operation mode is arithmetic

PB3L10 = CARRY(PB3L135 & (PB2_Iout[3] # !PB3L8) # !PB3L135 & PB2_Iout[3] & !PB3L8);


--PB4L116 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1822
--operation mode is normal

PB4L116 = PB3_PHout[14] $ PB3_Iout[6];


--PB4_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[2]
--operation mode is arithmetic

PB4_Iout[2]_carry_eqn = PB4L6;
PB4_Iout[2]_lut_out = PB4L117 $ PB3_Iout[2] $ PB4_Iout[2]_carry_eqn;
PB4_Iout[2] = DFFEAS(PB4_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L8 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[2]~319
--operation mode is arithmetic

PB4L8 = CARRY(PB4L117 & !PB3_Iout[2] & !PB4L6 # !PB4L117 & (!PB4L6 # !PB3_Iout[2]));


--PB5L127 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1924
--operation mode is normal

PB5L127 = PB4_PHout[14] $ PB4_Qout[6];


--PB5_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[1]
--operation mode is arithmetic

PB5_Iout[1]_carry_eqn = PB5L3;
PB5_Iout[1]_lut_out = PB5L129 $ PB4_Iout[1] $ !PB5_Iout[1]_carry_eqn;
PB5_Iout[1] = DFFEAS(PB5_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L6 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[1]~323
--operation mode is arithmetic

PB5L6 = CARRY(PB5L129 & (PB4_Iout[1] # !PB5L3) # !PB5L129 & PB4_Iout[1] & !PB5L3);


--PB6L167 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2044
--operation mode is normal

PB6L167 = PB5_PHout[14] $ PB5_Qout[6];


--PB6_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[0]
--operation mode is arithmetic

PB6_Iout[0]_carry_eqn = PB6L4;
PB6_Iout[0]_lut_out = PB6L169 $ PB5_Iout[0] $ PB6_Iout[0]_carry_eqn;
PB6_Iout[0] = DFFEAS(PB6_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L3 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[0]~327
--operation mode is arithmetic

PB6L3 = CARRY(PB6L169 & !PB5_Iout[0] & !PB6L4 # !PB6L169 & (!PB6L4 # !PB5_Iout[0]));


--PB7L127 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1896
--operation mode is normal

PB7L127 = PB6_PHout[14] $ PB6_Qout[6];


--PB7L4 is cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[0]~332
--operation mode is arithmetic

PB7L4 = CARRY(PB6_PHout[14]);


--PB4_Qout[2] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[2]
--operation mode is arithmetic

PB4_Qout[2]_carry_eqn = PB4L73;
PB4_Qout[2]_lut_out = PB4L117 $ PB3_Iout[2] $ PB4_Qout[2]_carry_eqn;
PB4_Qout[2] = DFFEAS(PB4_Qout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L75 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[2]~319
--operation mode is arithmetic

PB4L75 = CARRY(PB4L117 & !PB3_Iout[2] & !PB4L73 # !PB4L117 & (!PB4L73 # !PB3_Iout[2]));


--PB5L128 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1925
--operation mode is normal

PB5L128 = PB4_PHout[14] $ PB4_Iout[6];


--PB5_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[1]
--operation mode is arithmetic

PB5_Qout[1]_carry_eqn = PB5L70;
PB5_Qout[1]_lut_out = PB5L130 $ PB4_Qout[1] $ !PB5_Qout[1]_carry_eqn;
PB5_Qout[1] = DFFEAS(PB5_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L73 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[1]~323
--operation mode is arithmetic

PB5L73 = CARRY(PB5L130 & (PB4_Qout[1] # !PB5L70) # !PB5L130 & PB4_Qout[1] & !PB5L70);


--PB6L168 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2045
--operation mode is normal

PB6L168 = PB5_PHout[14] $ PB5_Iout[6];


--PB6_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[0]
--operation mode is arithmetic

PB6_Qout[0]_carry_eqn = PB6L57;
PB6_Qout[0]_lut_out = PB6L170 $ PB5_Qout[0] $ PB6_Qout[0]_carry_eqn;
PB6_Qout[0] = DFFEAS(PB6_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB6L56 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[0]~327
--operation mode is arithmetic

PB6L56 = CARRY(PB6L170 & !PB5_Qout[0] & !PB6L57 # !PB6L170 & (!PB6L57 # !PB5_Qout[0]));


--PB7L128 is cordic:rx_cordic|cordic_stage:cordic_stage6|add~1897
--operation mode is normal

PB7L128 = PB6_PHout[14] $ PB6_Iout[6];


--PB7L71 is cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[0]~332
--operation mode is arithmetic

PB7L71 = CARRY(PB6_PHout[14]);


--C1_integrator[0][1] is cic_decim:cic_decim_i|integrator[0][1]
--operation mode is arithmetic

C1_integrator[0][1]_carry_eqn = C1L183;
C1_integrator[0][1]_lut_out = C1_integrator[0][1] $ PB16_Iout[2] $ C1_integrator[0][1]_carry_eqn;
C1_integrator[0][1] = DFFEAS(C1_integrator[0][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L185 is cic_decim:cic_decim_i|integrator[0][1]~3189
--operation mode is arithmetic

C1L185 = CARRY(C1_integrator[0][1] & !PB16_Iout[2] & !C1L183 # !C1_integrator[0][1] & (!C1L183 # !PB16_Iout[2]));


--C1_integrator[1][0] is cic_decim:cic_decim_i|integrator[1][0]
--operation mode is arithmetic

C1_integrator[1][0]_lut_out = C1_integrator[1][0] $ C1_integrator[0][0];
C1_integrator[1][0] = DFFEAS(C1_integrator[1][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L271 is cic_decim:cic_decim_i|integrator[1][0]~3193
--operation mode is arithmetic

C1L271 = CARRY(C1_integrator[1][0] & C1_integrator[0][0]);


--C2_integrator[0][1] is cic_decim:cic_decim_q|integrator[0][1]
--operation mode is arithmetic

C2_integrator[0][1]_carry_eqn = C2L183;
C2_integrator[0][1]_lut_out = C2_integrator[0][1] $ PB16_Qout[2] $ C2_integrator[0][1]_carry_eqn;
C2_integrator[0][1] = DFFEAS(C2_integrator[0][1]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L185 is cic_decim:cic_decim_q|integrator[0][1]~3204
--operation mode is arithmetic

C2L185 = CARRY(C2_integrator[0][1] & !PB16_Qout[2] & !C2L183 # !C2_integrator[0][1] & (!C2L183 # !PB16_Qout[2]));


--C2_integrator[1][0] is cic_decim:cic_decim_q|integrator[1][0]
--operation mode is arithmetic

C2_integrator[1][0]_lut_out = C2_integrator[1][0] $ C2_integrator[0][0];
C2_integrator[1][0] = DFFEAS(C2_integrator[1][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L271 is cic_decim:cic_decim_q|integrator[1][0]~3208
--operation mode is arithmetic

C2L271 = CARRY(C2_integrator[1][0] & C2_integrator[0][0]);


--PB2_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[0]
--operation mode is normal

PB2_PHout[0]_lut_out = clk_enable & PB1_PHout[0];
PB2_PHout[0] = DFFEAS(PB2_PHout[0]_lut_out, clock, VCC, , , , , , );


--E1_PHstage0[4] is cordic:rx_cordic|PHstage0[4]
--operation mode is normal

E1_PHstage0[4]_lut_out = F1_phase_out[20] & clk_enable;
E1_PHstage0[4] = DFFEAS(E1_PHstage0[4]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[3] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[3]
--operation mode is normal

PB1_PHout[3]_lut_out = clk_enable & E1_PHstage0[3];
PB1_PHout[3] = DFFEAS(PB1_PHout[3]_lut_out, clock, VCC, , , , , , );


--PB2L157 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2045
--operation mode is arithmetic

PB2L157 = !PB1_PHout[2];

--PB2L158 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2047
--operation mode is arithmetic

PB2L158 = CARRY(PB1_PHout[2]);


--PB2L159 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2050
--operation mode is arithmetic

PB2L159 = !PB1_PHout[2];

--PB2L160 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2052
--operation mode is arithmetic

PB2L160 = CARRY(PB1_PHout[2]);


--PB2_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[1]
--operation mode is normal

PB2_PHout[1]_lut_out = clk_enable & PB1_PHout[1];
PB2_PHout[1] = DFFEAS(PB2_PHout[1]_lut_out, clock, VCC, , , , , , );


--PB3L132 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1917
--operation mode is arithmetic

PB3L132 = CARRY(PB2_Iout[6] & (PB2_Iout[4] # !PB3L137) # !PB2_Iout[6] & PB2_Iout[4] & !PB3L137);


--PB3L134 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1922
--operation mode is arithmetic

PB3L134 = CARRY(PB2_Iout[6] & PB2_Iout[4] & !PB3L139 # !PB2_Iout[6] & (PB2_Iout[4] # !PB3L139));


--F1_phase_out[20] is phase_accumulator:rx_phase_accumulator|phase_out[20]
--operation mode is arithmetic

F1_phase_out[20]_carry_eqn = F1L41;
F1_phase_out[20]_lut_out = F1_phase_out[20] $ (!F1_phase_out[20]_carry_eqn);
F1_phase_out[20] = DFFEAS(F1_phase_out[20]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L43 is phase_accumulator:rx_phase_accumulator|phase_out[20]~397
--operation mode is arithmetic

F1L43 = CARRY(F1_phase_out[20] & (!F1L41));


--E1_Istage0[5] is cordic:rx_cordic|Istage0[5]
--operation mode is arithmetic

E1_Istage0[5]_carry_eqn = E1L11;
E1_Istage0[5]_lut_out = E1L35 $ ADC[5] $ E1_Istage0[5]_carry_eqn;
E1_Istage0[5] = DFFEAS(E1_Istage0[5]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L13 is cordic:rx_cordic|Istage0[5]~386
--operation mode is arithmetic

E1L13 = CARRY(E1L35 $ !ADC[5] # !E1L11);


--PB2L161 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2055
--operation mode is normal

PB2L161 = PB1_PHout[14] $ PB1_Iout[6];


--PB1_Iout[5] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[5]
--operation mode is normal

PB1_Iout[5]_lut_out = !E1_PHstage0[14] & E1_Istage0[4];
PB1_Iout[5] = DFFEAS(PB1_Iout[5]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L49 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~233
--operation mode is arithmetic

PB2L49 = CARRY(PB2L166 & (PB1_Iout[4] # !PB2L50) # !PB2L166 & PB1_Iout[4] & !PB2L50);


--PB2L162 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2056
--operation mode is arithmetic

PB2L162_carry_eqn = PB2L168;
PB2L162 = PB1_Iout[5] $ PB1_Iout[4] $ PB2L162_carry_eqn;

--PB2L163 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2058
--operation mode is arithmetic

PB2L163 = CARRY(PB1_Iout[5] & !PB1_Iout[4] & !PB2L168 # !PB1_Iout[5] & (!PB2L168 # !PB1_Iout[4]));


--PB2L164 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2061
--operation mode is arithmetic

PB2L164_carry_eqn = PB2L170;
PB2L164 = PB1_Iout[5] $ PB1_Iout[4] $ PB2L164_carry_eqn;

--PB2L165 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2063
--operation mode is arithmetic

PB2L165 = CARRY(PB1_Iout[5] & PB1_Iout[4] & !PB2L170 # !PB1_Iout[5] & (PB1_Iout[4] # !PB2L170));


--PB3L135 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1925
--operation mode is normal

PB3L135 = PB2_PHout[14] $ PB2_Iout[5];


--PB2_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[3]
--operation mode is normal

PB2_Iout[3]_lut_out = PB1_PHout[14] & (PB2L169) # !PB1_PHout[14] & PB2L167;
PB2_Iout[3] = DFFEAS(PB2_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[2]
--operation mode is arithmetic

PB3_Iout[2]_carry_eqn = PB3L6;
PB3_Iout[2]_lut_out = PB3L140 $ PB2_Iout[2] $ PB3_Iout[2]_carry_eqn;
PB3_Iout[2] = DFFEAS(PB3_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L8 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[2]~304
--operation mode is arithmetic

PB3L8 = CARRY(PB3L140 & !PB2_Iout[2] & !PB3L6 # !PB3L140 & (!PB3L6 # !PB2_Iout[2]));


--PB4L117 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1823
--operation mode is normal

PB4L117 = PB3_PHout[14] $ PB3_Iout[5];


--PB4_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[1]
--operation mode is arithmetic

PB4_Iout[1]_carry_eqn = PB4L3;
PB4_Iout[1]_lut_out = PB4L118 $ PB3_Iout[1] $ !PB4_Iout[1]_carry_eqn;
PB4_Iout[1] = DFFEAS(PB4_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L6 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[1]~323
--operation mode is arithmetic

PB4L6 = CARRY(PB4L118 & (PB3_Iout[1] # !PB4L3) # !PB4L118 & PB3_Iout[1] & !PB4L3);


--PB5L129 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1926
--operation mode is normal

PB5L129 = PB4_PHout[14] $ PB4_Qout[5];


--PB5_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[0]
--operation mode is arithmetic

PB5_Iout[0]_carry_eqn = PB5L4;
PB5_Iout[0]_lut_out = PB5L131 $ PB4_Iout[0] $ PB5_Iout[0]_carry_eqn;
PB5_Iout[0] = DFFEAS(PB5_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L3 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[0]~327
--operation mode is arithmetic

PB5L3 = CARRY(PB5L131 & !PB4_Iout[0] & !PB5L4 # !PB5L131 & (!PB5L4 # !PB4_Iout[0]));


--PB6L169 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2046
--operation mode is normal

PB6L169 = PB5_PHout[14] $ PB5_Qout[5];


--PB6L4 is cordic:rx_cordic|cordic_stage:cordic_stage5|Iout[0]~332
--operation mode is arithmetic

PB6L4 = CARRY(PB5_PHout[14]);


--PB4_Qout[1] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[1]
--operation mode is arithmetic

PB4_Qout[1]_carry_eqn = PB4L70;
PB4_Qout[1]_lut_out = PB4L118 $ PB3_Iout[1] $ !PB4_Qout[1]_carry_eqn;
PB4_Qout[1] = DFFEAS(PB4_Qout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L73 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[1]~323
--operation mode is arithmetic

PB4L73 = CARRY(PB4L118 & (PB3_Iout[1] # !PB4L70) # !PB4L118 & PB3_Iout[1] & !PB4L70);


--PB5L130 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1927
--operation mode is normal

PB5L130 = PB4_PHout[14] $ PB4_Iout[5];


--PB5_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[0]
--operation mode is arithmetic

PB5_Qout[0]_carry_eqn = PB5L71;
PB5_Qout[0]_lut_out = PB5L132 $ PB4_Qout[0] $ PB5_Qout[0]_carry_eqn;
PB5_Qout[0] = DFFEAS(PB5_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB5L70 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[0]~327
--operation mode is arithmetic

PB5L70 = CARRY(PB5L132 & !PB4_Qout[0] & !PB5L71 # !PB5L132 & (!PB5L71 # !PB4_Qout[0]));


--PB6L170 is cordic:rx_cordic|cordic_stage:cordic_stage5|add~2047
--operation mode is normal

PB6L170 = PB5_PHout[14] $ PB5_Iout[5];


--PB6L57 is cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[0]~332
--operation mode is arithmetic

PB6L57 = CARRY(PB5_PHout[14]);


--C1_integrator[0][0] is cic_decim:cic_decim_i|integrator[0][0]
--operation mode is arithmetic

C1_integrator[0][0]_lut_out = C1_integrator[0][0] $ PB16_Iout[1];
C1_integrator[0][0] = DFFEAS(C1_integrator[0][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C1L183 is cic_decim:cic_decim_i|integrator[0][0]~3197
--operation mode is arithmetic

C1L183 = CARRY(C1_integrator[0][0] & PB16_Iout[1]);


--C2_integrator[0][0] is cic_decim:cic_decim_q|integrator[0][0]
--operation mode is arithmetic

C2_integrator[0][0]_lut_out = C2_integrator[0][0] $ PB16_Qout[1];
C2_integrator[0][0] = DFFEAS(C2_integrator[0][0]_lut_out, clock, VCC, , C2L403, , , !clk_enable, );

--C2L183 is cic_decim:cic_decim_q|integrator[0][0]~3212
--operation mode is arithmetic

C2L183 = CARRY(C2_integrator[0][0] & PB16_Qout[1]);


--PB1_PHout[0] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[0]
--operation mode is normal

PB1_PHout[0]_lut_out = clk_enable & E1_PHstage0[0];
PB1_PHout[0] = DFFEAS(PB1_PHout[0]_lut_out, clock, VCC, , , , , , );


--E1_PHstage0[3] is cordic:rx_cordic|PHstage0[3]
--operation mode is normal

E1_PHstage0[3]_lut_out = F1_phase_out[19] & clk_enable;
E1_PHstage0[3] = DFFEAS(E1_PHstage0[3]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[2] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[2]
--operation mode is normal

PB1_PHout[2]_lut_out = clk_enable & E1_PHstage0[2];
PB1_PHout[2] = DFFEAS(PB1_PHout[2]_lut_out, clock, VCC, , , , , , );


--PB1_PHout[1] is cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[1]
--operation mode is normal

PB1_PHout[1]_lut_out = clk_enable & E1_PHstage0[1];
PB1_PHout[1] = DFFEAS(PB1_PHout[1]_lut_out, clock, VCC, , , , , , );


--PB3L137 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1928
--operation mode is arithmetic

PB3L137 = CARRY(PB2_Iout[5] & !PB2_Iout[3] & !PB3L142 # !PB2_Iout[5] & (!PB3L142 # !PB2_Iout[3]));


--PB3L139 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1933
--operation mode is arithmetic

PB3L139 = CARRY(PB2_Iout[5] & (!PB3L144 # !PB2_Iout[3]) # !PB2_Iout[5] & !PB2_Iout[3] & !PB3L144);


--F1_phase_out[19] is phase_accumulator:rx_phase_accumulator|phase_out[19]
--operation mode is arithmetic

F1_phase_out[19]_carry_eqn = F1L39;
F1_phase_out[19]_lut_out = F1_phase_out[19] $ (F1_phase_out[19]_carry_eqn);
F1_phase_out[19] = DFFEAS(F1_phase_out[19]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L41 is phase_accumulator:rx_phase_accumulator|phase_out[19]~401
--operation mode is arithmetic

F1L41 = CARRY(!F1L39 # !F1_phase_out[19]);


--E1_Istage0[4] is cordic:rx_cordic|Istage0[4]
--operation mode is arithmetic

E1_Istage0[4]_carry_eqn = E1L9;
E1_Istage0[4]_lut_out = E1L35 $ ADC[4] $ !E1_Istage0[4]_carry_eqn;
E1_Istage0[4] = DFFEAS(E1_Istage0[4]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L11 is cordic:rx_cordic|Istage0[4]~390
--operation mode is arithmetic

E1L11 = CARRY(!E1L9 & (E1L35 $ ADC[4]));


--PB2L166 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2066
--operation mode is normal

PB2L166 = PB1_PHout[14] $ PB1_Iout[5];


--PB1_Iout[4] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[4]
--operation mode is normal

PB1_Iout[4]_lut_out = !E1_PHstage0[14] & E1_Istage0[3];
PB1_Iout[4] = DFFEAS(PB1_Iout[4]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L50 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~238
--operation mode is arithmetic

PB2L50 = CARRY(PB2L171 & !PB1_Iout[3] & !PB2L51 # !PB2L171 & (!PB2L51 # !PB1_Iout[3]));


--PB2L167 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2067
--operation mode is arithmetic

PB2L167_carry_eqn = PB2L173;
PB2L167 = PB1_Iout[3] $ PB1_Iout[4] $ !PB2L167_carry_eqn;

--PB2L168 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2069
--operation mode is arithmetic

PB2L168 = CARRY(PB1_Iout[3] & (PB1_Iout[4] # !PB2L173) # !PB1_Iout[3] & PB1_Iout[4] & !PB2L173);


--PB2L169 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2072
--operation mode is arithmetic

PB2L169_carry_eqn = PB2L175;
PB2L169 = PB1_Iout[3] $ PB1_Iout[4] $ !PB2L169_carry_eqn;

--PB2L170 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2074
--operation mode is arithmetic

PB2L170 = CARRY(PB1_Iout[3] & PB1_Iout[4] & !PB2L175 # !PB1_Iout[3] & (PB1_Iout[4] # !PB2L175));


--PB3L140 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1936
--operation mode is normal

PB3L140 = PB2_PHout[14] $ PB2_Iout[4];


--PB2_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[2]
--operation mode is normal

PB2_Iout[2]_lut_out = PB1_PHout[14] & (PB2L174) # !PB1_PHout[14] & PB2L172;
PB2_Iout[2] = DFFEAS(PB2_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[1]
--operation mode is arithmetic

PB3_Iout[1]_carry_eqn = PB3L3;
PB3_Iout[1]_lut_out = PB3L145 $ PB2_Iout[1] $ !PB3_Iout[1]_carry_eqn;
PB3_Iout[1] = DFFEAS(PB3_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L6 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[1]~308
--operation mode is arithmetic

PB3L6 = CARRY(PB3L145 & (PB2_Iout[1] # !PB3L3) # !PB3L145 & PB2_Iout[1] & !PB3L3);


--PB4L118 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1824
--operation mode is normal

PB4L118 = PB3_PHout[14] $ PB3_Iout[4];


--PB4_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[0]
--operation mode is arithmetic

PB4_Iout[0]_carry_eqn = PB4L4;
PB4_Iout[0]_lut_out = PB4L119 $ PB3_Iout[0] $ PB4_Iout[0]_carry_eqn;
PB4_Iout[0] = DFFEAS(PB4_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L3 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[0]~327
--operation mode is arithmetic

PB4L3 = CARRY(PB4L119 & !PB3_Iout[0] & !PB4L4 # !PB4L119 & (!PB4L4 # !PB3_Iout[0]));


--PB5L131 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1928
--operation mode is normal

PB5L131 = PB4_PHout[14] $ PB4_Qout[4];


--PB5L4 is cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[0]~332
--operation mode is arithmetic

PB5L4 = CARRY(PB4_PHout[14]);


--PB4_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[0]
--operation mode is arithmetic

PB4_Qout[0]_carry_eqn = PB4L71;
PB4_Qout[0]_lut_out = PB4L119 $ PB3_Qout[0] $ PB4_Qout[0]_carry_eqn;
PB4_Qout[0] = DFFEAS(PB4_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB4L70 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[0]~327
--operation mode is arithmetic

PB4L70 = CARRY(PB4L119 & !PB3_Qout[0] & !PB4L71 # !PB4L119 & (!PB4L71 # !PB3_Qout[0]));


--PB5L132 is cordic:rx_cordic|cordic_stage:cordic_stage4|add~1929
--operation mode is normal

PB5L132 = PB4_PHout[14] $ PB4_Iout[4];


--PB5L71 is cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[0]~332
--operation mode is arithmetic

PB5L71 = CARRY(PB4_PHout[14]);


--E1_PHstage0[0] is cordic:rx_cordic|PHstage0[0]
--operation mode is normal

E1_PHstage0[0]_lut_out = F1_phase_out[16] & clk_enable;
E1_PHstage0[0] = DFFEAS(E1_PHstage0[0]_lut_out, clock, VCC, , , , , , );


--E1_PHstage0[2] is cordic:rx_cordic|PHstage0[2]
--operation mode is normal

E1_PHstage0[2]_lut_out = F1_phase_out[18] & clk_enable;
E1_PHstage0[2] = DFFEAS(E1_PHstage0[2]_lut_out, clock, VCC, , , , , , );


--E1_PHstage0[1] is cordic:rx_cordic|PHstage0[1]
--operation mode is normal

E1_PHstage0[1]_lut_out = F1_phase_out[17] & clk_enable;
E1_PHstage0[1] = DFFEAS(E1_PHstage0[1]_lut_out, clock, VCC, , , , , , );


--PB3L142 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1939
--operation mode is arithmetic

PB3L142 = CARRY(PB2_Iout[4] & (PB2_Iout[2] # !PB3L147) # !PB2_Iout[4] & PB2_Iout[2] & !PB3L147);


--PB3L144 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1944
--operation mode is arithmetic

PB3L144 = CARRY(PB2_Iout[4] & PB2_Iout[2] & !PB3L149 # !PB2_Iout[4] & (PB2_Iout[2] # !PB3L149));


--F1_phase_out[18] is phase_accumulator:rx_phase_accumulator|phase_out[18]
--operation mode is arithmetic

F1_phase_out[18]_carry_eqn = F1L37;
F1_phase_out[18]_lut_out = F1_phase_out[18] $ (!F1_phase_out[18]_carry_eqn);
F1_phase_out[18] = DFFEAS(F1_phase_out[18]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L39 is phase_accumulator:rx_phase_accumulator|phase_out[18]~405
--operation mode is arithmetic

F1L39 = CARRY(F1_phase_out[18] & (!F1L37));


--E1_Istage0[3] is cordic:rx_cordic|Istage0[3]
--operation mode is arithmetic

E1_Istage0[3]_carry_eqn = E1L7;
E1_Istage0[3]_lut_out = E1L35 $ ADC[3] $ E1_Istage0[3]_carry_eqn;
E1_Istage0[3] = DFFEAS(E1_Istage0[3]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L9 is cordic:rx_cordic|Istage0[3]~394
--operation mode is arithmetic

E1L9 = CARRY(E1L35 $ !ADC[3] # !E1L7);


--PB2L171 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2077
--operation mode is normal

PB2L171 = PB1_PHout[14] $ PB1_Iout[4];


--PB1_Iout[3] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[3]
--operation mode is normal

PB1_Iout[3]_lut_out = !E1_PHstage0[14] & E1_Istage0[2];
PB1_Iout[3] = DFFEAS(PB1_Iout[3]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L51 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~243
--operation mode is arithmetic

PB2L51 = CARRY(PB2L176 & (PB1_Iout[2] # !PB2L52) # !PB2L176 & PB1_Iout[2] & !PB2L52);


--PB2L172 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2078
--operation mode is arithmetic

PB2L172_carry_eqn = PB2L178;
PB2L172 = PB1_Iout[3] $ PB1_Iout[2] $ PB2L172_carry_eqn;

--PB2L173 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2080
--operation mode is arithmetic

PB2L173 = CARRY(PB1_Iout[3] & !PB1_Iout[2] & !PB2L178 # !PB1_Iout[3] & (!PB2L178 # !PB1_Iout[2]));


--PB2L174 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2083
--operation mode is arithmetic

PB2L174_carry_eqn = PB2L180;
PB2L174 = PB1_Iout[3] $ PB1_Iout[2] $ PB2L174_carry_eqn;

--PB2L175 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2085
--operation mode is arithmetic

PB2L175 = CARRY(PB1_Iout[3] & PB1_Iout[2] & !PB2L180 # !PB1_Iout[3] & (PB1_Iout[2] # !PB2L180));


--PB3L145 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1947
--operation mode is normal

PB3L145 = PB2_PHout[14] $ PB2_Iout[3];


--PB2_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[1]
--operation mode is normal

PB2_Iout[1]_lut_out = PB1_PHout[14] & (PB2L179) # !PB1_PHout[14] & PB2L177;
PB2_Iout[1] = DFFEAS(PB2_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB3_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[0]
--operation mode is arithmetic

PB3_Iout[0]_carry_eqn = PB3L4;
PB3_Iout[0]_lut_out = PB3L150 $ PB2_Iout[0] $ PB3_Iout[0]_carry_eqn;
PB3_Iout[0] = DFFEAS(PB3_Iout[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--PB3L3 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[0]~312
--operation mode is arithmetic

PB3L3 = CARRY(PB3L150 & !PB2_Iout[0] & !PB3L4 # !PB3L150 & (!PB3L4 # !PB2_Iout[0]));


--PB4L119 is cordic:rx_cordic|cordic_stage:cordic_stage3|add~1825
--operation mode is normal

PB4L119 = PB3_PHout[14] $ PB3_Iout[3];


--PB4L4 is cordic:rx_cordic|cordic_stage:cordic_stage3|Iout[0]~332
--operation mode is arithmetic

PB4L4 = CARRY(PB3_PHout[14]);


--PB3_Qout[0] is cordic:rx_cordic|cordic_stage:cordic_stage2|Qout[0]
--operation mode is normal

PB3_Qout[0]_lut_out = PB2_PHout[14] & (PB3L153) # !PB2_PHout[14] & PB3L151;
PB3_Qout[0] = DFFEAS(PB3_Qout[0]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB4L71 is cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[0]~332
--operation mode is arithmetic

PB4L71 = CARRY(PB3_PHout[14]);


--F1_phase_out[16] is phase_accumulator:rx_phase_accumulator|phase_out[16]
--operation mode is arithmetic

F1_phase_out[16]_carry_eqn = F1L32;
F1_phase_out[16]_lut_out = F1_phase_out[16] $ (!F1_phase_out[16]_carry_eqn);
F1_phase_out[16] = DFFEAS(F1_phase_out[16]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L35 is phase_accumulator:rx_phase_accumulator|phase_out[16]~409
--operation mode is arithmetic

F1L35 = CARRY(F1_phase_out[16] & (!F1L32));


--F1_phase_out[17] is phase_accumulator:rx_phase_accumulator|phase_out[17]
--operation mode is arithmetic

F1_phase_out[17]_carry_eqn = F1L35;
F1_phase_out[17]_lut_out = F1_phase_out[17] $ (F1_phase_out[17]_carry_eqn);
F1_phase_out[17] = DFFEAS(F1_phase_out[17]_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L37 is phase_accumulator:rx_phase_accumulator|phase_out[17]~413
--operation mode is arithmetic

F1L37 = CARRY(!F1L35 # !F1_phase_out[17]);


--PB3L147 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1950
--operation mode is arithmetic

PB3L147 = CARRY(PB2_Iout[1] & !PB2_Iout[3] & !PB3L152 # !PB2_Iout[1] & (!PB3L152 # !PB2_Iout[3]));


--PB3L149 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1955
--operation mode is arithmetic

PB3L149 = CARRY(PB2_Iout[1] & PB2_Iout[3] & !PB3L154 # !PB2_Iout[1] & (PB2_Iout[3] # !PB3L154));


--E1_Istage0[2] is cordic:rx_cordic|Istage0[2]
--operation mode is arithmetic

E1_Istage0[2]_carry_eqn = E1L5;
E1_Istage0[2]_lut_out = E1L35 $ ADC[2] $ !E1_Istage0[2]_carry_eqn;
E1_Istage0[2] = DFFEAS(E1_Istage0[2]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L7 is cordic:rx_cordic|Istage0[2]~398
--operation mode is arithmetic

E1L7 = CARRY(!E1L5 & (E1L35 $ ADC[2]));


--PB2L176 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2088
--operation mode is normal

PB2L176 = PB1_PHout[14] $ PB1_Iout[3];


--PB1_Iout[2] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[2]
--operation mode is normal

PB1_Iout[2]_lut_out = !E1_PHstage0[14] & E1_Istage0[1];
PB1_Iout[2] = DFFEAS(PB1_Iout[2]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L52 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~248
--operation mode is arithmetic

PB2L52 = CARRY(PB2L181 & !PB1_Iout[1] & !PB2L53 # !PB2L181 & (!PB2L53 # !PB1_Iout[1]));


--PB2L177 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2089
--operation mode is arithmetic

PB2L177 = PB1_Iout[1] $ PB1_Iout[2];

--PB2L178 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2091
--operation mode is arithmetic

PB2L178 = CARRY(PB1_Iout[1] & PB1_Iout[2]);


--PB2L179 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2094
--operation mode is arithmetic

PB2L179_carry_eqn = PB2L183;
PB2L179 = PB1_Iout[1] $ PB1_Iout[2] $ !PB2L179_carry_eqn;

--PB2L180 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2096
--operation mode is arithmetic

PB2L180 = CARRY(PB1_Iout[1] & PB1_Iout[2] & !PB2L183 # !PB1_Iout[1] & (PB1_Iout[2] # !PB2L183));


--PB3L150 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1958
--operation mode is normal

PB3L150 = PB2_PHout[14] $ PB2_Iout[2];


--PB2_Iout[0] is cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[0]
--operation mode is normal

PB2_Iout[0]_lut_out = PB1_Iout[1] & clk_enable;
PB2_Iout[0] = DFFEAS(PB2_Iout[0]_lut_out, clock, VCC, , , , , , );


--PB3L4 is cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[0]~317
--operation mode is arithmetic

PB3L4 = CARRY(PB2_PHout[14]);


--PB3L151 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1959
--operation mode is arithmetic

PB3L151 = PB2_Iout[2] $ PB2_Iout[0];

--PB3L152 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1961
--operation mode is arithmetic

PB3L152 = CARRY(PB2_Iout[2] & PB2_Iout[0]);


--PB3L153 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1964
--operation mode is arithmetic

PB3L153 = PB2_Iout[2] $ PB2_Iout[0];

--PB3L154 is cordic:rx_cordic|cordic_stage:cordic_stage2|add~1966
--operation mode is arithmetic

PB3L154 = CARRY(PB2_Iout[0] # !PB2_Iout[2]);


--F1L33Q is phase_accumulator:rx_phase_accumulator|phase_out[15]~reg0
--operation mode is arithmetic

F1L33Q_carry_eqn = F1L30;
F1L33Q_lut_out = F1L33Q $ (F1L33Q_carry_eqn);
F1L33Q = DFFEAS(F1L33Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L32 is phase_accumulator:rx_phase_accumulator|phase_out[15]~417
--operation mode is arithmetic

F1L32 = CARRY(!F1L30 # !F1L33Q);


--E1_Istage0[1] is cordic:rx_cordic|Istage0[1]
--operation mode is arithmetic

E1_Istage0[1]_carry_eqn = E1L3;
E1_Istage0[1]_lut_out = E1L35 $ ADC[1] $ E1_Istage0[1]_carry_eqn;
E1_Istage0[1] = DFFEAS(E1_Istage0[1]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L5 is cordic:rx_cordic|Istage0[1]~402
--operation mode is arithmetic

E1L5 = CARRY(E1L35 $ !ADC[1] # !E1L3);


--PB2L181 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2099
--operation mode is normal

PB2L181 = PB1_PHout[14] $ PB1_Iout[2];


--PB1_Iout[1] is cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[1]
--operation mode is normal

PB1_Iout[1]_lut_out = E1_Istage0[0] & !E1_PHstage0[14];
PB1_Iout[1] = DFFEAS(PB1_Iout[1]_lut_out, clock, VCC, , , , , !clk_enable, );


--PB2L53 is cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~253
--operation mode is arithmetic

PB2L53 = CARRY(PB2L184 & PB1_PHout[14]);


--PB2L183 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2102
--operation mode is arithmetic

PB2L183 = CARRY(!PB1_Iout[1]);


--F1L31Q is phase_accumulator:rx_phase_accumulator|phase_out[14]~reg0
--operation mode is arithmetic

F1L31Q_carry_eqn = F1L28;
F1L31Q_lut_out = F1L31Q $ (F1L31Q_carry_eqn);
F1L31Q = DFFEAS(F1L31Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L30 is phase_accumulator:rx_phase_accumulator|phase_out[14]~421
--operation mode is arithmetic

F1L30 = CARRY(F1L31Q # !F1L28);


--E1_Istage0[0] is cordic:rx_cordic|Istage0[0]
--operation mode is arithmetic

E1_Istage0[0]_lut_out = E1L52 $ E1L35;
E1_Istage0[0] = DFFEAS(E1_Istage0[0]_lut_out, clock, VCC, , , , , !clk_enable, );

--E1L3 is cordic:rx_cordic|Istage0[0]~406
--operation mode is arithmetic

E1L3 = CARRY(E1L52 & E1L35);


--PB2L184 is cordic:rx_cordic|cordic_stage:cordic_stage1|add~2105
--operation mode is normal

PB2L184 = PB1_PHout[14] $ PB1_Iout[1];


--F1L29Q is phase_accumulator:rx_phase_accumulator|phase_out[13]~reg0
--operation mode is arithmetic

F1L29Q_carry_eqn = F1L26;
F1L29Q_lut_out = F1L29Q $ (F1L29Q_carry_eqn);
F1L29Q = DFFEAS(F1L29Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L28 is phase_accumulator:rx_phase_accumulator|phase_out[13]~425
--operation mode is arithmetic

F1L28 = CARRY(!F1L26 # !F1L29Q);


--E1L52 is cordic:rx_cordic|add~395
--operation mode is normal

E1L52 = F1_phase_out[30] $ F1_phase_out[31] $ ADC[0];


--F1L27Q is phase_accumulator:rx_phase_accumulator|phase_out[12]~reg0
--operation mode is arithmetic

F1L27Q_carry_eqn = F1L24;
F1L27Q_lut_out = F1L27Q $ (!F1L27Q_carry_eqn);
F1L27Q = DFFEAS(F1L27Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L26 is phase_accumulator:rx_phase_accumulator|phase_out[12]~429
--operation mode is arithmetic

F1L26 = CARRY(F1L27Q & (!F1L24));


--F1L25Q is phase_accumulator:rx_phase_accumulator|phase_out[11]~reg0
--operation mode is arithmetic

F1L25Q_carry_eqn = F1L22;
F1L25Q_lut_out = F1L25Q $ (F1L25Q_carry_eqn);
F1L25Q = DFFEAS(F1L25Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L24 is phase_accumulator:rx_phase_accumulator|phase_out[11]~433
--operation mode is arithmetic

F1L24 = CARRY(!F1L22 # !F1L25Q);


--F1L23Q is phase_accumulator:rx_phase_accumulator|phase_out[10]~reg0
--operation mode is arithmetic

F1L23Q_carry_eqn = F1L20;
F1L23Q_lut_out = F1L23Q $ (!F1L23Q_carry_eqn);
F1L23Q = DFFEAS(F1L23Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L22 is phase_accumulator:rx_phase_accumulator|phase_out[10]~437
--operation mode is arithmetic

F1L22 = CARRY(F1L23Q & (!F1L20));


--F1L21Q is phase_accumulator:rx_phase_accumulator|phase_out[9]~reg0
--operation mode is arithmetic

F1L21Q_carry_eqn = F1L18;
F1L21Q_lut_out = F1L21Q $ (F1L21Q_carry_eqn);
F1L21Q = DFFEAS(F1L21Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L20 is phase_accumulator:rx_phase_accumulator|phase_out[9]~441
--operation mode is arithmetic

F1L20 = CARRY(!F1L18 # !F1L21Q);


--F1L19Q is phase_accumulator:rx_phase_accumulator|phase_out[8]~reg0
--operation mode is arithmetic

F1L19Q_carry_eqn = F1L16;
F1L19Q_lut_out = F1L19Q $ (!F1L19Q_carry_eqn);
F1L19Q = DFFEAS(F1L19Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L18 is phase_accumulator:rx_phase_accumulator|phase_out[8]~445
--operation mode is arithmetic

F1L18 = CARRY(F1L19Q & (!F1L16));


--F1L17Q is phase_accumulator:rx_phase_accumulator|phase_out[7]~reg0
--operation mode is arithmetic

F1L17Q_carry_eqn = F1L14;
F1L17Q_lut_out = F1L17Q $ (F1L17Q_carry_eqn);
F1L17Q = DFFEAS(F1L17Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L16 is phase_accumulator:rx_phase_accumulator|phase_out[7]~449
--operation mode is arithmetic

F1L16 = CARRY(!F1L14 # !F1L17Q);


--F1L15Q is phase_accumulator:rx_phase_accumulator|phase_out[6]~reg0
--operation mode is arithmetic

F1L15Q_carry_eqn = F1L12;
F1L15Q_lut_out = F1L15Q $ (!F1L15Q_carry_eqn);
F1L15Q = DFFEAS(F1L15Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L14 is phase_accumulator:rx_phase_accumulator|phase_out[6]~453
--operation mode is arithmetic

F1L14 = CARRY(F1L15Q & (!F1L12));


--F1L13Q is phase_accumulator:rx_phase_accumulator|phase_out[5]~reg0
--operation mode is arithmetic

F1L13Q_carry_eqn = F1L10;
F1L13Q_lut_out = F1L13Q $ (F1L13Q_carry_eqn);
F1L13Q = DFFEAS(F1L13Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L12 is phase_accumulator:rx_phase_accumulator|phase_out[5]~457
--operation mode is arithmetic

F1L12 = CARRY(!F1L10 # !F1L13Q);


--F1L11Q is phase_accumulator:rx_phase_accumulator|phase_out[4]~reg0
--operation mode is arithmetic

F1L11Q_carry_eqn = F1L8;
F1L11Q_lut_out = F1L11Q $ (!F1L11Q_carry_eqn);
F1L11Q = DFFEAS(F1L11Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L10 is phase_accumulator:rx_phase_accumulator|phase_out[4]~461
--operation mode is arithmetic

F1L10 = CARRY(F1L11Q & (!F1L8));


--F1L9Q is phase_accumulator:rx_phase_accumulator|phase_out[3]~reg0
--operation mode is arithmetic

F1L9Q_carry_eqn = F1L6;
F1L9Q_lut_out = F1L9Q $ (!F1L9Q_carry_eqn);
F1L9Q = DFFEAS(F1L9Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L8 is phase_accumulator:rx_phase_accumulator|phase_out[3]~465
--operation mode is arithmetic

F1L8 = CARRY(!F1L9Q & (!F1L6));


--F1L7Q is phase_accumulator:rx_phase_accumulator|phase_out[2]~reg0
--operation mode is arithmetic

F1L7Q_carry_eqn = F1L4;
F1L7Q_lut_out = F1L7Q $ (F1L7Q_carry_eqn);
F1L7Q = DFFEAS(F1L7Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L6 is phase_accumulator:rx_phase_accumulator|phase_out[2]~469
--operation mode is arithmetic

F1L6 = CARRY(F1L7Q # !F1L4);


--F1L5Q is phase_accumulator:rx_phase_accumulator|phase_out[1]~reg0
--operation mode is arithmetic

F1L5Q_carry_eqn = F1L2;
F1L5Q_lut_out = F1L5Q $ (!F1L5Q_carry_eqn);
F1L5Q = DFFEAS(F1L5Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L4 is phase_accumulator:rx_phase_accumulator|phase_out[1]~473
--operation mode is arithmetic

F1L4 = CARRY(!F1L5Q & (!F1L2));


--F1L3Q is phase_accumulator:rx_phase_accumulator|phase_out[0]~reg0
--operation mode is arithmetic

F1L3Q_lut_out = !F1L3Q;
F1L3Q = DFFEAS(F1L3Q_lut_out, clock, VCC, , , , , !clk_enable, );

--F1L2 is phase_accumulator:rx_phase_accumulator|phase_out[0]~477
--operation mode is arithmetic

F1L2 = CARRY(F1L3Q);


--HB1L1 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mpar_add:padder|_~0
--operation mode is normal

HB1L1 = GB1L14 $ (BB1_sum[15] & (!BB1_sum[14] # !BB1_sum[13]));


--HB4L1 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mpar_add:padder|_~0
--operation mode is normal

HB4L1 = GB26L14 $ (BB2_sum[15] & (!BB2_sum[14] # !BB2_sum[13]));


--D1L110 is halfband_decim:hbd_i|rd_addr2[3]~722
--operation mode is normal

D1L110 = D2_base_addr[2] & D2_phase[2] & (D2_phase[1] # !D2_base_addr[1]) # !D2_base_addr[2] & (D2_phase[2] # D2_phase[1] # !D2_base_addr[1]);


--GB6L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1815
--operation mode is normal

GB6L26 = BB1_sum[9] $ (BB1_sum[8] & !BB1_sum[7] & !Z2_data[14] # !BB1_sum[8] & (!Z2_data[14] # !BB1_sum[7]));


--GB6L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1816
--operation mode is normal

GB6L27 = GB6L26 # BB1_sum[8] & BB1_sum[7] & !Z2_data[13] # !BB1_sum[8] & !BB1_sum[7] & Z2_data[13];


--GB31L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1815
--operation mode is normal

GB31L27 = BB2_sum[9] $ (BB2_sum[8] & !BB2_sum[7] & !Z2_data[14] # !BB2_sum[8] & (!Z2_data[14] # !BB2_sum[7]));


--GB31L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1816
--operation mode is normal

GB31L28 = GB31L27 # BB2_sum[8] & BB2_sum[7] & !Z2_data[13] # !BB2_sum[8] & !BB2_sum[7] & Z2_data[13];


--GB32L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~1914
--operation mode is normal

GB32L26 = BB2_sum[7] $ (BB2_sum[5] & !BB2_sum[6] & !Z2_data[14] # !BB2_sum[5] & (!Z2_data[14] # !BB2_sum[6]));


--GB32L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~1915
--operation mode is normal

GB32L27 = GB32L26 # BB2_sum[5] & BB2_sum[6] & !Z2_data[13] # !BB2_sum[5] & !BB2_sum[6] & Z2_data[13];


--GB7L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~1937
--operation mode is normal

GB7L26 = BB1_sum[7] $ (BB1_sum[5] & !BB1_sum[6] & !Z2_data[14] # !BB1_sum[5] & (!Z2_data[14] # !BB1_sum[6]));


--GB7L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~1938
--operation mode is normal

GB7L27 = GB7L26 # BB1_sum[5] & BB1_sum[6] & !Z2_data[13] # !BB1_sum[5] & !BB1_sum[6] & Z2_data[13];


--GB28L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~1937
--operation mode is normal

GB28L26 = BB2_sum[15] $ (BB2_sum[14] & !BB2_sum[13] & !Z2_data[14] # !BB2_sum[14] & (!Z2_data[14] # !BB2_sum[13]));


--GB28L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~1938
--operation mode is normal

GB28L27 = GB28L26 # BB2_sum[14] & BB2_sum[13] & !Z2_data[13] # !BB2_sum[14] & !BB2_sum[13] & Z2_data[13];


--GB3L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~1937
--operation mode is normal

GB3L26 = BB1_sum[15] $ (BB1_sum[14] & !BB1_sum[13] & !Z2_data[14] # !BB1_sum[14] & (!Z2_data[14] # !BB1_sum[13]));


--GB3L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~1938
--operation mode is normal

GB3L27 = GB3L26 # BB1_sum[14] & BB1_sum[13] & !Z2_data[13] # !BB1_sum[14] & !BB1_sum[13] & Z2_data[13];


--GB33L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1815
--operation mode is normal

GB33L26 = BB2_sum[5] $ (BB2_sum[4] & !BB2_sum[3] & !Z2_data[14] # !BB2_sum[4] & (!Z2_data[14] # !BB2_sum[3]));


--GB33L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1816
--operation mode is normal

GB33L27 = GB33L26 # BB2_sum[4] & BB2_sum[3] & !Z2_data[13] # !BB2_sum[4] & !BB2_sum[3] & Z2_data[13];


--GB8L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1815
--operation mode is normal

GB8L26 = BB1_sum[5] $ (BB1_sum[4] & !BB1_sum[3] & !Z2_data[14] # !BB1_sum[4] & (!Z2_data[14] # !BB1_sum[3]));


--GB8L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1816
--operation mode is normal

GB8L27 = GB8L26 # BB1_sum[4] & BB1_sum[3] & !Z2_data[13] # !BB1_sum[4] & !BB1_sum[3] & Z2_data[13];


--GB29L25 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1815
--operation mode is normal

GB29L25 = BB2_sum[13] $ (BB2_sum[12] & !BB2_sum[11] & !Z2_data[14] # !BB2_sum[12] & (!Z2_data[14] # !BB2_sum[11]));


--GB29L26 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1816
--operation mode is normal

GB29L26 = GB29L25 # BB2_sum[12] & BB2_sum[11] & !Z2_data[13] # !BB2_sum[12] & !BB2_sum[11] & Z2_data[13];


--GB4L25 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1815
--operation mode is normal

GB4L25 = BB1_sum[13] $ (BB1_sum[12] & !BB1_sum[11] & !Z2_data[14] # !BB1_sum[12] & (!Z2_data[14] # !BB1_sum[11]));


--GB4L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1816
--operation mode is normal

GB4L26 = GB4L25 # BB1_sum[12] & BB1_sum[11] & !Z2_data[13] # !BB1_sum[12] & !BB1_sum[11] & Z2_data[13];


--GB34L27 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~1937
--operation mode is normal

GB34L27 = BB2_sum[3] $ (BB2_sum[2] & !BB2_sum[1] & !Z2_data[14] # !BB2_sum[2] & (!Z2_data[14] # !BB2_sum[1]));


--GB34L28 is halfband_decim:hbd_q|mult:mult|lpm_mult:mult_rtl_7|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~1938
--operation mode is normal

GB34L28 = GB34L27 # BB2_sum[2] & BB2_sum[1] & !Z2_data[13] # !BB2_sum[2] & !BB2_sum[1] & Z2_data[13];


--GB9L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~1937
--operation mode is normal

GB9L27 = BB1_sum[3] $ (BB1_sum[2] & !BB1_sum[1] & !Z2_data[14] # !BB1_sum[2] & (!Z2_data[14] # !BB1_sum[1]));


--GB9L28 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~1938
--operation mode is normal

GB9L28 = GB9L27 # BB1_sum[2] & BB1_sum[1] & !Z2_data[13] # !BB1_sum[2] & !BB1_sum[1] & Z2_data[13];


--GB5L26 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~1940
--operation mode is normal

GB5L26 = BB1_sum[11] $ (BB1_sum[10] & !BB1_sum[9] & !Z2_data[14] # !BB1_sum[10] & (!Z2_data[14] # !BB1_sum[9]));


--GB5L27 is halfband_decim:hbd_i|mult:mult|lpm_mult:mult_rtl_6|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~1941
--operation mode is normal

GB5L27 = GB5L26 # BB1_sum[10] & BB1_sum[9] & !Z2_data[13] # !BB1_sum[10] & !BB1_sum[9] & Z2_data[13];


--D1L112 is halfband_decim:hbd_i|rd_addr2[3]~731
--operation mode is normal

D1L112 = D1L111 & (!D2_phase[2] # !D1L53) # !D1L111 & (D2_phase[2] & !D1L52);


--D1L113 is halfband_decim:hbd_i|rd_addr2[3]~732
--operation mode is normal

D1L113 = D2_phase[0] & (D2_base_addr[3] $ (D1L110)) # !D2_phase[0] & (D1L112);


--FX2_flags[1] is FX2_flags[1]
--operation mode is input

FX2_flags[1] = INPUT();


--FX2_flags[2] is FX2_flags[2]
--operation mode is input

FX2_flags[2] = INPUT();


--FX2_CLK is FX2_CLK
--operation mode is input

FX2_CLK = INPUT();


--clock is clock
--operation mode is input

clock = INPUT();


--FX2_flags[0] is FX2_flags[0]
--operation mode is input

FX2_flags[0] = INPUT();


--ADC[15] is ADC[15]
--operation mode is input

ADC[15] = INPUT();


--ADC[14] is ADC[14]
--operation mode is input

ADC[14] = INPUT();


--ADC[13] is ADC[13]
--operation mode is input

ADC[13] = INPUT();


--ADC[12] is ADC[12]
--operation mode is input

ADC[12] = INPUT();


--ADC[11] is ADC[11]
--operation mode is input

ADC[11] = INPUT();


--ADC[10] is ADC[10]
--operation mode is input

ADC[10] = INPUT();


--ADC[9] is ADC[9]
--operation mode is input

ADC[9] = INPUT();


--ADC[8] is ADC[8]
--operation mode is input

ADC[8] = INPUT();


--ADC[7] is ADC[7]
--operation mode is input

ADC[7] = INPUT();


--ADC[6] is ADC[6]
--operation mode is input

ADC[6] = INPUT();


--ADC[5] is ADC[5]
--operation mode is input

ADC[5] = INPUT();


--ADC[4] is ADC[4]
--operation mode is input

ADC[4] = INPUT();


--ADC[3] is ADC[3]
--operation mode is input

ADC[3] = INPUT();


--ADC[2] is ADC[2]
--operation mode is input

ADC[2] = INPUT();


--ADC[1] is ADC[1]
--operation mode is input

ADC[1] = INPUT();


--ADC[0] is ADC[0]
--operation mode is input

ADC[0] = INPUT();


--FX2_SLRD is FX2_SLRD
--operation mode is output

FX2_SLRD = OUTPUT(A1L49Q);


--FX2_SLWR is FX2_SLWR
--operation mode is output

FX2_SLWR = OUTPUT(A1L51Q);


--LED[0] is LED[0]
--operation mode is output

LED[0] = OUTPUT(D1_start_d5);


--LED[1] is LED[1]
--operation mode is output

LED[1] = OUTPUT(FX2_flags[2]);


--FX2_PA[7] is FX2_PA[7]
--operation mode is bidir

FX2_PA[7] = BIDIR(OPNDRN(VCC));


--FX2_FD[0] is FX2_FD[0]
--operation mode is bidir

FX2_FD[0]_tri_out = TRI(W1_q_b[0], !A1L51Q);
FX2_FD[0] = BIDIR(FX2_FD[0]_tri_out);


--FX2_FD[1] is FX2_FD[1]
--operation mode is bidir

FX2_FD[1]_tri_out = TRI(W1_q_b[1], !A1L51Q);
FX2_FD[1] = BIDIR(FX2_FD[1]_tri_out);


--FX2_FD[2] is FX2_FD[2]
--operation mode is bidir

FX2_FD[2]_tri_out = TRI(W1_q_b[2], !A1L51Q);
FX2_FD[2] = BIDIR(FX2_FD[2]_tri_out);


--FX2_FD[3] is FX2_FD[3]
--operation mode is bidir

FX2_FD[3]_tri_out = TRI(W1_q_b[3], !A1L51Q);
FX2_FD[3] = BIDIR(FX2_FD[3]_tri_out);


--FX2_FD[4] is FX2_FD[4]
--operation mode is bidir

FX2_FD[4]_tri_out = TRI(W1_q_b[4], !A1L51Q);
FX2_FD[4] = BIDIR(FX2_FD[4]_tri_out);


--FX2_FD[5] is FX2_FD[5]
--operation mode is bidir

FX2_FD[5]_tri_out = TRI(W1_q_b[5], !A1L51Q);
FX2_FD[5] = BIDIR(FX2_FD[5]_tri_out);


--FX2_FD[6] is FX2_FD[6]
--operation mode is bidir

FX2_FD[6]_tri_out = TRI(W1_q_b[6], !A1L51Q);
FX2_FD[6] = BIDIR(FX2_FD[6]_tri_out);


--FX2_FD[7] is FX2_FD[7]
--operation mode is bidir

FX2_FD[7]_tri_out = TRI(W1_q_b[7], !A1L51Q);
FX2_FD[7] = BIDIR(FX2_FD[7]_tri_out);


--FX2_PA[0] is FX2_PA[0]
--operation mode is bidir

FX2_PA[0]_tri_out = TRI(VCC, VCC);
FX2_PA[0] = BIDIR(FX2_PA[0]_tri_out);


--FX2_PA[1] is FX2_PA[1]
--operation mode is bidir

FX2_PA[1]_tri_out = TRI(VCC, VCC);
FX2_PA[1] = BIDIR(FX2_PA[1]_tri_out);


--FX2_PA[2] is FX2_PA[2]
--operation mode is bidir

FX2_PA[2]_tri_out = TRI(FIFO_DATA_OUTPUT_ENABLE, VCC);
FX2_PA[2] = BIDIR(FX2_PA[2]_tri_out);


--FX2_PA[3] is FX2_PA[3]
--operation mode is bidir

FX2_PA[3]_tri_out = TRI(VCC, VCC);
FX2_PA[3] = BIDIR(FX2_PA[3]_tri_out);


--FX2_PA[4] is FX2_PA[4]
--operation mode is bidir

FX2_PA[4]_tri_out = TRI(GND, VCC);
FX2_PA[4] = BIDIR(FX2_PA[4]_tri_out);


--FX2_PA[5] is FX2_PA[5]
--operation mode is bidir

FX2_PA[5]_tri_out = TRI(FIFO_DATA_OUTPUT_ENABLE, VCC);
FX2_PA[5] = BIDIR(FX2_PA[5]_tri_out);


--FX2_PA[6] is FX2_PA[6]
--operation mode is bidir

FX2_PA[6]_tri_out = TRI(VCC, VCC);
FX2_PA[6] = BIDIR(FX2_PA[6]_tri_out);


--A1L25 is AD_state[4]~242
--operation mode is normal

A1L25 = !AD_state[4];


--D1L105 is halfband_decim:hbd_i|rd_addr2[0]~733
--operation mode is normal

D1L105 = !D1L104;


--D2L45 is halfband_decim:hbd_q|base_addr[1]~98
--operation mode is normal

D2L45 = !D2_base_addr[1];


