INFO-FLOW: Workspace /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1 opened at Thu Aug 17 12:43:55 CDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.14 sec.
Execute     config_array_partition -maximum_size 8192 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 8192 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 8192.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
Execute       create_platform xcvu9p-flga2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /data/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'
Command       create_platform done; 2.34 sec.
Execute       source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 2.46 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 2.8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 2.8 -name default 
Execute       ap_set_clock -name default -period 2.8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.8ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/btag_nn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/btag_nn.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/btag_nn.cpp -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.cpp.clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.cpp.clang.err.log 
Command         ap_eval done; 0.34 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top btag_nn -name=btag_nn 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.12 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp std=c++0x -target fpga  -directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.95 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp std=c++0x -target fpga  -directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/all.directive.json -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.27 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 2.03 sec.
Execute           source /data/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.35 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.82 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:43:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:43:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:55:93)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:55:98)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:68:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:68:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:80:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:80:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:92:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/btag_nn.cpp:92:77)
Execute         send_msg_by_id WARNING @200-471@%s%s 10 firmware/btag_nn.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/btag_nn.cpp
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.3 sec.
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.35 seconds. CPU system time: 0.98 seconds. Elapsed time: 10.29 seconds; current allocated memory: 848.629 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.g.bc"  
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.g.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.34 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.34 sec.
Execute         run_link_or_opt -opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=btag_nn -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=btag_nn -reflow-float-conversion -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.92 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.92 sec.
Execute         run_link_or_opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=btag_nn 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=btag_nn -mllvm -hls-db-dir -mllvm /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=2.8 -x ir /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 84.35 sec.
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:56:25)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:139:25)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' into 'btag_nn(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/btag_nn.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' into 'btag_nn(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/btag_nn.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' into 'btag_nn(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/btag_nn.cpp:92:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:114:23)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:99:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:31:19)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:18:32)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'PartitionLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:119:5)
INFO: [HLS 214-291] Loop 'PixelLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:125:9)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:132:13)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:136:17)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:146:13)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:153:13)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:156:17)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:164:13)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:109:29)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:106:29)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:103:12)
INFO: [HLS 214-291] Loop 'PartitionLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:36:5)
INFO: [HLS 214-291] Loop 'PixelLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:42:9)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:49:13)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:53:17)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:63:13)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:70:13)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:73:17)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:81:13)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:26:29)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:23:29)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:20:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (firmware/nnet_utils/nnet_activation.h:114:23) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_activation.h:99:32) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>' completely with a factor of 1024 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config13>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config10>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 50 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 50 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 1000 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 50 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config6>' completely with a factor of 50 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:119:5) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:119:5) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:125:9) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv1d_latency.h:164:13) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv1d_latency.h:153:13) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv1d_latency.h:156:17) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:146:13) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv1d_latency.h:132:13) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv1d_latency.h:136:17) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:109:29) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:106:29) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 100 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:103:12) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:103:12) in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 200 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config3>' completely with a factor of 200 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:36:5) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:36:5) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:42:9) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv1d_latency.h:81:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv1d_latency.h:70:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 15 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv1d_latency.h:73:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:63:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv1d_latency.h:49:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 15 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv1d_latency.h:53:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:26:29) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:23:29) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 300 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:20:9) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv1d_latency.h:20:9) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 15 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(config9::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(config12::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(config15::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (firmware/weights/b12.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w18': Complete partitioning on dimension 1. (firmware/weights/w18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. (firmware/weights/w2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv1d_latency.h:20:9)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv1d_latency.h:23:29)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv1d_latency.h:103:12)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:41:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:45:14)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:53:15)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:57:14)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:61:14)
INFO: [HLS 214-248] Applying array_partition to 'layer9_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:66:14)
INFO: [HLS 214-248] Applying array_partition to 'layer10_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:74:15)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:78:15)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:82:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:86:15)
INFO: [HLS 214-248] Applying array_partition to 'layer15_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:90:15)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:94:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/btag_nn.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'Conv1D_1_input': Complete reshaping on dimension 1. (firmware/btag_nn.cpp:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 91.92 seconds. CPU system time: 1.12 seconds. Elapsed time: 92.84 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 848.629 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top btag_nn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.0.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 4.5 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.44 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.53 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.1.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' into 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv1d_latency.h:167) automatically.
Command           transform done; 2.81 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.76 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.57 seconds; current allocated memory: 1.141 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.g.1.bc to /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.o.1.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:84) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>' into 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv1d_latency.h:167) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'btag_nn' (firmware/btag_nn.cpp:41), detected/extracted 15 process function(s): 
	 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config3>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'
	 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config6>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'
	 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config10>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'
	 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config13>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>'
	 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config16>'
	 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>'.
Command           transform done; 7.34 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:109:9) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'... converting 201 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 721 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'... converting 77 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_1d_latency_cl<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv1d_latency.h:70:1)...190 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:17:1)...279 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:23:1)...990 expression(s) balanced.
Command           transform done; 2.23 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.5 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.58 seconds; current allocated memory: 1.422 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.o.2.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 4.06 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.97 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.07 seconds; current allocated memory: 1.748 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 21.77 sec.
Command       elaborate done; 124.92 sec.
Execute       ap_eval exec zip -j /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.35 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'btag_nn' ...
Execute         ap_set_top_model btag_nn 
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>' to 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fill_buffer.1' to 'fill_buffer_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>' to 'pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>' to 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>' to 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>' to 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>' to 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>' to 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>' to 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s'.
Execute         get_model_list btag_nn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model btag_nn 
Execute         preproc_iomode -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         preproc_iomode -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         preproc_iomode -model fill_buffer.1 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         preproc_iomode -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         preproc_iomode -model fill_buffer 
Execute         get_model_list btag_nn -filter all-wo-channel 
INFO-FLOW: Model list for configure: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>} fill_buffer.1 pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>} btag_nn
INFO-FLOW: Configuring Module : fill_buffer ...
Execute         set_default_model fill_buffer 
Execute         apply_spec_resource_limit fill_buffer 
INFO-FLOW: Configuring Module : conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
INFO-FLOW: Configuring Module : fill_buffer.1 ...
Execute         set_default_model fill_buffer.1 
Execute         apply_spec_resource_limit fill_buffer.1 
INFO-FLOW: Configuring Module : pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         apply_spec_resource_limit pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> ...
Execute         set_default_model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
INFO-FLOW: Configuring Module : btag_nn ...
Execute         set_default_model btag_nn 
Execute         apply_spec_resource_limit btag_nn 
INFO-FLOW: Model list for preprocess: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>} fill_buffer.1 pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>} btag_nn
INFO-FLOW: Preprocessing Module: fill_buffer ...
Execute         set_default_model fill_buffer 
Execute         cdfg_preprocess -model fill_buffer 
Execute         rtl_gen_preprocess fill_buffer 
INFO-FLOW: Preprocessing Module: conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
INFO-FLOW: Preprocessing Module: fill_buffer.1 ...
Execute         set_default_model fill_buffer.1 
Execute         cdfg_preprocess -model fill_buffer.1 
Execute         rtl_gen_preprocess fill_buffer.1 
INFO-FLOW: Preprocessing Module: pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         cdfg_preprocess -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> ...
Execute         set_default_model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
INFO-FLOW: Preprocessing Module: btag_nn ...
Execute         set_default_model btag_nn 
Execute         cdfg_preprocess -model btag_nn 
Execute         rtl_gen_preprocess btag_nn 
INFO-FLOW: Model list for synthesis: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>} fill_buffer.1 pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>} btag_nn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fill_buffer 
Execute         schedule -model fill_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'fill_buffer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.748 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.sched.adb -f 
INFO-FLOW: Finish scheduling fill_buffer.
Execute         set_default_model fill_buffer 
Execute         bind -model fill_buffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.748 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.bind.adb -f 
INFO-FLOW: Finish binding fill_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.77 seconds; current allocated memory: 1.810 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.16 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 18.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.61 seconds. CPU system time: 0.3 seconds. Elapsed time: 19.87 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.12 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.66 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.08 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.17 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.74 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.21 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.31 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fill_buffer.1 
Execute         schedule -model fill_buffer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_buffer.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'fill_buffer.1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.67 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.sched.adb -f 
INFO-FLOW: Finish scheduling fill_buffer.1.
Execute         set_default_model fill_buffer.1 
Execute         bind -model fill_buffer.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.bind.adb -f 
INFO-FLOW: Finish binding fill_buffer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         schedule -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.38 seconds. CPU system time: 0 seconds. Elapsed time: 6.36 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.53 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>.
Execute         set_default_model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         bind -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.52 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.14 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.13 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.16 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.44 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.44 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.02 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.92 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
Execute         schedule -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>.
Execute         set_default_model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
Execute         bind -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'btag_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model btag_nn 
Execute         schedule -model btag_nn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.sched.adb -f 
INFO-FLOW: Finish scheduling btag_nn.
Execute         set_default_model btag_nn 
Execute         bind -model btag_nn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.47 seconds; current allocated memory: 2.460 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 12.51 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.bind.adb -f 
INFO-FLOW: Finish binding btag_nn.
Execute         get_model_list btag_nn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess fill_buffer 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> 
Execute         rtl_gen_preprocess fill_buffer.1 
Execute         rtl_gen_preprocess pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> 
Execute         rtl_gen_preprocess btag_nn 
INFO-FLOW: Model list for RTL generation: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>} fill_buffer.1 pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>} btag_nn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fill_buffer -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_buffer'.
Command         create_rtl_model done; 0.96 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.42 seconds. CPU system time: 0.15 seconds. Elapsed time: 13.54 seconds; current allocated memory: 2.460 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl fill_buffer -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_fill_buffer 
Execute         gen_rtl fill_buffer -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_fill_buffer 
Execute         syn_report -csynth -model fill_buffer -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/fill_buffer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fill_buffer -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/fill_buffer_csynth.xml 
Execute         syn_report -verbosereport -model fill_buffer -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model fill_buffer -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.adb 
Execute         db_write -model fill_buffer -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fill_buffer -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' pipeline 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' is 13520 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6ns_15_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_15_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7ns_16_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_16_1_1': 70 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8ns_17_1_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8s_17_1_1': 70 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9ns_18_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_18_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 4.75 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.86 seconds; current allocated memory: 2.460 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.65 sec.
Execute         syn_report -rtlxml -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Command         syn_report done; 2.21 sec.
Execute         syn_report -verbosereport -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 9.52 sec.
Execute         db_write -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Command         db_write done; 2.31 sec.
Execute         db_write -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 3.06 sec.
Execute         gen_tb_info conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' is 5763 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s'.
Command         create_rtl_model done; 2.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.41 seconds. CPU system time: 0.29 seconds. Elapsed time: 25.68 seconds; current allocated memory: 2.523 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s' pipeline 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>' pipeline type 'function pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>' in module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s', because the estimated Stream Port Number is 138, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s' is 5040 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s'.
Command         create_rtl_model done; 4.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.75 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.89 seconds; current allocated memory: 2.585 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.04 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s_csynth.xml 
Command         syn_report done; 2.22 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 9.01 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.adb 
Command         db_write done; 1.99 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fill_buffer.1 -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_buffer_1'.
Command         create_rtl_model done; 1.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.75 seconds. CPU system time: 0.24 seconds. Elapsed time: 19.97 seconds; current allocated memory: 2.710 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl fill_buffer.1 -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_fill_buffer_1 
Execute         gen_rtl fill_buffer.1 -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_fill_buffer_1 
Execute         syn_report -csynth -model fill_buffer.1 -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/fill_buffer_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fill_buffer.1 -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/fill_buffer_1_csynth.xml 
Execute         syn_report -verbosereport -model fill_buffer.1 -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model fill_buffer.1 -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.adb 
Execute         db_write -model fill_buffer.1 -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fill_buffer.1 -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' pipeline 'pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'.
Command         create_rtl_model done; 1.84 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.773 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         gen_rtl pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         syn_report -csynth -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.14 sec.
Execute         syn_report -rtlxml -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_csynth.xml 
Command         syn_report done; 0.56 sec.
Execute         syn_report -verbosereport -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.73 sec.
Execute         db_write -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.adb 
Command         db_write done; 0.7 sec.
Execute         db_write -model pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.51 sec.
Execute         gen_tb_info pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.31 seconds; current allocated memory: 2.835 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s' pipeline 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.835 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.66 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s_csynth.xml 
Command         syn_report done; 0.33 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.48 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.adb 
Command         db_write done; 0.37 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s' pipeline 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5ns_13_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5s_14_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.56 seconds; current allocated memory: 2.835 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.02 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Command         syn_report done; 0.51 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.43 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 0.61 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.39 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s' pipeline 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.44 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s' pipeline 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s' pipeline 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s' pipeline 'dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -top_prefix btag_nn_ -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s' pipeline 'sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s'.
INFO: [RTMG 210-279] Implementing memory 'btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.898 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s 
Execute         gen_rtl sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.adb 
Execute         db_write -model sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'btag_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model btag_nn -top_prefix  -sub_prefix btag_nn_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'btag_nn/Conv1D_1_input' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'btag_nn/layer17_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'btag_nn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'btag_nn'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_1_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_2_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_3_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_4_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_5_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_6_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_7_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_8_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_9_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_10_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_11_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_12_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_13_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_14_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_15_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_16_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_17_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_18_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_19_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_20_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_21_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_22_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_23_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_24_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_25_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_26_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_27_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_28_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_29_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_30_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_31_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_32_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_33_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_34_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_35_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_36_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_37_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_38_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_39_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_40_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_41_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_42_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_43_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_44_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_45_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_46_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_47_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_48_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_49_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_50_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_51_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_52_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_53_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_54_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_55_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_56_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_57_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_58_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_59_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_60_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_61_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_62_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_63_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_64_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_65_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_66_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_67_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_68_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_69_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_70_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_71_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_72_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_73_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_74_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_75_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_76_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_77_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_78_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_79_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_80_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_81_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_82_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_83_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_84_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_85_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_86_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_87_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_88_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_89_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_90_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_91_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_92_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_93_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_94_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_95_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_96_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_97_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_98_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_99_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_100_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_101_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_102_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_103_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_104_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_105_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_106_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_107_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_108_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_109_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_110_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_111_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_112_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_113_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_114_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_115_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_116_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_117_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_118_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_119_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_120_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_121_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_122_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_123_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_124_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_125_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_126_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_127_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_128_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_129_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_130_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_131_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_132_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_133_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_134_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_135_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_136_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_137_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_138_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_139_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_140_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_141_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_142_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_143_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_144_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_145_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_146_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_147_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_148_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_149_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_150_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_151_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_152_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_153_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_154_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_155_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_156_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_157_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_158_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_159_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_160_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_161_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_162_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_163_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_164_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_165_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_166_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_167_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_168_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_169_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_170_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_171_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_172_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_173_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_174_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_175_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_176_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_177_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_178_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_179_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_1_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_2_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_3_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_4_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_5_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_6_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_7_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_8_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_9_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_10_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_11_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_12_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_13_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_14_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_15_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_16_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_17_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_18_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_19_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_20_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_21_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_22_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_23_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_24_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_25_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_26_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_27_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_28_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_29_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_30_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_31_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_32_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_33_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_34_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_35_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_36_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_37_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_38_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_39_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_40_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_41_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_42_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_43_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_44_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_45_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_46_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_47_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_48_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_49_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_50_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_51_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_52_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_53_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_54_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_55_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_56_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_57_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_58_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_59_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_60_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_61_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_62_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_63_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_64_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_65_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_66_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_67_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_68_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_69_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_70_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_71_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_72_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_73_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_74_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_75_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_76_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_77_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_78_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_79_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_80_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_81_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_82_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_83_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_84_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_85_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_86_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_87_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_88_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_89_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_90_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_91_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_92_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_93_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_94_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_95_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_96_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_97_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_98_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_99_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_100_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_101_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_102_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_103_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_104_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_105_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_106_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_107_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_108_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_109_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_110_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_111_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_112_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_113_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_114_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_115_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_116_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_117_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_118_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_119_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_120_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_121_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_122_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_123_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_124_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_125_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_126_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_127_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_128_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_129_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_130_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_131_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_132_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_133_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_134_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_135_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_136_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_137_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_138_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_139_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_140_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_141_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_142_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_143_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_144_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_145_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_146_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_147_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_148_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_149_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_150_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_151_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_152_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_153_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_154_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_155_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_156_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_157_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_158_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_159_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_160_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_161_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_162_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_163_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_164_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_165_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_166_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_167_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_168_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_169_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_170_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_171_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_172_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_173_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_174_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_175_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_176_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_177_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_178_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_179_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_1_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_2_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_3_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_4_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_5_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_6_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_7_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_8_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_9_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_10_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_11_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_12_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_13_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_14_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_15_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_16_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_17_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_18_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_19_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_20_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_21_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_22_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_23_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_24_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_25_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_26_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_27_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_28_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_29_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_30_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_31_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_32_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_33_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_34_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_35_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_36_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_37_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_38_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_39_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_40_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_41_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_42_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_43_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_44_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_45_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_46_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_47_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_48_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_49_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_50_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_51_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_52_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_53_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_54_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_55_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_56_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_57_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_58_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_59_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_60_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_61_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_62_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_63_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_64_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_65_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_66_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_67_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_68_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_69_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_70_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_71_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_72_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_73_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_74_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_75_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_76_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_77_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_78_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_79_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_80_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_81_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_82_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_83_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_84_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_85_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_86_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_87_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_88_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_89_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_90_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_91_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_92_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_93_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_94_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_95_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_96_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_97_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_98_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_99_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_100_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_101_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_102_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_103_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_104_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_105_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_106_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_107_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_108_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_109_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_110_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_111_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_112_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_113_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_114_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_115_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_116_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_117_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_118_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_119_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_120_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_121_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_122_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_123_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_124_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_125_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_126_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_127_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_128_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_129_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_130_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_131_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_132_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_133_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_134_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_135_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_136_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_137_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_138_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_139_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_140_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_141_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_142_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_143_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_144_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_145_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_146_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_147_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_148_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_149_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_150_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_151_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_152_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_153_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_154_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_155_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_156_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_157_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_158_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_159_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_160_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_161_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_162_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_163_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_164_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_165_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_166_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_167_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_168_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_169_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_170_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_171_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_172_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_173_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_174_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_175_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_176_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_177_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_178_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_179_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_1_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_2_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_3_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_4_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_5_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_6_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_7_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_8_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_9_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_10_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_11_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_12_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_13_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_14_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_15_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_16_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_17_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_18_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_19_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_20_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_21_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_22_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_23_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_24_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_25_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_26_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_27_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_28_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_29_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_30_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_31_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_32_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_33_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_34_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_35_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_36_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_37_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_38_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_39_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_40_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_41_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_42_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_43_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_44_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_45_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_46_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_47_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_48_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_49_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_1_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_2_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_3_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_4_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_5_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_6_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_7_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_8_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_9_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_10_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_11_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_12_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_13_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_14_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_15_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_16_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_17_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_18_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_19_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_20_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_21_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_22_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_23_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_24_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_25_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_26_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_27_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_28_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_29_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_30_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_31_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_32_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_33_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_34_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_35_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_36_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_37_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_38_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_39_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_40_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_41_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_42_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_43_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_44_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_45_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_46_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_47_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_48_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_49_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_1_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_2_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_3_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_4_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_5_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_6_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_7_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_8_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_9_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_10_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_11_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_12_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_13_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_14_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_15_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_16_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_17_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_18_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_19_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_20_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_21_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_22_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_23_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_24_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_25_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_26_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_27_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_28_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_29_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_30_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_31_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_32_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_33_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_34_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_35_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_36_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_37_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_38_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_39_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_40_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_41_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_42_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_43_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_44_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_45_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_46_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_47_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_48_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_49_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_1_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_2_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_3_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_4_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_5_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_6_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_7_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_8_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_9_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_10_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_11_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_12_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_13_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_14_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_15_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_16_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_17_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_18_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_1_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_2_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_3_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_4_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_5_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_6_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_7_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_8_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_9_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_10_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_11_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_12_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_13_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_14_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_15_U(btag_nn_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_16_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_17_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_18_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_1_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_2_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_3_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_4_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_5_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_6_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_7_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_8_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_9_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_10_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_11_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_12_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_13_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_14_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_1_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_2_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_1_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_2_U(btag_nn_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_1_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_2_U(btag_nn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_U(btag_nn_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_U(btag_nn_fifo_w14_d2_S)' using Shift Registers.
Command         create_rtl_model done; 6.97 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.7 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.17 seconds; current allocated memory: 2.960 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl btag_nn -istop -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/vhdl/btag_nn 
Command         gen_rtl done; 3.37 sec.
Execute         gen_rtl btag_nn -istop -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/verilog/btag_nn 
Command         gen_rtl done; 1.77 sec.
Execute         syn_report -csynth -model btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/btag_nn_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.71 sec.
Execute         syn_report -rtlxml -model btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/btag_nn_csynth.xml 
Command         syn_report done; 1.67 sec.
Execute         syn_report -verbosereport -model btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 14.3 sec.
Execute         db_write -model btag_nn -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.adb 
Command         db_write done; 1.76 sec.
Execute         db_write -model btag_nn -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info btag_nn -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn 
Execute         export_constraint_db -f -tool general -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.constraint.tcl 
Execute         syn_report -designview -model btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.design.xml 
Command         syn_report done; 11.61 sec.
Execute         syn_report -csynthDesign -model btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model btag_nn -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.protoinst 
Execute         sc_get_clocks btag_nn 
Execute         sc_get_portdomain btag_nn 
INFO-FLOW: Model list for RTL component generation: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config4>} fill_buffer.1 pointwise_conv_1d_latency_cl<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config11>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>} {dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<16, 6, 0, 0, 0>, sigmoid_config17>} btag_nn
INFO-FLOW: Handling components in module [fill_buffer] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component btag_nn_mul_9s_8ns_17_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_8ns_17_1_1
INFO-FLOW: Found component btag_nn_mul_9s_6s_15_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_6s_15_1_1
INFO-FLOW: Found component btag_nn_mul_9s_7ns_16_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_7ns_16_1_1
INFO-FLOW: Found component btag_nn_mul_9s_8s_17_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_8s_17_1_1
INFO-FLOW: Found component btag_nn_mul_9s_7s_16_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_7s_16_1_1
INFO-FLOW: Found component btag_nn_mul_9s_6ns_15_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_6ns_15_1_1
INFO-FLOW: Found component btag_nn_mul_9s_9ns_18_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_9ns_18_1_1
INFO-FLOW: Found component btag_nn_mul_9s_9s_18_1_1.
INFO-FLOW: Append model btag_nn_mul_9s_9s_18_1_1
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [fill_buffer_1] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.compgen.tcl 
INFO-FLOW: Handling components in module [pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component btag_nn_mul_9ns_7s_16_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_7s_16_1_1
INFO-FLOW: Found component btag_nn_mul_9ns_6ns_14_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_6ns_14_1_1
INFO-FLOW: Found component btag_nn_mul_9ns_7ns_15_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_7ns_15_1_1
INFO-FLOW: Found component btag_nn_mul_9ns_6s_15_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_6s_15_1_1
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Found component btag_nn_mul_9ns_5ns_13_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_5ns_13_1_1
INFO-FLOW: Found component btag_nn_mul_9ns_5s_14_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_5s_14_1_1
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Found component btag_nn_mul_9ns_8s_17_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_8s_17_1_1
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
INFO-FLOW: Found component btag_nn_mul_9ns_9s_18_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_9s_18_1_1
INFO-FLOW: Found component btag_nn_mul_9ns_8ns_16_1_1.
INFO-FLOW: Append model btag_nn_mul_9ns_8ns_16_1_1
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.compgen.tcl 
INFO-FLOW: Found component btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb.
INFO-FLOW: Append model btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb
INFO-FLOW: Handling components in module [btag_nn] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.compgen.tcl 
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w15_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w15_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w16_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w16_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w9_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w9_d2_S
INFO-FLOW: Found component btag_nn_fifo_w14_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w14_d2_S
INFO-FLOW: Found component btag_nn_fifo_w14_d2_S.
INFO-FLOW: Append model btag_nn_fifo_w14_d2_S
Command         ap_source done; 0.13 sec.
INFO-FLOW: Append model fill_buffer
INFO-FLOW: Append model conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s
INFO-FLOW: Append model fill_buffer_1
INFO-FLOW: Append model pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s
INFO-FLOW: Append model sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s
INFO-FLOW: Append model btag_nn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: btag_nn_mul_9s_8ns_17_1_1 btag_nn_mul_9s_6s_15_1_1 btag_nn_mul_9s_7ns_16_1_1 btag_nn_mul_9s_8s_17_1_1 btag_nn_mul_9s_7s_16_1_1 btag_nn_mul_9s_6ns_15_1_1 btag_nn_mul_9s_9ns_18_1_1 btag_nn_mul_9s_9s_18_1_1 btag_nn_mul_9ns_7s_16_1_1 btag_nn_mul_9ns_6ns_14_1_1 btag_nn_mul_9ns_7ns_15_1_1 btag_nn_mul_9ns_6s_15_1_1 btag_nn_mul_9ns_5ns_13_1_1 btag_nn_mul_9ns_5s_14_1_1 btag_nn_mul_9ns_8s_17_1_1 btag_nn_mul_9ns_9s_18_1_1 btag_nn_mul_9ns_8ns_16_1_1 btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w15_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w16_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w9_d2_S btag_nn_fifo_w14_d2_S btag_nn_fifo_w14_d2_S fill_buffer conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s fill_buffer_1 pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s btag_nn
INFO-FLOW: Generating /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model btag_nn_mul_9s_8ns_17_1_1
INFO-FLOW: To file: write model btag_nn_mul_9s_6s_15_1_1
INFO-FLOW: To file: write model btag_nn_mul_9s_7ns_16_1_1
INFO-FLOW: To file: write model btag_nn_mul_9s_8s_17_1_1
INFO-FLOW: To file: write model btag_nn_mul_9s_7s_16_1_1
INFO-FLOW: To file: write model btag_nn_mul_9s_6ns_15_1_1
INFO-FLOW: To file: write model btag_nn_mul_9s_9ns_18_1_1
INFO-FLOW: To file: write model btag_nn_mul_9s_9s_18_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_7s_16_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_6ns_14_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_7ns_15_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_6s_15_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_5ns_13_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_5s_14_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_8s_17_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_9s_18_1_1
INFO-FLOW: To file: write model btag_nn_mul_9ns_8ns_16_1_1
INFO-FLOW: To file: write model btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w15_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w16_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w9_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w14_d2_S
INFO-FLOW: To file: write model btag_nn_fifo_w14_d2_S
INFO-FLOW: To file: write model fill_buffer
INFO-FLOW: To file: write model conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s
INFO-FLOW: To file: write model fill_buffer_1
INFO-FLOW: To file: write model pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s
INFO-FLOW: To file: write model sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s
INFO-FLOW: To file: write model btag_nn
INFO-FLOW: Generating /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=2.800 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/vlog' tclDir='/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db' modelList='btag_nn_mul_9s_8ns_17_1_1
btag_nn_mul_9s_6s_15_1_1
btag_nn_mul_9s_7ns_16_1_1
btag_nn_mul_9s_8s_17_1_1
btag_nn_mul_9s_7s_16_1_1
btag_nn_mul_9s_6ns_15_1_1
btag_nn_mul_9s_9ns_18_1_1
btag_nn_mul_9s_9s_18_1_1
btag_nn_mul_9ns_7s_16_1_1
btag_nn_mul_9ns_6ns_14_1_1
btag_nn_mul_9ns_7ns_15_1_1
btag_nn_mul_9ns_6s_15_1_1
btag_nn_mul_9ns_5ns_13_1_1
btag_nn_mul_9ns_5s_14_1_1
btag_nn_mul_9ns_8s_17_1_1
btag_nn_mul_9ns_9s_18_1_1
btag_nn_mul_9ns_8ns_16_1_1
btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w14_d2_S
btag_nn_fifo_w14_d2_S
fill_buffer
conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s
fill_buffer_1
pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s
dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s
dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s
dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s
sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s
btag_nn
' expOnly='0'
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 37 seconds. CPU system time: 0.25 seconds. Elapsed time: 37.16 seconds; current allocated memory: 2.960 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='btag_nn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fill_buffer
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: No bind nodes found for module_name fill_buffer_1
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='btag_nn_mul_9s_8ns_17_1_1
btag_nn_mul_9s_6s_15_1_1
btag_nn_mul_9s_7ns_16_1_1
btag_nn_mul_9s_8s_17_1_1
btag_nn_mul_9s_7s_16_1_1
btag_nn_mul_9s_6ns_15_1_1
btag_nn_mul_9s_9ns_18_1_1
btag_nn_mul_9s_9s_18_1_1
btag_nn_mul_9ns_7s_16_1_1
btag_nn_mul_9ns_6ns_14_1_1
btag_nn_mul_9ns_7ns_15_1_1
btag_nn_mul_9ns_6s_15_1_1
btag_nn_mul_9ns_5ns_13_1_1
btag_nn_mul_9ns_5s_14_1_1
btag_nn_mul_9ns_8s_17_1_1
btag_nn_mul_9ns_9s_18_1_1
btag_nn_mul_9ns_8ns_16_1_1
btag_nn_sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s_sigmoid_tabkb
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w15_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w16_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w9_d2_S
btag_nn_fifo_w14_d2_S
btag_nn_fifo_w14_d2_S
fill_buffer
conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s
fill_buffer_1
pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s
dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s
dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s
dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s
sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s
btag_nn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.compgen.dataonly.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/fill_buffer_1.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/btag_nn.constraint.tcl 
Execute         sc_get_clocks btag_nn 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/btag_nn_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST btag_nn MODULE2INSTS {btag_nn btag_nn conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 fill_buffer call_ret_fill_buffer_fu_9623301 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_U0 pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_U0 fill_buffer_1 call_ret_fill_buffer_1_fu_2943213 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_U0 sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_U0} INST2MODULE {btag_nn btag_nn conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s call_ret_fill_buffer_fu_9623301 fill_buffer linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_U0 pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s call_ret_fill_buffer_1_fu_2943213 fill_buffer_1 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_U0 sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s} INSTDATA {btag_nn {DEPTH 1 CHILDREN {conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_U0 pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_U0 dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_U0 sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_U0}} conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 {DEPTH 2 CHILDREN call_ret_fill_buffer_fu_9623301} call_ret_fill_buffer_fu_9623301 {DEPTH 3 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_U0 {DEPTH 2 CHILDREN {}} pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_U0 {DEPTH 2 CHILDREN call_ret_fill_buffer_1_fu_2943213} call_ret_fill_buffer_1_fu_2943213 {DEPTH 3 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_U0 {DEPTH 2 CHILDREN {}} dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 {DEPTH 2 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_U0 {DEPTH 2 CHILDREN {}} dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_U0 {DEPTH 2 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_U0 {DEPTH 2 CHILDREN {}} dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_U0 {DEPTH 2 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_U0 {DEPTH 2 CHILDREN {}} sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_fu_9623923_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_316_fu_9623981_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_317_fu_9624005_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_318_fu_9624050_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U598 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U599 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U380 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U123 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U124 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U553 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U61 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U155 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U62 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U156 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_329_fu_9640830_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U157 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U63 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U158 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U601 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U250 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U65 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U66 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U409 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_338_fu_9640877_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U524 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_340_fu_9624346_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U350 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U41 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_343_fu_9624390_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U522 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U565 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U394 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U367 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U110 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_350_fu_9624495_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U160 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_352_fu_9640980_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U57 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U109 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U458 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_356_fu_9624626_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U377 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U530 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U11 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U86 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U521 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U5 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U87 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U12 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U464 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U79 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U24 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U531 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U13 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U89 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_372_fu_9624826_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U14 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U15 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_375_fu_9624909_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U263 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U16 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U90 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U17 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_381_fu_9625021_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U25 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U582 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U555 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U35 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_386_fu_9625123_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_199_fu_9625155_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_387_fu_9625173_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U514 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_389_fu_9625199_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U37 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U246 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_393_fu_9625314_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U251 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U204 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U539 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_9625368_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_687_fu_9625374_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_688_fu_9641135_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_689_fu_9641145_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_691_fu_9641161_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_692_fu_9641171_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_693_fu_9625380_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_694_fu_9641180_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_695_fu_9641190_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_696_fu_9641200_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_698_fu_9625386_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_699_fu_9625396_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_701_fu_9625402_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_703_fu_9641226_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_704_fu_9641236_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_707_fu_9641258_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_708_fu_9641268_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_710_fu_9625408_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_711_fu_9625414_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_713_fu_9625420_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_714_fu_9641295_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_715_fu_9641305_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_718_fu_9641327_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_719_fu_9641337_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_721_fu_9625426_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_721 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_722_fu_9625436_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_723_fu_9625442_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_724_fu_9641359_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_725_fu_9641369_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_726_fu_9641379_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_727_fu_9625448_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_729_fu_9625454_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_730_fu_9625464_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_731_fu_9625474_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_733_fu_9625480_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_734_fu_9625490_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_735_fu_9641402_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_736_fu_9641412_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_737_fu_9641422_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_738_fu_9641432_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_739_fu_9641442_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_740_fu_9625496_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_742_fu_9625502_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_743_fu_9625512_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_745_fu_9625518_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_747_fu_9641467_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_748_fu_9641477_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_749_fu_9641487_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_751_fu_9625524_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_752_fu_9641506_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_753_fu_9641516_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_754_fu_9641526_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_755_fu_9625530_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_756_fu_9625536_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_758_fu_9625542_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_759_fu_9625548_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_760_fu_9625558_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_761_fu_9641546_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_763_fu_9625564_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_764_fu_9641565_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_765_fu_9641575_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_766_fu_9641585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_767_fu_9625570_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_769_fu_9641596_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_770_fu_9641606_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_773_fu_9625576_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_774_fu_9625586_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_397_fu_9625608_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_399_fu_9625666_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_400_fu_9625690_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_401_fu_9625735_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U593 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U344 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U449 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U412 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U473 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U51 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U536 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U227 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U128 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U549 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_412_fu_9641710_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U214 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U474 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U398 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U475 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U476 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U400 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U552 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U477 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_421_fu_9641757_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U478 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_423_fu_9626031_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U479 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U401 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_426_fu_9626075_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U480 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U218 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U191 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U462 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U137 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_433_fu_9626180_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U545 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_435_fu_9641860_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U395 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U368 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U481 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_439_fu_9626311_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U96 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U455 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U53 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U322 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U103 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U282 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U64 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U52 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U49 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U369 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U504 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U249 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U413 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U327 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_455_fu_9626511_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U328 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U329 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_458_fu_9626594_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U81 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U415 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U154 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U416 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_464_fu_9626706_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U58 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U503 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U417 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U330 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_469_fu_9626808_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_227_fu_9626840_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_470_fu_9626858_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U419 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_472_fu_9626884_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U331 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U505 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_476_fu_9626999_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U159 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U434 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U534 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_776_fu_9627053_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_778_fu_9627059_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_779_fu_9642015_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_780_fu_9642025_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_782_fu_9642041_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_783_fu_9642051_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_784_fu_9627065_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_785_fu_9642060_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_786_fu_9642070_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_787_fu_9642080_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_789_fu_9627071_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_790_fu_9627081_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_792_fu_9627087_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_794_fu_9642106_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_795_fu_9642116_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_798_fu_9642138_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_799_fu_9642148_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_801_fu_9627093_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_802_fu_9627099_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_804_fu_9627105_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_805_fu_9642175_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_806_fu_9642185_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_809_fu_9642207_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_809 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_810_fu_9642217_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_812_fu_9627111_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_813_fu_9627121_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_814_fu_9627127_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_815_fu_9642239_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_816_fu_9642249_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_817_fu_9642259_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_817 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_818_fu_9627133_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_820_fu_9627139_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_821_fu_9627149_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_822_fu_9627159_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_824_fu_9627165_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_825_fu_9627175_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_826_fu_9642282_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_827_fu_9642292_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_828_fu_9642302_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_829_fu_9642312_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_829 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_830_fu_9642322_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_831_fu_9627181_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_833_fu_9627187_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_834_fu_9627197_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_836_fu_9627203_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_838_fu_9642347_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_839_fu_9642357_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_840_fu_9642367_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_842_fu_9627209_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_843_fu_9642386_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_844_fu_9642396_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_845_fu_9642406_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_845 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_846_fu_9627215_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_847_fu_9627221_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_847 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_849_fu_9627227_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_850_fu_9627233_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_851_fu_9627243_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_851 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_852_fu_9642426_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_854_fu_9627249_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_854 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_855_fu_9642445_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_855 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_856_fu_9642455_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_857_fu_9642465_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_858_fu_9627255_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_860_fu_9642476_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_860 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_861_fu_9642486_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_864_fu_9627261_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_865_fu_9627271_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_480_fu_9627293_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_482_fu_9627351_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_483_fu_9627375_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_484_fu_9627420_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U588 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U279 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U472 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U283 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U537 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U310 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U471 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U382 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U99 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U125 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_495_fu_9642590_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U592 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U129 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U500 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U456 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U429 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U444 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U345 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U346 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_504_fu_9642637_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U445 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_506_fu_9627716_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U446 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U85 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_509_fu_9627760_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U270 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U347 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U271 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U348 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U186 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_516_fu_9627865_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U349 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_518_fu_9642740_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U273 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U351 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U465 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_522_fu_9627996_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U212 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U340 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U26 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U139 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U309 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U573 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U267 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U314 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U112 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U280 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U307 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U532 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U178 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U276 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_538_fu_9628196_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U184 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U454 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_541_fu_9628279_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U451 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U343 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U468 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U383 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_547_fu_9628391_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U196 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U384 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U284 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U285 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_552_fu_9628493_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_255_fu_9628525_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_553_fu_9628543_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U202 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_555_fu_9628569_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U286 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U203 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_559_fu_9628684_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U287 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U288 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U119 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_867_fu_9628738_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_869_fu_9628744_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_869 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_870_fu_9642895_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_870 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_871_fu_9642905_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_873_fu_9642921_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_874_fu_9642931_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_875_fu_9628750_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_875 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_876_fu_9642940_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_876 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_877_fu_9642950_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_877 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_878_fu_9642960_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_880_fu_9628756_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_881_fu_9628766_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_881 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_883_fu_9628772_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_885_fu_9642986_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_886_fu_9642996_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_889_fu_9643018_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_889 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_890_fu_9643028_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_892_fu_9628778_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_893_fu_9628784_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_893 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_895_fu_9628790_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_896_fu_9643055_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_897_fu_9643065_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_900_fu_9643087_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_901_fu_9643097_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_903_fu_9628796_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_904_fu_9628806_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_904 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_905_fu_9628812_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_905 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_906_fu_9643119_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_907_fu_9643129_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_907 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_908_fu_9643139_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_908 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_909_fu_9628818_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_911_fu_9628824_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_911 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_912_fu_9628834_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_912 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_913_fu_9628844_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_913 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_915_fu_9628850_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_916_fu_9628860_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_916 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_917_fu_9643162_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_918_fu_9643172_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_919_fu_9643182_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_919 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_920_fu_9643192_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_921_fu_9643202_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_922_fu_9628866_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_922 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_924_fu_9628872_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_925_fu_9628882_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_927_fu_9628888_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_927 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_929_fu_9643227_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_929 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_930_fu_9643237_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_930 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_931_fu_9643247_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_933_fu_9628894_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_933 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_934_fu_9643266_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_935_fu_9643276_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_935 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_936_fu_9643286_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_937_fu_9628900_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_937 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_938_fu_9628906_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_938 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_940_fu_9628912_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_941_fu_9628918_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_941 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_942_fu_9628928_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_943_fu_9643306_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_943 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_945_fu_9628934_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_946_fu_9643325_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_947_fu_9643335_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_948_fu_9643345_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_948 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_949_fu_9628940_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_949 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_951_fu_9643356_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_952_fu_9643366_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_955_fu_9628946_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_955 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_956_fu_9628956_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_956 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_563_fu_9628978_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_565_fu_9629036_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_566_fu_9629060_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_567_fu_9629105_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U386 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U289 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U326 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U379 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U23 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U507 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U290 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U571 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U43 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U523 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_578_fu_9643470_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U132 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U538 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U8 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U325 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U323 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U404 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U385 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U54 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_587_fu_9643517_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U533 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_589_fu_9629401_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U305 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U199 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_592_fu_9629445_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U274 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U312 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U221 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U222 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U577 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_599_fu_9629550_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U223 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_601_fu_9643620_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U224 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U225 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U226 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_605_fu_9629681_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U140 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U228 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U141 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U230 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U269 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U578 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U231 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U232 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U586 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U107 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U587 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U321 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U320 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U580 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_621_fu_9629881_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U548 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U318 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_624_fu_9629964_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U551 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U211 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U414 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U148 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_630_fu_9630076_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U526 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U447 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U91 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U453 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_635_fu_9630178_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_283_fu_9630210_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_636_fu_9630228_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U60 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_638_fu_9630254_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U88 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U213 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_642_fu_9630369_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U163 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U164 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U68 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_958_fu_9630423_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_960_fu_9630429_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_961_fu_9643775_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_962_fu_9643785_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_964_fu_9643801_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_964 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_965_fu_9643811_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_965 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_966_fu_9630435_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_967_fu_9643820_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_967 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_968_fu_9643830_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_969_fu_9643840_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_969 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_971_fu_9630441_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_971 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_972_fu_9630451_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_972 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_974_fu_9630457_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_974 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_976_fu_9643866_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_976 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_977_fu_9643876_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_980_fu_9643898_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_980 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_981_fu_9643908_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_981 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_983_fu_9630463_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_983 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_984_fu_9630469_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_986_fu_9630475_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_987_fu_9643935_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_987 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_988_fu_9643945_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_988 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_991_fu_9643967_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_992_fu_9643977_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_992 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_994_fu_9630481_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_994 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_995_fu_9630491_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_995 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_996_fu_9630497_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_997_fu_9643999_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_998_fu_9644009_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_999_fu_9644019_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_999 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1000_fu_9630503_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1000 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1002_fu_9630509_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1003_fu_9630519_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1004_fu_9630529_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1006_fu_9630535_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1007_fu_9630545_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1008_fu_9644042_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1009_fu_9644052_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1009 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1010_fu_9644062_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1011_fu_9644072_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1012_fu_9644082_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1013_fu_9630551_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1015_fu_9630557_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1016_fu_9630567_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1016 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1018_fu_9630573_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1018 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1020_fu_9644107_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1021_fu_9644117_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1022_fu_9644127_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1022 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1024_fu_9630579_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1024 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1025_fu_9644146_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1026_fu_9644156_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1026 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1027_fu_9644166_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1028_fu_9630585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1028 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1029_fu_9630591_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1031_fu_9630597_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1031 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1032_fu_9630603_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1033_fu_9630613_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1034_fu_9644186_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1036_fu_9630619_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1036 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1037_fu_9644205_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1037 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1038_fu_9644215_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1039_fu_9644225_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1040_fu_9630625_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1040 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1042_fu_9644236_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1043_fu_9644246_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1043 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1046_fu_9630631_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1046 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1047_fu_9630641_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1047 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_646_fu_9630663_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_648_fu_9630721_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_649_fu_9630745_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_650_fu_9630790_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U165 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U166 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U216 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U72 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U146 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U389 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U167 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U69 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U169 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U170 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_661_fu_9644350_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U70 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U171 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U172 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U71 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U207 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U442 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U45 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U78 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_670_fu_9644397_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U352 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_671 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_672_fu_9631086_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U42 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U233 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_675_fu_9631130_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U535 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U7 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U502 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U554 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U149 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_682_fu_9631235_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U277 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_684_fu_9644500_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U470 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U187 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U92 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_688_fu_9631366_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U188 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U19 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U93 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U94 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U390 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U133 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U20 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U189 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U272 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U547 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U450 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U21 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U95 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U22 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_704_fu_9631566_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U97 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U190 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_707_fu_9631649_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U589 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U98 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U585 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U217 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_713_fu_9631761_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U590 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U275 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U519 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U581 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_718_fu_9631863_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_311_fu_9631895_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_719_fu_9631913_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U469 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_721_fu_9631939_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_721 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U467 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U378 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_725_fu_9632054_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U556 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U36 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U316 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1049_fu_9632108_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1051_fu_9632114_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1051 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1052_fu_9644655_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1052 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1053_fu_9644665_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1055_fu_9644681_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1055 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1056_fu_9644691_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1057_fu_9632120_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1057 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1058_fu_9644700_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1059_fu_9644710_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1060_fu_9644720_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1062_fu_9632126_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1062 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1063_fu_9632136_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1063 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1065_fu_9632142_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1067_fu_9644746_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1067 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1068_fu_9644756_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1068 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1071_fu_9644778_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1072_fu_9644788_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1074_fu_9632148_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1075_fu_9632154_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1075 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1077_fu_9632160_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1077 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1078_fu_9644815_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1078 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1079_fu_9644825_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1079 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1082_fu_9644847_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1082 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1083_fu_9644857_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1083 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1085_fu_9632166_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1085 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1086_fu_9632176_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1087_fu_9632182_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1087 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1088_fu_9644879_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1088 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1089_fu_9644889_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1090_fu_9644899_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1091_fu_9632188_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1093_fu_9632194_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1093 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1094_fu_9632204_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1095_fu_9632214_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1097_fu_9632220_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1097 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1098_fu_9632230_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1099_fu_9644922_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1100_fu_9644932_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1101_fu_9644942_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1102_fu_9644952_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1103_fu_9644962_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1104_fu_9632236_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1106_fu_9632242_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1107_fu_9632252_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1109_fu_9632258_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1111_fu_9644987_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1112_fu_9644997_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1113_fu_9645007_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1115_fu_9632264_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1116_fu_9645026_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1117_fu_9645036_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1118_fu_9645046_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1119_fu_9632270_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1120_fu_9632276_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1122_fu_9632282_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1123_fu_9632288_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1124_fu_9632298_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1125_fu_9645066_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1127_fu_9632304_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1128_fu_9645085_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1129_fu_9645095_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1130_fu_9645105_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1131_fu_9632310_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1133_fu_9645116_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1134_fu_9645126_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1137_fu_9632316_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1138_fu_9632326_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_729_fu_9632348_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_731_fu_9632406_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_732_fu_9632430_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_733_fu_9632475_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U418 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U247 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U151 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U152 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U153 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U278 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U375 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U482 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U558 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U402 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_744_fu_9645230_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U403 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U559 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U484 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U560 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U485 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U562 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U563 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U486 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_753_fu_9645277_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U487 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_755_fu_9632771_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U488 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U229 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_758_fu_9632815_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U209 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U50 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U83 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U575 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U266 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_765_fu_9632920_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U512 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_767_fu_9645380_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U461 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U206 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U463 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_771_fu_9633051_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U138 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U113 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U244 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U371 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U561 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U381 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U420 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U508 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U205 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U67 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U311 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U421 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U509 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U422 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_787_fu_9633251_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U423 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U510 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_790_fu_9633334_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U542 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U424 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U425 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_793 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U426 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_796_fu_9633446_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U313 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_797 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U333 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U511 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U427 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_801_fu_9633548_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_339_fu_9633580_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_802_fu_9633598_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U428 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_804_fu_9633624_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U258 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U506 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_808_fu_9633739_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_808 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U439 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_809 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U391 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U306 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_811 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1140_fu_9633793_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1142_fu_9633799_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1143_fu_9645535_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1144_fu_9645545_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1146_fu_9645561_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1147_fu_9645571_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1148_fu_9633805_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1149_fu_9645580_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1150_fu_9645590_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1151_fu_9645600_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1153_fu_9633811_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1154_fu_9633821_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1156_fu_9633827_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1158_fu_9645626_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1159_fu_9645636_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1162_fu_9645658_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1163_fu_9645668_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1165_fu_9633833_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1166_fu_9633839_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1168_fu_9633845_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1169_fu_9645695_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1170_fu_9645705_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1173_fu_9645727_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1174_fu_9645737_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1176_fu_9633851_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1177_fu_9633861_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1178_fu_9633867_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1179_fu_9645759_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1180_fu_9645769_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1181_fu_9645779_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1182_fu_9633873_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1184_fu_9633879_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1185_fu_9633889_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1186_fu_9633899_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1188_fu_9633905_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1189_fu_9633915_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1190_fu_9645802_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1191_fu_9645812_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1192_fu_9645822_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1193_fu_9645832_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1194_fu_9645842_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1195_fu_9633921_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1197_fu_9633927_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1198_fu_9633937_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1200_fu_9633943_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1202_fu_9645867_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1203_fu_9645877_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1204_fu_9645887_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1206_fu_9633949_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1207_fu_9645906_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1208_fu_9645916_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1209_fu_9645926_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1210_fu_9633955_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1211_fu_9633961_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1213_fu_9633967_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1214_fu_9633973_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1215_fu_9633983_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1216_fu_9645946_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1218_fu_9633989_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1219_fu_9645965_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1220_fu_9645975_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1221_fu_9645985_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1222_fu_9633995_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1224_fu_9645996_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1225_fu_9646006_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1228_fu_9634001_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1229_fu_9634011_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_812_fu_9634033_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_814_fu_9634091_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_815_fu_9634115_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_816_fu_9634160_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U185 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_817 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U254 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U336 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_819 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U118 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U108 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U39 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U516 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_823 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U208 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U248 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U292 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_827_fu_9646110_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U466 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_829 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U579 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U452 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U354 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U355 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U356 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U357 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_835 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_836_fu_9646157_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U358 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_838_fu_9634456_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U359 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U360 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_841_fu_9634500_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U361 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U362 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U363 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_845 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U364 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U365 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_847 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_848_fu_9634605_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_848 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U366 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_850_fu_9646260_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U550 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_851 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U528 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U4 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_853 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_854_fu_9634736_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_854 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U341 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_855 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U245 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U342 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U114 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U261 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_860 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U332 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U388 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U315 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_863 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U572 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U82 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U517 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U373 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U335 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_868 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U80 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_869 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_870_fu_9634936_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_870 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U10 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U264 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_872 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_873_fu_9635019_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U127 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U293 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_875 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U122 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_876 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U294 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_877 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_879_fu_9635131_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_879 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U150 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U295 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_881 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U296 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U297 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_884_fu_9635233_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_367_fu_9635265_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_885_fu_9635283_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U392 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_887_fu_9635309_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U298 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U299 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_891_fu_9635424_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U300 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U301 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_893 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U302 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_894 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1231_fu_9635478_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1233_fu_9635484_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1234_fu_9646415_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1235_fu_9646425_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1237_fu_9646441_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1238_fu_9646451_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1239_fu_9635490_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1240_fu_9646460_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1241_fu_9646470_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1242_fu_9646480_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1244_fu_9635496_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1245_fu_9635506_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1247_fu_9635512_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1249_fu_9646506_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1250_fu_9646516_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1253_fu_9646538_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1254_fu_9646548_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1256_fu_9635518_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1257_fu_9635524_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1259_fu_9635530_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1260_fu_9646575_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1261_fu_9646585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1264_fu_9646607_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1265_fu_9646617_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1267_fu_9635536_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1268_fu_9635546_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1269_fu_9635552_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1270_fu_9646639_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1271_fu_9646649_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1272_fu_9646659_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1273_fu_9635558_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1275_fu_9635564_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1276_fu_9635574_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1277_fu_9635584_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1279_fu_9635590_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1280_fu_9635600_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1281_fu_9646682_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1282_fu_9646692_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1283_fu_9646702_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1284_fu_9646712_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1285_fu_9646722_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1286_fu_9635606_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1288_fu_9635612_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1289_fu_9635622_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1291_fu_9635628_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1293_fu_9646747_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1294_fu_9646757_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1295_fu_9646767_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1297_fu_9635634_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1298_fu_9646786_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1299_fu_9646796_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1300_fu_9646806_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1301_fu_9635640_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1302_fu_9635646_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1304_fu_9635652_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1305_fu_9635658_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1306_fu_9635668_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1307_fu_9646826_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1309_fu_9635674_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1310_fu_9646845_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1311_fu_9646855_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1312_fu_9646865_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1313_fu_9635680_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1315_fu_9646876_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1316_fu_9646886_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1319_fu_9635686_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1320_fu_9635696_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_895_fu_9635718_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_897_fu_9635776_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_898_fu_9635800_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_898 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_899_fu_9635845_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_899 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U303 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U393 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U126 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_902 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U595 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U597 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_904 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U220 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_905 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U441 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U260 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_907 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U596 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_908 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U570 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_910_fu_9646990_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_910 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U407 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_911 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U594 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_912 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U515 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_913 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U243 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_914 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U34 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U291 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_916 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U195 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U84 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_919_fu_9647037_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_919 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U210 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_921_fu_9636141_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U115 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_922 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U234 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_923 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_924_fu_9636185_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U235 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U236 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_926 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U237 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_928 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U143 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_929 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U144 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_930 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_931_fu_9636290_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U319 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_932 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_933_fu_9647140_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_933 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U238 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U239 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_935 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U56 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_937_fu_9636421_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_937 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U240 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_938 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U241 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U242 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_941 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U145 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U372 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_943 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U411 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_944 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U147 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U197 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U47 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U259 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_948 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U131 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_949 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U399 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U376 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U497 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_953_fu_9636621_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U397 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U268 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_955 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_956_fu_9636704_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_956 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U38 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U46 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U574 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_959 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U48 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_962_fu_9636816_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U253 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U525 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_964 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U59 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_965 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U262 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_967_fu_9636918_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_967 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_395_fu_9636950_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_968_fu_9636968_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U161 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_969 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_970_fu_9636994_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_970 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U73 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_971 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U173 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_973 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_974_fu_9637109_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_974 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U174 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U74 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_976 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U256 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1322_fu_9637163_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1324_fu_9637169_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1325_fu_9647295_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1326_fu_9647305_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1328_fu_9647321_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1329_fu_9647331_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1330_fu_9637175_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1331_fu_9647340_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1332_fu_9647350_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1333_fu_9647360_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1335_fu_9637181_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1336_fu_9637191_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1338_fu_9637197_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1340_fu_9647386_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1341_fu_9647396_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1344_fu_9647418_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1345_fu_9647428_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1347_fu_9637203_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1348_fu_9637209_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1350_fu_9637215_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1351_fu_9647455_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1352_fu_9647465_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1355_fu_9647487_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1356_fu_9647497_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1358_fu_9637221_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1359_fu_9637231_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1360_fu_9637237_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1361_fu_9647519_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1362_fu_9647529_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1363_fu_9647539_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1364_fu_9637243_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1366_fu_9637249_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1367_fu_9637259_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1368_fu_9637269_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1370_fu_9637275_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1371_fu_9637285_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1372_fu_9647562_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1373_fu_9647572_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1374_fu_9647582_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1375_fu_9647592_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1376_fu_9647602_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1377_fu_9637291_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1379_fu_9637297_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1380_fu_9637307_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1382_fu_9637313_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1384_fu_9647627_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1385_fu_9647637_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1386_fu_9647647_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1388_fu_9637319_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1389_fu_9647666_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1390_fu_9647676_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1391_fu_9647686_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1392_fu_9637325_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1393_fu_9637331_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1395_fu_9637337_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1396_fu_9637343_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1397_fu_9637353_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1398_fu_9647706_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1400_fu_9637359_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1401_fu_9647725_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1402_fu_9647735_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1403_fu_9647745_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1404_fu_9637365_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1406_fu_9647756_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1407_fu_9647766_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1410_fu_9637371_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1411_fu_9637381_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_978_fu_9637403_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_978 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_980_fu_9637461_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_980 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_981_fu_9637485_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_981 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_982_fu_9637530_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_982 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U75 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_983 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U176 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U501 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_985 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U583 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U200 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_987 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U584 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_988 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U177 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_989 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U76 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_990 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U77 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U180 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_992 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_993_fu_9647870_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U181 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_994 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U182 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_995 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U168 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U18 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U483 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U541 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_999 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U460 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1000 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U440 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1002_fu_9647917_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U106 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1004_fu_9637826_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U120 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U334 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1007_fu_9637870_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U448 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U443 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1009 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U317 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U600 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U546 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_1014_fu_9637975_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U100 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1016_fu_9648020_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1016 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U28 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U192 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1018 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U29 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1019 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1020_fu_9638106_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U101 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U193 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U102 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1024 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U30 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U265 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1026 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U134 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U31 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1028 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U32 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U121 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1030 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U136 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1031 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U518 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U33 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U104 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U540 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1036_fu_9638306_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1036 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U194 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1037 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U198 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1039_fu_9638389_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U591 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1040 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U252 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U6 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U557 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1043 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1045_fu_9638501_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1045 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U183 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1046 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U219 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1047 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U215 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1048 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U489 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1050_fu_9638603_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_423_fu_9638635_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1051_fu_9638653_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1051 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U396 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1052 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1053_fu_9638679_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U370 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U544 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1057_fu_9638794_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1057 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U162 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U135 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U543 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1413_fu_9638848_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1415_fu_9638854_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1416_fu_9648175_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1417_fu_9648185_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1419_fu_9648201_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1420_fu_9648211_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1421_fu_9638860_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1422_fu_9648220_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1423_fu_9648230_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1424_fu_9648240_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1426_fu_9638866_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1427_fu_9638876_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1429_fu_9638882_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1431_fu_9648266_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1432_fu_9648276_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1435_fu_9648298_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1436_fu_9648308_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1438_fu_9638888_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1439_fu_9638894_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1441_fu_9638900_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1442_fu_9648335_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1443_fu_9648345_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1446_fu_9648367_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1447_fu_9648377_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1449_fu_9638906_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1450_fu_9638916_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1451_fu_9638922_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1452_fu_9648399_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1453_fu_9648409_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1454_fu_9648419_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1455_fu_9638928_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1457_fu_9638934_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1458_fu_9638944_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1459_fu_9638954_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1461_fu_9638960_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1462_fu_9638970_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1463_fu_9648442_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1464_fu_9648452_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1465_fu_9648462_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1466_fu_9648472_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1467_fu_9648482_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1468_fu_9638976_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1470_fu_9638982_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1471_fu_9638992_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1473_fu_9638998_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1475_fu_9648507_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1476_fu_9648517_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1477_fu_9648527_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1479_fu_9639004_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1480_fu_9648546_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1481_fu_9648556_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1482_fu_9648566_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1483_fu_9639010_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1484_fu_9639016_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1486_fu_9639022_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1487_fu_9639028_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1488_fu_9639038_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1489_fu_9648586_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1491_fu_9639044_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1492_fu_9648605_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1493_fu_9648615_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1494_fu_9648625_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1495_fu_9639050_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1497_fu_9648636_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1498_fu_9648646_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1501_fu_9639056_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1502_fu_9639066_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1061_fu_9639088_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1061 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1063_fu_9639146_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1063 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1064_fu_9639170_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1064 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1065_fu_9639215_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U491 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1066 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U492 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1067 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U490 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1068 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U111 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1069 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U498 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1070 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_18_1_1_U304 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U564 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U493 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1073 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U405 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U142 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1075 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1076_fu_9648750_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1076 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U566 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1077 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U406 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1078 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U494 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1079 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U495 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1080 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U567 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1081 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U408 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1082 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U496 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1083 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U568 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1084 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1085_fu_9648797_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1085 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U529 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1087_fu_9639511_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1087 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U175 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1088 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U3 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1090_fu_9639555_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U116 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U27 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U374 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U337 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U459 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1096 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_1097_fu_9639660_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1097 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U55 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1099_fu_9648900_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U44 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U308 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U281 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1103_fu_9639791_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U40 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U457 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U430 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U431 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_17_1_1_U527 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U410 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U432 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U338 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U201 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U520 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U499 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U433 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U339 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U255 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1119_fu_9639991_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U513 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U435 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1122_fu_9640074_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U117 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U436 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U437 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U257 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1128_fu_9640186_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_18_1_1_U576 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U438 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_17_1_1_U179 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U353 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1133_fu_9640288_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_451_fu_9640320_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1134_fu_9640338_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U105 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1136_fu_9640364_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U9 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U569 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1140_fu_9640479_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U324 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U387 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U130 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1504_fu_9640533_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1506_fu_9640539_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1507_fu_9649055_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1508_fu_9649065_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1510_fu_9649081_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1511_fu_9649091_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1512_fu_9640545_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1513_fu_9649100_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1514_fu_9649110_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1515_fu_9649120_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1517_fu_9640551_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1518_fu_9640561_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1520_fu_9640567_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1522_fu_9649146_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1523_fu_9649156_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1526_fu_9649178_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1527_fu_9649188_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1529_fu_9640573_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1530_fu_9640579_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1532_fu_9640585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1533_fu_9649215_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1534_fu_9649225_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1537_fu_9649247_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1538_fu_9649257_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1540_fu_9640591_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1541_fu_9640601_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1542_fu_9640607_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1543_fu_9649279_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1544_fu_9649289_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1545_fu_9649299_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1546_fu_9640613_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1548_fu_9640619_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1549_fu_9640629_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1550_fu_9640639_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1552_fu_9640645_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1553_fu_9640655_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1554_fu_9649322_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1555_fu_9649332_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1556_fu_9649342_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1557_fu_9649352_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1558_fu_9649362_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1559_fu_9640661_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1561_fu_9640667_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1562_fu_9640677_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1564_fu_9640683_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1566_fu_9649387_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1567_fu_9649397_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1568_fu_9649407_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1570_fu_9640689_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1571_fu_9649426_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1572_fu_9649436_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1573_fu_9649446_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1574_fu_9640695_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1575_fu_9640701_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1577_fu_9640707_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1578_fu_9640713_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1579_fu_9640723_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1580_fu_9649466_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1582_fu_9640729_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1583_fu_9649485_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1584_fu_9649495_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1585_fu_9649505_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1586_fu_9640735_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1588_fu_9649516_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1589_fu_9649526_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1592_fu_9640741_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1593_fu_9640751_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_100_fu_1512_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_102_fu_1604_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_104_fu_1696_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_106_fu_1788_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_108_fu_1880_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_110_fu_1972_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_112_fu_2064_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_114_fu_2156_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_116_fu_2248_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_118_fu_2340_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_120_fu_2432_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_122_fu_2524_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_124_fu_2616_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_126_fu_2708_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_128_fu_2800_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_130_fu_2892_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_132_fu_2984_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_134_fu_3076_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_136_fu_3168_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_138_fu_3260_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_140_fu_3352_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_142_fu_3444_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_144_fu_3536_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_146_fu_3628_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_148_fu_3720_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_150_fu_3812_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_152_fu_3904_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_154_fu_3996_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_156_fu_4088_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_158_fu_4180_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_160_fu_4272_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_162_fu_4364_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_164_fu_4456_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_166_fu_4548_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_168_fu_4640_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_170_fu_4732_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_172_fu_4824_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_174_fu_4916_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_176_fu_5008_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_178_fu_5100_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_180_fu_5192_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_182_fu_5284_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_184_fu_5376_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_186_fu_5468_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_188_fu_5560_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_190_fu_5652_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_192_fu_5744_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_194_fu_5836_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_196_fu_5928_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_198_fu_6020_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_200_fu_6112_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_202_fu_6204_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_204_fu_6296_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_206_fu_6388_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_208_fu_6480_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_210_fu_6572_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_212_fu_6664_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_214_fu_6756_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_216_fu_6848_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_218_fu_6940_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_220_fu_7032_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_222_fu_7124_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_224_fu_7216_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_226_fu_7308_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_228_fu_7400_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_230_fu_7492_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_232_fu_7584_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_234_fu_7676_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_236_fu_7768_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_238_fu_7860_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_240_fu_7952_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_242_fu_8044_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_244_fu_8136_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_246_fu_8228_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_248_fu_8320_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_250_fu_8412_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_252_fu_8504_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_254_fu_8596_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_256_fu_8688_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_258_fu_8780_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_260_fu_8872_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_262_fu_8964_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_264_fu_9056_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_266_fu_9148_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_268_fu_9240_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_270_fu_9332_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_272_fu_9424_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_274_fu_9516_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_276_fu_9608_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_278_fu_9700_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_280_fu_9792_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_282_fu_9884_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_284_fu_9976_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_286_fu_10068_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_288_fu_10160_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_290_fu_10252_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_292_fu_10344_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_294_fu_10436_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_296_fu_10528_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_298_fu_10620_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_300_fu_10712_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_302_fu_10804_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_304_fu_10896_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_306_fu_10988_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_308_fu_11080_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_310_fu_11172_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_312_fu_11264_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_314_fu_11356_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_316_fu_11448_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_318_fu_11540_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_320_fu_11632_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_322_fu_11724_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_324_fu_11816_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_326_fu_11908_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_328_fu_12000_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_330_fu_12092_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_332_fu_12184_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_334_fu_12276_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_336_fu_12368_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_338_fu_12460_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_340_fu_12552_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_342_fu_12644_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_344_fu_12736_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_346_fu_12828_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_348_fu_12920_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_350_fu_13012_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_352_fu_13104_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_354_fu_13196_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_356_fu_13288_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_358_fu_13380_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_360_fu_13472_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_362_fu_13564_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_364_fu_13656_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_366_fu_13748_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_368_fu_13840_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_370_fu_13932_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_372_fu_14024_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_374_fu_14116_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_376_fu_14208_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_378_fu_14300_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_380_fu_14392_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_382_fu_14484_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_384_fu_14576_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_386_fu_14668_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_388_fu_14760_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_390_fu_14852_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_392_fu_14944_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_394_fu_15036_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_396_fu_15128_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_398_fu_15220_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_400_fu_15312_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_402_fu_15404_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_404_fu_15496_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_406_fu_15588_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_408_fu_15680_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_410_fu_15772_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_412_fu_15864_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_414_fu_15956_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_416_fu_16048_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_418_fu_16140_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_420_fu_16232_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_422_fu_16324_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_424_fu_16416_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_426_fu_16508_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_428_fu_16600_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_430_fu_16692_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_432_fu_16784_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_434_fu_16876_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_436_fu_16968_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_438_fu_17060_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_440_fu_17152_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_442_fu_17244_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_444_fu_17336_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_446_fu_17428_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_448_fu_17520_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_450_fu_17612_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_452_fu_17704_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_454_fu_17796_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_456_fu_17888_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_458_fu_17980_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pointwise_conv_1d_latency_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_fu_2944146_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_fu_2944174_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1239 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1279 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1214 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_1_fu_2944275_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1299 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_2_fu_2944317_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_3_fu_2944349_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1294 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1251 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_1_fu_2944419_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1195 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_fu_2944462_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_7_fu_2944484_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1209 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_2_fu_2944535_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_8_fu_2944561_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_4_fu_2944585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_9_fu_2944601_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_11_fu_2944645_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_5_fu_2952868_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1262 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1202 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_12_fu_2944727_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1275 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_13_fu_2944776_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1197 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_14_fu_2952932_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1230 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1284 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1302 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1183 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1184 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1254 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_19_fu_2952994_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_2953014_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_2953024_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_3_fu_2944897_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_2953053_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_2944903_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_2953065_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_10_fu_2953091_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_11_fu_2944909_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_14_fu_2944915_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_16_fu_2944921_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_18_fu_2944927_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_19_fu_2944937_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_20_fu_2944943_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_25_fu_2953166_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_26_fu_2944961_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_29_fu_2944983_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_30_fu_2953178_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_32_fu_2953194_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_6_fu_2945018_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_2_fu_2945046_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1182 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1297 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1204 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_7_fu_2945147_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1308 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_8_fu_2945189_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_9_fu_2945221_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1167 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1322 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_3_fu_2945291_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1235 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_10_fu_2945334_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_27_fu_2945356_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1166 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_12_fu_2945407_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_28_fu_2945433_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_10_fu_2945457_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_29_fu_2945473_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_31_fu_2945517_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_11_fu_2953245_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1327 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1228 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_32_fu_2945599_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1192 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_33_fu_2945648_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1272 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_34_fu_2953309_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1253 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1277 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1255 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1219 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1185 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1207 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_39_fu_2953371_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_34_fu_2953391_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_35_fu_2953401_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_37_fu_2945769_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_39_fu_2953430_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_40_fu_2945775_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_41_fu_2953442_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_44_fu_2953468_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_45_fu_2945781_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_48_fu_2945787_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_50_fu_2945793_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_52_fu_2945799_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_53_fu_2945809_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_54_fu_2945815_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_59_fu_2953543_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_60_fu_2945833_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_63_fu_2945855_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_64_fu_2953555_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_66_fu_2953571_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_12_fu_2945890_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_4_fu_2945918_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1153 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1261 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1162 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_13_fu_2946019_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1237 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_14_fu_2946061_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_15_fu_2946093_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1211 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1320 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_5_fu_2946163_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1288 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_20_fu_2946206_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_47_fu_2946228_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1221 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_22_fu_2946279_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_48_fu_2946305_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_16_fu_2946329_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_49_fu_2946345_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_51_fu_2946389_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_17_fu_2953622_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1267 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1174 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_52_fu_2946471_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1304 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_53_fu_2946520_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1206 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_54_fu_2953686_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1217 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1238 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1246 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1165 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1310 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1280 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_59_fu_2953748_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_68_fu_2953768_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_69_fu_2953778_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_71_fu_2946641_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_73_fu_2953807_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_74_fu_2946647_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_75_fu_2953819_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_78_fu_2953845_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_79_fu_2946653_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_82_fu_2946659_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_84_fu_2946665_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_86_fu_2946671_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_87_fu_2946681_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_88_fu_2946687_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_93_fu_2953920_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_94_fu_2946705_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_97_fu_2946727_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_98_fu_2953932_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_100_fu_2953948_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_18_fu_2946762_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_6_fu_2946790_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1293 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1181 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1171 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_19_fu_2946891_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1151 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_20_fu_2946933_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_21_fu_2946965_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1222 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1309 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_7_fu_2947035_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1247 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_30_fu_2947078_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_67_fu_2947100_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1164 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_32_fu_2947151_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_68_fu_2947177_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_22_fu_2947201_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_69_fu_2947217_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_71_fu_2947261_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_23_fu_2953999_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1329 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1154 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_72_fu_2947343_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1248 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_73_fu_2947392_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1189 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_74_fu_2954063_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1290 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1168 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1241 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1234 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1176 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1319 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_79_fu_2954125_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_102_fu_2954145_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_103_fu_2954155_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_105_fu_2947513_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_107_fu_2954184_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_108_fu_2947519_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_109_fu_2954196_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_112_fu_2954222_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_113_fu_2947525_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_116_fu_2947531_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_118_fu_2947537_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_120_fu_2947543_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_121_fu_2947553_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_122_fu_2947559_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_127_fu_2954297_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_128_fu_2947577_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_131_fu_2947599_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_132_fu_2954309_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_134_fu_2954325_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_24_fu_2947634_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_8_fu_2947662_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1258 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1278 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1233 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_25_fu_2947763_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1169 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_26_fu_2947805_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_27_fu_2947837_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1295 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1296 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_9_fu_2947907_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1314 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_40_fu_2947950_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_87_fu_2947972_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1208 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_42_fu_2948023_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_88_fu_2948049_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_28_fu_2948073_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_89_fu_2948089_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_91_fu_2948133_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_29_fu_2954376_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1243 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1273 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_92_fu_2948215_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1213 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_93_fu_2948264_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1242 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_94_fu_2954440_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1170 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1250 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1224 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1300 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1231 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1179 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_99_fu_2954502_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_136_fu_2954522_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_137_fu_2954532_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_139_fu_2948385_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_141_fu_2954561_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_142_fu_2948391_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_143_fu_2954573_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_146_fu_2954599_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_147_fu_2948397_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_150_fu_2948403_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_152_fu_2948409_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_154_fu_2948415_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_155_fu_2948425_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_156_fu_2948431_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_161_fu_2954674_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_162_fu_2948449_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_165_fu_2948471_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_166_fu_2954686_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_168_fu_2954702_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_30_fu_2948506_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_10_fu_2948534_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1330 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1328 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1161 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_31_fu_2948635_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1215 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_32_fu_2948677_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_33_fu_2948709_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1281 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1218 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_11_fu_2948779_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1160 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_50_fu_2948822_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_107_fu_2948844_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1324 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_52_fu_2948895_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_108_fu_2948921_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_34_fu_2948945_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_109_fu_2948961_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_111_fu_2949005_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_35_fu_2954753_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1317 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1194 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_112_fu_2949087_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1313 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_113_fu_2949136_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1301 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_114_fu_2954817_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1205 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1303 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1190 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1201 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1316 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1307 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_119_fu_2954879_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_170_fu_2954899_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_171_fu_2954909_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_173_fu_2949257_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_175_fu_2954938_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_176_fu_2949263_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_177_fu_2954950_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_180_fu_2954976_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_181_fu_2949269_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_184_fu_2949275_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_186_fu_2949281_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_188_fu_2949287_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_189_fu_2949297_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_190_fu_2949303_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_195_fu_2955051_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_196_fu_2949321_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_199_fu_2949343_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_200_fu_2955063_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_202_fu_2955079_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_36_fu_2949378_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_12_fu_2949406_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1212 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1260 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1256 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_37_fu_2949507_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1180 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_38_fu_2949549_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_39_fu_2949581_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1236 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1155 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_13_fu_2949651_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1298 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_60_fu_2949694_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_127_fu_2949716_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1199 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_62_fu_2949767_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_128_fu_2949793_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_40_fu_2949817_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_129_fu_2949833_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_131_fu_2949877_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_41_fu_2955130_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1200 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1244 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_132_fu_2949959_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1283 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_133_fu_2950008_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1172 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_134_fu_2955194_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1291 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1315 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1286 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1323 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1186 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1187 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_139_fu_2955256_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_204_fu_2955276_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_205_fu_2955286_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_207_fu_2950129_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_209_fu_2955315_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_210_fu_2950135_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_211_fu_2955327_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_214_fu_2955353_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_215_fu_2950141_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_218_fu_2950147_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_220_fu_2950153_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_222_fu_2950159_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_223_fu_2950169_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_224_fu_2950175_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_229_fu_2955428_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_230_fu_2950193_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_233_fu_2950215_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_234_fu_2955440_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_236_fu_2955456_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_42_fu_2950250_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_14_fu_2950278_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1227 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1156 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1203 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_43_fu_2950379_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1266 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_44_fu_2950421_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_45_fu_2950453_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1311 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1157 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_15_fu_2950523_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1264 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_70_fu_2950566_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_147_fu_2950588_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1210 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_72_fu_2950639_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_148_fu_2950665_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_46_fu_2950689_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_149_fu_2950705_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_151_fu_2950749_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_47_fu_2955507_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1229 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1263 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_152_fu_2950831_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1289 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_153_fu_2950880_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1152 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_154_fu_2955571_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1191 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1274 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1265 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1257 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1198 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1326 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_159_fu_2955633_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_238_fu_2955653_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_239_fu_2955663_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_241_fu_2951001_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_243_fu_2955692_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_244_fu_2951007_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_245_fu_2955704_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_248_fu_2955730_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_249_fu_2951013_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_252_fu_2951019_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_254_fu_2951025_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_256_fu_2951031_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_257_fu_2951041_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_258_fu_2951047_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_263_fu_2955805_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_264_fu_2951065_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_267_fu_2951087_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_268_fu_2955817_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_270_fu_2955833_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_48_fu_2951122_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_16_fu_2951150_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1173 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1225 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1226 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_49_fu_2951251_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1216 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_50_fu_2951293_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_51_fu_2951325_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1245 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1193 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_17_fu_2951395_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1282 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_80_fu_2951438_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_167_fu_2951460_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1163 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_82_fu_2951511_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_168_fu_2951537_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_52_fu_2951561_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_169_fu_2951577_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_171_fu_2951621_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_53_fu_2955884_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1318 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1270 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_172_fu_2951703_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1220 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_173_fu_2951752_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1271 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_174_fu_2955948_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1287 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1177 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1175 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1178 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1269 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1196 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_179_fu_2956010_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_272_fu_2956030_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_273_fu_2956040_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_275_fu_2951873_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_277_fu_2956069_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_278_fu_2951879_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_279_fu_2956081_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_282_fu_2956107_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_283_fu_2951885_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_286_fu_2951891_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_288_fu_2951897_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_290_fu_2951903_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_291_fu_2951913_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_292_fu_2951919_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_297_fu_2956182_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_298_fu_2951937_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_301_fu_2951959_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_302_fu_2956194_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_304_fu_2956210_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_54_fu_2951994_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_18_fu_2952022_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1232 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1259 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1321 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_55_fu_2952123_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1159 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_56_fu_2952165_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_57_fu_2952197_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1285 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1276 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_19_fu_2952267_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1325 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_90_fu_2952310_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_187_fu_2952332_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1240 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_92_fu_2952383_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_188_fu_2952409_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_58_fu_2952433_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_189_fu_2952449_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_191_fu_2952493_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_59_fu_2956261_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1252 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1312 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_192_fu_2952575_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1249 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_193_fu_2952624_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1292 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_194_fu_2956325_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1223 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1268 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1158 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1188 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1305 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1306 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_199_fu_2956387_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_306_fu_2956407_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_307_fu_2956417_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_309_fu_2952745_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_311_fu_2956446_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_312_fu_2952751_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_313_fu_2956458_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_316_fu_2956484_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_317_fu_2952757_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_320_fu_2952763_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_322_fu_2952769_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_324_fu_2952775_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_325_fu_2952785_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_326_fu_2952791_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_331_fu_2956559_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_332_fu_2952809_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_335_fu_2952831_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_336_fu_2956571_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_338_fu_2956587_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1_fu_488_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_3_fu_580_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_5_fu_672_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_7_fu_764_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_9_fu_856_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_11_fu_948_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_13_fu_1040_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_15_fu_1132_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_17_fu_1224_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_19_fu_1316_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_21_fu_1408_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_23_fu_1500_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_25_fu_1592_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_27_fu_1684_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_29_fu_1776_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_31_fu_1868_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_33_fu_1960_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_35_fu_2052_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_37_fu_2144_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_39_fu_2236_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_41_fu_2328_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_43_fu_2420_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_45_fu_2512_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_47_fu_2604_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_49_fu_2696_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_51_fu_2788_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_53_fu_2880_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_55_fu_2972_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_57_fu_3064_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_59_fu_3156_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_61_fu_3248_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_63_fu_3340_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_65_fu_3432_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_67_fu_3524_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_69_fu_3616_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_71_fu_3708_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_73_fu_3800_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_75_fu_3892_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_77_fu_3984_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_79_fu_4076_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_81_fu_4168_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_83_fu_4260_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_85_fu_4352_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_87_fu_4444_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_89_fu_4536_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_91_fu_4628_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_93_fu_4720_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_95_fu_4812_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_97_fu_4904_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_99_fu_4996_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config9_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_fu_170969_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1640 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1719 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1622 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1708 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_fu_171053_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_200_fu_171074_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1668 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_fu_171115_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_60_fu_171151_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1663 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_61_fu_171203_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1637 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_101_fu_171240_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_202_fu_171250_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_20_fu_171266_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1697 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_203_fu_171324_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1750 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_62_fu_171376_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1642 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1649 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_104_fu_171412_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_204_fu_171422_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1660 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1692 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1744 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1704 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1650 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1646 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_63_fu_171564_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1684 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1674 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_21_fu_171615_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1677 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_64_fu_171656_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1748 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1667 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_65_fu_172771_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_22_fu_171720_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_106_fu_171736_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_210_fu_171757_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1641 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_211_fu_172801_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1644 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1747 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_23_fu_171846_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1635 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_213_fu_172857_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_66_fu_171872_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_24_fu_171892_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1670 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1624 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_67_fu_172941_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_110_fu_172961_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_216_fu_172971_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1669 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_25_fu_171944_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1737 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1717 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_218_fu_171992_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1616 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1706 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1683 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1699 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_68_fu_173040_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1743 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_219_fu_173090_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1618 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1685 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_69_fu_173124_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_114_fu_173143_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_221_fu_173153_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_26_fu_173202_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_70_fu_172116_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1734 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1711 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_116_fu_173244_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_222_fu_173254_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1714 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1615 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_71_fu_173291_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_72_fu_173330_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1735 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1751 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_27_fu_173363_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_73_fu_173397_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1651 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1682 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_118_fu_173449_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_225_fu_173470_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_226_fu_173490_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_120_fu_173521_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_227_fu_173531_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_28_fu_173577_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1724 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1627 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1633 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1645 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1688 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1672 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_74_fu_172250_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_75_fu_173674_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1632 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1648 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_29_fu_173712_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1652 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_122_fu_173750_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_231_fu_173764_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1617 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_30_fu_173805_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1619 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_31_fu_173863_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1673 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1681 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_76_fu_173926_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_32_fu_173957_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1694 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1739 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1749 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1636 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1705 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_77_fu_174065_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1695 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_237_fu_174114_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_235_fu_174135_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_236_fu_174151_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1726 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_78_fu_174206_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1746 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_79_fu_174240_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1722 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1638 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_33_fu_174301_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1625 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_34_fu_174361_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1655 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1745 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_239_fu_174435_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_80_fu_174451_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_35_fu_174471_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1701 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1709 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1741 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1725 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_242_fu_174558_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1665 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_36_fu_174606_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_37_fu_174652_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1693 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_130_fu_174693_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_243_fu_174714_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_244_fu_174745_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_245_fu_174769_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_38_fu_174793_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_39_fu_174843_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_81_fu_174878_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1700 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_40_fu_174912_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1623 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_133_fu_174954_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_247_fu_174964_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_135_fu_174988_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_248_fu_175009_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_82_fu_175058_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1742 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_251_fu_175085_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_249_fu_175095_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1639 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_41_fu_175140_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_42_fu_175189_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1702 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_83_fu_175238_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_252_fu_175258_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1736 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_84_fu_175322_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1731 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_85_fu_175363_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_86_fu_175383_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_253_fu_175432_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1707 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_43_fu_175481_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_44_fu_175505_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_45_fu_175548_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_255_fu_175583_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_256_fu_175614_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1740 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1657 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_87_fu_175676_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_88_fu_175696_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_46_fu_175742_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_89_fu_175777_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1679 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1703 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_47_fu_175840_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1656 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1628 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_90_fu_175920_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_48_fu_175966_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1733 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_49_fu_176000_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_261_fu_176055_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1662 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1626 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1689 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1664 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1716 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1675 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1686 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_264_fu_176189_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_50_fu_176228_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_91_fu_176256_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_146_fu_172434_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_265_fu_172455_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1710 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1680 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1718 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1630 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_92_fu_176350_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_148_fu_176381_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_267_fu_176402_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_51_fu_176433_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1658 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_52_fu_176493_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_150_fu_176524_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_268_fu_176534_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_93_fu_176565_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_269_fu_176585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1715 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_94_fu_176619_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_153_fu_176655_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_271_fu_176680_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1671 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_273_fu_176725_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U1629 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_53_fu_176759_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_275_fu_176783_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_95_fu_176829_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_54_fu_176871_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_276_fu_176895_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1712 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1723 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1690 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_55_fu_176984_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_278_fu_177011_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_56_fu_177031_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_96_fu_177055_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1721 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1713 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_57_fu_177112_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1620 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_279_fu_177154_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1634 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1631 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1696 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_97_fu_177198_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_58_fu_177229_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1621 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_160_fu_177289_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_281_fu_177299_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_59_fu_177319_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1643 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_162_fu_177372_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_282_fu_177393_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_283_fu_177424_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1727 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_285_fu_177458_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1653 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1732 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1687 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_98_fu_177531_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_287_fu_177551_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_60_fu_177571_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1738 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_61_fu_177627_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_167_fu_177651_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_288_fu_177672_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1698 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_99_fu_177717_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_100_fu_177737_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_169_fu_177775_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_289_fu_177796_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1666 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1728 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U1647 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_62_fu_177876_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1720 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1691 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1678 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_293_fu_177958_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1654 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_63_fu_177999_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1661 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_295_fu_178048_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_64_fu_179883_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1730 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_173_fu_178101_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_296_fu_178122_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_297_fu_178142_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_65_fu_178165_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1676 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1729 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_300_fu_178247_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_101_fu_178278_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_66_fu_178309_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_301_fu_178325_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln818_102_fu_178356_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE add_ln818_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1659 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_178386_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_340_fu_178396_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_343_fu_178418_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_345_fu_178424_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_347_fu_178430_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_348_fu_178440_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_350_fu_178446_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_351_fu_179957_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_352_fu_178452_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_353_fu_178462_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_354_fu_178472_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_355_fu_179970_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_357_fu_172513_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_358_fu_178481_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_360_fu_172519_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_365_fu_178522_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_367_fu_178528_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_368_fu_178538_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_371_fu_180007_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_372_fu_178560_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_374_fu_178566_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_375_fu_180025_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_377_fu_178572_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_378_fu_178582_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_379_fu_178592_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_380_fu_178598_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_381_fu_180047_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_382_fu_180057_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_383_fu_178604_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_385_fu_178610_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_386_fu_180079_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_388_fu_178616_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_390_fu_172525_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_391_fu_178635_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_393_fu_178655_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_394_fu_178661_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_395_fu_180101_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_396_fu_178667_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_397_fu_180114_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_400_fu_178673_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_403_fu_178679_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_405_fu_178685_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_406_fu_178695_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_407_fu_178705_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_410_fu_172531_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_412_fu_178730_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_413_fu_178736_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_414_fu_178746_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_415_fu_178756_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_416_fu_180157_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_417_fu_178762_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_418_fu_178772_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_421_fu_178794_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_424_fu_180185_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_425_fu_180195_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_426_fu_180205_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_427_fu_178800_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_428_fu_172537_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_430_fu_178819_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_432_fu_178835_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_433_fu_178841_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_434_fu_180220_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_435_fu_180230_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_436_fu_178847_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_437_fu_180243_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_438_fu_178853_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_439_fu_178863_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_440_fu_178873_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_441_fu_180256_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_442_fu_180266_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_443_fu_172543_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_448_fu_178901_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_449_fu_178907_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_450_fu_178917_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_453_fu_178939_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_454_fu_170929_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_455_fu_178948_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_456_fu_180281_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_457_fu_180291_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_459_fu_180303_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_461_fu_178954_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_463_fu_172561_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_465_fu_178979_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_466_fu_180325_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_467_fu_178985_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_469_fu_178991_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_470_fu_180343_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_472_fu_178997_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_474_fu_179003_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_475_fu_179013_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_477_fu_180385_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_478_fu_179019_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_479_fu_179029_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_480_fu_179039_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_481_fu_172567_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_482_fu_179048_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_485_fu_179054_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_486_fu_180412_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_491_fu_179072_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_492_fu_181077_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_493_fu_172573_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_494_fu_179078_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_497_fu_179084_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_498_fu_180458_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_499_fu_179090_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_501_fu_179096_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_502_fu_179106_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_504_fu_179112_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_506_fu_172579_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_507_fu_179130_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_509_fu_179150_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_510_fu_179156_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_511_fu_179162_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_514_fu_179168_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_515_fu_179174_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_516_fu_179184_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_517_fu_180509_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_518_fu_180519_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_520_fu_179190_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_522_fu_179196_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_523_fu_179202_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_524_fu_180546_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_525_fu_180556_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_526_fu_181096_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_527_fu_172585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_528_fu_172595_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_529_fu_179211_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_531_fu_179226_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_533_fu_179242_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_534_fu_180568_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_535_fu_179248_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_537_fu_179254_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_539_fu_180596_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_540_fu_180606_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_544_fu_179272_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_545_fu_179278_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_546_fu_180631_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_547_fu_180641_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_549_fu_172601_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_552_fu_172623_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_553_fu_179290_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_556_fu_179308_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_560_fu_179330_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_562_fu_179336_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_563_fu_179346_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_565_fu_179352_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_566_fu_180694_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_567_fu_179358_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_568_fu_180707_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_569_fu_180717_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_571_fu_172629_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_572_fu_179367_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_574_fu_179383_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_576_fu_179399_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_577_fu_179409_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_578_fu_180739_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_579_fu_179415_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_584_fu_179433_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_585_fu_179443_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_586_fu_179449_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_587_fu_179455_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_588_fu_180776_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_589_fu_180786_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_590_fu_180796_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_591_fu_179461_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_594_fu_179487_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_596_fu_172635_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_598_fu_179512_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_599_fu_179522_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_601_fu_179528_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_602_fu_180817_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_603_fu_179534_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_604_fu_179540_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_605_fu_180833_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_606_fu_180843_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_608_fu_172641_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_613_fu_172647_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_614_fu_179580_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_615_fu_179590_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_616_fu_180862_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_619_fu_170935_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_623_fu_179611_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_624_fu_180892_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_626_fu_172653_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_627_fu_172663_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_628_fu_172669_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_629_fu_179623_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_630_fu_179629_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_637_fu_179659_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_638_fu_179669_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_639_fu_180935_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_640_fu_180945_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_641_fu_172675_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_642_fu_179678_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_644_fu_172681_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_645_fu_179697_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_647_fu_179717_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_648_fu_179723_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_651_fu_180960_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_652_fu_179741_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_653_fu_179747_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_658_fu_179753_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_660_fu_181013_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_464_fu_240_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_466_fu_332_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_468_fu_424_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_470_fu_516_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_472_fu_608_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_474_fu_700_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_476_fu_792_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_478_fu_884_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_480_fu_976_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_482_fu_1068_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_484_fu_1160_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_486_fu_1252_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_488_fu_1344_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_490_fu_1436_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_492_fu_1528_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config12_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1852 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1853 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U1846 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1855 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_304_fu_4858_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1851 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1849 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_fu_4526_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1842 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_306_fu_4563_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1848 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_308_fu_4623_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1854 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U1843 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1850 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1845 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln818_67_fu_4915_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE sub_ln818_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8s_17_1_1_U1856 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_313_fu_4747_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U1847 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U1844 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_4781_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_664_fu_4959_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_665_fu_4969_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_666_fu_4787_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_667_fu_4982_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_670_fu_4793_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_673_fu_4799_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_676_fu_4805_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_677_fu_5049_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_678_fu_4811_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_679_fu_4821_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_680_fu_5062_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_683_fu_4827_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_459_fu_96_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_461_fu_188_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_463_fu_280_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8ns_16_1_1_U1881 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8s_17_1_1_U1879 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_9s_18_1_1_U1880 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_164_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_662_fu_173_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_663_fu_183_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_118_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_135_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sigmoid_table_U SOURCE {} VARIABLE sigmoid_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} btag_nn {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_1_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_2_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_3_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_4_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_5_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_6_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_7_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_8_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_9_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_10_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_11_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_12_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_13_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_14_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_15_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_16_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_17_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_18_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_19_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_20_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_21_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_22_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_23_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_24_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_25_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_26_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_27_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_28_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_29_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_30_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_31_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_32_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_33_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_34_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_35_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_36_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_37_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_38_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_39_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_40_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_41_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_42_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_43_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_44_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_45_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_46_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_47_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_48_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_49_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_50_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_51_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_52_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_53_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_54_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_55_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_56_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_57_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_58_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_59_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_60_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_61_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_62_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_63_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_64_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_65_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_66_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_67_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_68_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_69_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_70_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_71_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_72_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_73_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_74_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_75_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_76_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_77_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_78_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_79_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_80_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_81_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_82_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_83_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_84_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_85_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_86_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_87_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_88_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_89_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_90_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_91_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_92_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_93_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_94_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_95_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_96_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_97_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_98_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_99_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_100_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_101_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_102_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_103_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_104_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_105_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_106_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_107_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_108_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_109_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_110_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_111_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_112_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_113_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_114_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_115_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_116_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_117_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_118_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_119_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_120_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_121_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_122_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_123_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_124_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_125_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_126_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_127_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_128_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_129_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_130_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_131_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_132_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_133_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_134_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_135_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_136_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_137_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_138_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_139_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_140_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_141_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_142_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_143_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_144_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_145_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_146_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_147_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_148_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_149_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_150_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_151_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_152_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_153_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_154_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_155_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_156_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_157_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_158_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_159_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_160_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_161_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_162_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_163_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_164_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_165_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_166_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_167_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_168_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_169_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_170_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_171_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_172_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_173_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_174_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_175_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_176_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_177_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_178_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_179_U SOURCE firmware/btag_nn.cpp:43 VARIABLE layer2_out_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_1_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_2_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_3_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_4_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_5_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_6_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_7_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_8_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_9_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_10_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_11_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_12_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_13_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_14_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_15_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_16_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_17_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_18_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_19_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_20_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_21_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_22_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_23_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_24_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_25_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_26_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_27_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_28_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_29_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_30_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_31_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_32_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_33_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_34_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_35_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_36_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_37_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_38_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_39_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_40_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_41_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_42_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_43_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_44_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_45_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_46_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_47_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_48_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_49_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_50_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_51_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_52_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_53_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_54_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_55_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_56_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_57_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_58_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_59_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_60_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_61_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_62_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_63_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_64_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_65_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_66_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_67_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_68_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_69_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_70_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_71_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_72_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_73_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_74_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_75_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_76_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_77_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_78_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_79_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_80_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_81_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_82_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_83_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_84_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_85_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_86_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_87_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_88_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_89_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_90_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_91_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_92_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_93_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_94_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_95_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_96_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_97_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_98_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_99_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_100_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_101_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_102_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_103_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_104_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_105_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_106_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_107_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_108_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_109_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_110_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_111_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_112_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_113_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_114_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_115_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_116_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_117_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_118_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_119_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_120_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_121_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_122_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_123_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_124_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_125_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_126_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_127_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_128_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_129_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_130_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_131_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_132_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_133_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_134_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_135_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_136_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_137_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_138_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_139_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_140_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_141_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_142_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_143_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_144_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_145_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_146_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_147_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_148_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_149_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_150_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_151_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_152_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_153_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_154_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_155_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_156_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_157_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_158_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_159_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_160_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_161_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_162_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_163_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_164_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_165_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_166_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_167_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_168_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_169_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_170_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_171_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_172_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_173_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_174_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_175_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_176_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_177_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_178_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_179_U SOURCE firmware/btag_nn.cpp:47 VARIABLE layer3_out_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_1_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_2_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_3_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_4_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_5_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_6_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_7_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_8_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_9_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_10_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_11_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_12_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_13_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_14_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_15_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_16_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_17_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_18_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_19_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_20_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_21_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_22_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_23_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_24_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_25_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_26_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_27_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_28_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_29_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_30_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_31_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_32_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_33_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_34_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_35_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_36_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_37_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_38_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_39_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_40_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_41_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_42_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_43_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_44_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_45_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_46_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_47_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_48_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_49_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_50_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_51_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_52_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_53_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_54_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_55_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_56_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_57_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_58_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_59_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_60_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_61_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_62_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_63_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_64_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_65_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_66_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_67_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_68_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_69_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_70_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_71_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_72_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_73_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_74_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_75_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_76_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_77_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_78_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_79_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_80_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_81_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_82_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_83_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_84_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_85_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_86_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_87_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_88_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_89_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_90_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_91_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_92_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_93_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_94_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_95_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_96_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_97_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_98_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_99_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_100_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_101_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_102_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_103_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_104_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_105_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_106_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_107_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_108_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_109_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_110_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_111_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_112_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_113_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_114_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_115_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_116_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_117_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_118_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_119_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_120_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_121_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_122_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_123_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_124_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_125_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_126_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_127_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_128_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_129_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_130_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_131_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_132_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_133_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_134_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_135_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_136_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_137_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_138_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_139_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_140_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_141_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_142_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_143_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_144_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_145_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_146_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_147_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_148_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_149_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_150_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_151_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_152_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_153_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_154_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_155_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_156_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_157_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_158_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_159_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_160_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_161_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_162_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_163_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_164_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_165_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_166_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_167_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_168_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_169_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_170_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_171_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_172_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_173_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_174_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_175_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_176_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_177_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_178_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_179_U SOURCE firmware/btag_nn.cpp:51 VARIABLE layer4_out_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_1_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_2_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_3_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_4_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_5_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_6_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_7_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_8_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_9_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_10_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_11_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_12_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_13_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_14_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_15_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_16_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_17_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_18_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_19_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_20_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_21_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_22_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_23_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_24_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_25_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_26_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_27_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_28_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_29_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_30_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_31_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_32_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_33_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_34_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_35_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_36_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_37_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_38_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_39_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_40_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_41_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_42_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_43_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_44_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_45_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_46_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_47_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_48_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_49_U SOURCE firmware/btag_nn.cpp:55 VARIABLE layer18_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_1_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_2_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_3_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_4_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_5_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_6_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_7_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_8_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_9_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_10_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_11_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_12_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_13_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_14_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_15_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_16_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_17_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_18_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_19_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_20_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_21_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_22_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_23_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_24_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_25_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_26_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_27_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_28_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_29_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_30_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_31_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_32_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_33_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_34_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_35_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_36_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_37_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_38_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_39_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_40_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_41_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_42_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_43_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_44_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_45_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_46_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_47_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_48_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_49_U SOURCE firmware/btag_nn.cpp:59 VARIABLE layer6_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_1_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_2_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_3_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_4_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_5_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_6_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_7_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_8_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_9_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_10_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_11_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_12_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_13_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_14_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_15_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_16_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_17_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_18_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_19_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_20_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_21_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_22_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_23_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_24_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_25_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_26_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_27_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_28_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_29_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_30_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_31_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_32_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_33_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_34_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_35_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_36_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_37_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_38_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_39_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_40_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_41_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_42_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_43_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_44_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_45_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_46_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_47_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_48_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_49_U SOURCE firmware/btag_nn.cpp:63 VARIABLE layer7_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_1_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_2_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_3_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_4_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_5_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_6_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_7_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_8_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_9_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_10_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_11_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_12_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_13_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_14_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_15_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_16_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_17_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_18_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer9_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_1_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_2_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_3_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_4_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_5_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_6_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_7_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_8_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_9_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_10_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_11_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_12_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_13_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_14_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_15_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_16_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_17_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_18_U SOURCE firmware/btag_nn.cpp:72 VARIABLE layer10_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_1_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_2_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_3_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_4_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_5_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_6_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_7_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_8_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_9_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_10_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_11_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_12_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_13_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_14_U SOURCE firmware/btag_nn.cpp:76 VARIABLE layer11_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer12_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_1_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer12_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_2_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer12_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_U SOURCE firmware/btag_nn.cpp:84 VARIABLE layer13_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_1_U SOURCE firmware/btag_nn.cpp:84 VARIABLE layer13_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_2_U SOURCE firmware/btag_nn.cpp:84 VARIABLE layer13_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_U SOURCE firmware/btag_nn.cpp:88 VARIABLE layer14_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_1_U SOURCE firmware/btag_nn.cpp:88 VARIABLE layer14_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_2_U SOURCE firmware/btag_nn.cpp:88 VARIABLE layer14_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer15_out_V_U SOURCE firmware/nnet_utils/nnet_dense.h:41 VARIABLE layer15_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer16_out_V_U SOURCE firmware/btag_nn.cpp:96 VARIABLE layer16_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 0 BRAM 1 URAM 0}} fill_buffer {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s {AREA {DSP 0 BRAM 0 URAM 0}} fill_buffer_1 {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config16_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 3.023 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for btag_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for btag_nn.
Execute         syn_report -model btag_nn -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 433.84 MHz
Command       autosyn done; 206.95 sec.
Command     csynth_design done; 332.23 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 327.8 seconds. CPU system time: 4.99 seconds. Elapsed time: 332.23 seconds; current allocated memory: 2.194 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.62 sec.
