v 4
file . "tb_dp_ram.vhdl" "70d0b7fa3ad68e4e67c43e018a31722c95a3cef9" "20250213125652.125":
  entity tb_dp_ram at 1( 0) + 0 on 71;
  architecture arq_tb of tb_dp_ram at 8( 106) + 0 on 72;
file . "dp_ram.vhdl" "3e3e3a412f34b9b55623a7d2be026c1586d4fa57" "20250213125652.087":
  entity dual_ram at 1( 0) + 0 on 69;
  architecture dual_ram_arch of dual_ram at 19( 453) + 0 on 70;
