// Seed: 574549355
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4
);
  assign id_5 = id_5;
endmodule
