// Seed: 2697173490
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    output wand id_2,
    output supply1 id_3
);
  logic [-1 : -1] id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri id_0
    , id_8,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6
);
  assign id_5 = "" < 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
endmodule
