;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x05
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x20
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x20

/* ISR_PS3 */
ISR_PS3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_PS3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_PS3__INTC_MASK EQU 0x01
ISR_PS3__INTC_NUMBER EQU 0
ISR_PS3__INTC_PRIOR_NUM EQU 7
ISR_PS3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_PS3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_PS3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PS3_IN */
PS3_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
PS3_IN__0__MASK EQU 0x02
PS3_IN__0__PC EQU CYREG_IO_PC_PRT15_PC1
PS3_IN__0__PORT EQU 15
PS3_IN__0__SHIFT EQU 1
PS3_IN__AG EQU CYREG_PRT15_AG
PS3_IN__AMUX EQU CYREG_PRT15_AMUX
PS3_IN__BIE EQU CYREG_PRT15_BIE
PS3_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PS3_IN__BYP EQU CYREG_PRT15_BYP
PS3_IN__CTL EQU CYREG_PRT15_CTL
PS3_IN__DM0 EQU CYREG_PRT15_DM0
PS3_IN__DM1 EQU CYREG_PRT15_DM1
PS3_IN__DM2 EQU CYREG_PRT15_DM2
PS3_IN__DR EQU CYREG_PRT15_DR
PS3_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
PS3_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PS3_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PS3_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
PS3_IN__MASK EQU 0x02
PS3_IN__PORT EQU 15
PS3_IN__PRT EQU CYREG_PRT15_PRT
PS3_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PS3_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PS3_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PS3_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PS3_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PS3_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PS3_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PS3_IN__PS EQU CYREG_PRT15_PS
PS3_IN__SHIFT EQU 1
PS3_IN__SLW EQU CYREG_PRT15_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_IO_PC_PRT15_PC3
Tx_1__0__PORT EQU 15
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT15_AG
Tx_1__AMUX EQU CYREG_PRT15_AMUX
Tx_1__BIE EQU CYREG_PRT15_BIE
Tx_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_1__BYP EQU CYREG_PRT15_BYP
Tx_1__CTL EQU CYREG_PRT15_CTL
Tx_1__DM0 EQU CYREG_PRT15_DM0
Tx_1__DM1 EQU CYREG_PRT15_DM1
Tx_1__DM2 EQU CYREG_PRT15_DM2
Tx_1__DR EQU CYREG_PRT15_DR
Tx_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 15
Tx_1__PRT EQU CYREG_PRT15_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_1__PS EQU CYREG_PRT15_PS
Tx_1__SHIFT EQU 3
Tx_1__SLW EQU CYREG_PRT15_SLW

/* UART_1_BUART */
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

/* UART_1_TXInternalInterrupt */
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_PS3_BUART */
UART_PS3_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_PS3_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_PS3_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_PS3_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_PS3_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_PS3_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_PS3_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_PS3_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_PS3_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_PS3_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_PS3_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_PS3_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_PS3_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_PS3_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_PS3_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_PS3_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_PS3_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_PS3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_PS3_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_PS3_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_PS3_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_PS3_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_PS3_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_PS3_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_PS3_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_PS3_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_PS3_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_PS3_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_PS3_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_PS3_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_PS3_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_PS3_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_PS3_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_PS3_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_PS3_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_PS3_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_PS3_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_PS3_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_PS3_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_PS3_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_PS3_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_PS3_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_PS3_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_PS3_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_PS3_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_PS3_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_PS3_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_PS3_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_PS3_BUART_sRX_RxSts__3__POS EQU 3
UART_PS3_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_PS3_BUART_sRX_RxSts__4__POS EQU 4
UART_PS3_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_PS3_BUART_sRX_RxSts__5__POS EQU 5
UART_PS3_BUART_sRX_RxSts__MASK EQU 0x38
UART_PS3_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_PS3_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_PS3_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_PS3_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_PS3_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_PS3_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_PS3_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

/* UART_PS3_IntClock */
UART_PS3_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_PS3_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_PS3_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_PS3_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_PS3_IntClock__INDEX EQU 0x04
UART_PS3_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_PS3_IntClock__PM_ACT_MSK EQU 0x10
UART_PS3_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_PS3_IntClock__PM_STBY_MSK EQU 0x10

/* high1_1 */
high1_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
high1_1__0__MASK EQU 0x04
high1_1__0__PC EQU CYREG_PRT1_PC2
high1_1__0__PORT EQU 1
high1_1__0__SHIFT EQU 2
high1_1__AG EQU CYREG_PRT1_AG
high1_1__AMUX EQU CYREG_PRT1_AMUX
high1_1__BIE EQU CYREG_PRT1_BIE
high1_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
high1_1__BYP EQU CYREG_PRT1_BYP
high1_1__CTL EQU CYREG_PRT1_CTL
high1_1__DM0 EQU CYREG_PRT1_DM0
high1_1__DM1 EQU CYREG_PRT1_DM1
high1_1__DM2 EQU CYREG_PRT1_DM2
high1_1__DR EQU CYREG_PRT1_DR
high1_1__INP_DIS EQU CYREG_PRT1_INP_DIS
high1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
high1_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
high1_1__LCD_EN EQU CYREG_PRT1_LCD_EN
high1_1__MASK EQU 0x04
high1_1__PORT EQU 1
high1_1__PRT EQU CYREG_PRT1_PRT
high1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
high1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
high1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
high1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
high1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
high1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
high1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
high1_1__PS EQU CYREG_PRT1_PS
high1_1__SHIFT EQU 2
high1_1__SLW EQU CYREG_PRT1_SLW

/* high1_2 */
high1_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
high1_2__0__MASK EQU 0x20
high1_2__0__PC EQU CYREG_PRT1_PC5
high1_2__0__PORT EQU 1
high1_2__0__SHIFT EQU 5
high1_2__AG EQU CYREG_PRT1_AG
high1_2__AMUX EQU CYREG_PRT1_AMUX
high1_2__BIE EQU CYREG_PRT1_BIE
high1_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
high1_2__BYP EQU CYREG_PRT1_BYP
high1_2__CTL EQU CYREG_PRT1_CTL
high1_2__DM0 EQU CYREG_PRT1_DM0
high1_2__DM1 EQU CYREG_PRT1_DM1
high1_2__DM2 EQU CYREG_PRT1_DM2
high1_2__DR EQU CYREG_PRT1_DR
high1_2__INP_DIS EQU CYREG_PRT1_INP_DIS
high1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
high1_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
high1_2__LCD_EN EQU CYREG_PRT1_LCD_EN
high1_2__MASK EQU 0x20
high1_2__PORT EQU 1
high1_2__PRT EQU CYREG_PRT1_PRT
high1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
high1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
high1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
high1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
high1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
high1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
high1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
high1_2__PS EQU CYREG_PRT1_PS
high1_2__SHIFT EQU 5
high1_2__SLW EQU CYREG_PRT1_SLW

/* high2_1 */
high2_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
high2_1__0__MASK EQU 0x80
high2_1__0__PC EQU CYREG_PRT12_PC7
high2_1__0__PORT EQU 12
high2_1__0__SHIFT EQU 7
high2_1__AG EQU CYREG_PRT12_AG
high2_1__BIE EQU CYREG_PRT12_BIE
high2_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
high2_1__BYP EQU CYREG_PRT12_BYP
high2_1__DM0 EQU CYREG_PRT12_DM0
high2_1__DM1 EQU CYREG_PRT12_DM1
high2_1__DM2 EQU CYREG_PRT12_DM2
high2_1__DR EQU CYREG_PRT12_DR
high2_1__INP_DIS EQU CYREG_PRT12_INP_DIS
high2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
high2_1__MASK EQU 0x80
high2_1__PORT EQU 12
high2_1__PRT EQU CYREG_PRT12_PRT
high2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
high2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
high2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
high2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
high2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
high2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
high2_1__PS EQU CYREG_PRT12_PS
high2_1__SHIFT EQU 7
high2_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
high2_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
high2_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
high2_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
high2_1__SLW EQU CYREG_PRT12_SLW

/* high2_2 */
high2_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
high2_2__0__MASK EQU 0x20
high2_2__0__PC EQU CYREG_PRT12_PC5
high2_2__0__PORT EQU 12
high2_2__0__SHIFT EQU 5
high2_2__AG EQU CYREG_PRT12_AG
high2_2__BIE EQU CYREG_PRT12_BIE
high2_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
high2_2__BYP EQU CYREG_PRT12_BYP
high2_2__DM0 EQU CYREG_PRT12_DM0
high2_2__DM1 EQU CYREG_PRT12_DM1
high2_2__DM2 EQU CYREG_PRT12_DM2
high2_2__DR EQU CYREG_PRT12_DR
high2_2__INP_DIS EQU CYREG_PRT12_INP_DIS
high2_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
high2_2__MASK EQU 0x20
high2_2__PORT EQU 12
high2_2__PRT EQU CYREG_PRT12_PRT
high2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
high2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
high2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
high2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
high2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
high2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
high2_2__PS EQU CYREG_PRT12_PS
high2_2__SHIFT EQU 5
high2_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
high2_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
high2_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
high2_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
high2_2__SLW EQU CYREG_PRT12_SLW

/* high3_1 */
high3_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
high3_1__0__MASK EQU 0x08
high3_1__0__PC EQU CYREG_PRT12_PC3
high3_1__0__PORT EQU 12
high3_1__0__SHIFT EQU 3
high3_1__AG EQU CYREG_PRT12_AG
high3_1__BIE EQU CYREG_PRT12_BIE
high3_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
high3_1__BYP EQU CYREG_PRT12_BYP
high3_1__DM0 EQU CYREG_PRT12_DM0
high3_1__DM1 EQU CYREG_PRT12_DM1
high3_1__DM2 EQU CYREG_PRT12_DM2
high3_1__DR EQU CYREG_PRT12_DR
high3_1__INP_DIS EQU CYREG_PRT12_INP_DIS
high3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
high3_1__MASK EQU 0x08
high3_1__PORT EQU 12
high3_1__PRT EQU CYREG_PRT12_PRT
high3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
high3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
high3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
high3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
high3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
high3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
high3_1__PS EQU CYREG_PRT12_PS
high3_1__SHIFT EQU 3
high3_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
high3_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
high3_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
high3_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
high3_1__SLW EQU CYREG_PRT12_SLW

/* high3_2 */
high3_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
high3_2__0__MASK EQU 0x02
high3_2__0__PC EQU CYREG_PRT12_PC1
high3_2__0__PORT EQU 12
high3_2__0__SHIFT EQU 1
high3_2__AG EQU CYREG_PRT12_AG
high3_2__BIE EQU CYREG_PRT12_BIE
high3_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
high3_2__BYP EQU CYREG_PRT12_BYP
high3_2__DM0 EQU CYREG_PRT12_DM0
high3_2__DM1 EQU CYREG_PRT12_DM1
high3_2__DM2 EQU CYREG_PRT12_DM2
high3_2__DR EQU CYREG_PRT12_DR
high3_2__INP_DIS EQU CYREG_PRT12_INP_DIS
high3_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
high3_2__MASK EQU 0x02
high3_2__PORT EQU 12
high3_2__PRT EQU CYREG_PRT12_PRT
high3_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
high3_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
high3_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
high3_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
high3_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
high3_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
high3_2__PS EQU CYREG_PRT12_PS
high3_2__SHIFT EQU 1
high3_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
high3_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
high3_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
high3_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
high3_2__SLW EQU CYREG_PRT12_SLW

/* isr1 */
isr1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr1__INTC_MASK EQU 0x04
isr1__INTC_NUMBER EQU 2
isr1__INTC_PRIOR_NUM EQU 7
isr1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* led */
led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
led__0__MASK EQU 0x02
led__0__PC EQU CYREG_PRT2_PC1
led__0__PORT EQU 2
led__0__SHIFT EQU 1
led__AG EQU CYREG_PRT2_AG
led__AMUX EQU CYREG_PRT2_AMUX
led__BIE EQU CYREG_PRT2_BIE
led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led__BYP EQU CYREG_PRT2_BYP
led__CTL EQU CYREG_PRT2_CTL
led__DM0 EQU CYREG_PRT2_DM0
led__DM1 EQU CYREG_PRT2_DM1
led__DM2 EQU CYREG_PRT2_DM2
led__DR EQU CYREG_PRT2_DR
led__INP_DIS EQU CYREG_PRT2_INP_DIS
led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led__LCD_EN EQU CYREG_PRT2_LCD_EN
led__MASK EQU 0x02
led__PORT EQU 2
led__PRT EQU CYREG_PRT2_PRT
led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led__PS EQU CYREG_PRT2_PS
led__SHIFT EQU 1
led__SLW EQU CYREG_PRT2_SLW

/* low1_1 */
low1_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
low1_1__0__MASK EQU 0x01
low1_1__0__PC EQU CYREG_PRT12_PC0
low1_1__0__PORT EQU 12
low1_1__0__SHIFT EQU 0
low1_1__AG EQU CYREG_PRT12_AG
low1_1__BIE EQU CYREG_PRT12_BIE
low1_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
low1_1__BYP EQU CYREG_PRT12_BYP
low1_1__DM0 EQU CYREG_PRT12_DM0
low1_1__DM1 EQU CYREG_PRT12_DM1
low1_1__DM2 EQU CYREG_PRT12_DM2
low1_1__DR EQU CYREG_PRT12_DR
low1_1__INP_DIS EQU CYREG_PRT12_INP_DIS
low1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
low1_1__MASK EQU 0x01
low1_1__PORT EQU 12
low1_1__PRT EQU CYREG_PRT12_PRT
low1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
low1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
low1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
low1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
low1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
low1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
low1_1__PS EQU CYREG_PRT12_PS
low1_1__SHIFT EQU 0
low1_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
low1_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
low1_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
low1_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
low1_1__SLW EQU CYREG_PRT12_SLW

/* low1_2 */
low1_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
low1_2__0__MASK EQU 0x20
low1_2__0__PC EQU CYREG_PRT2_PC5
low1_2__0__PORT EQU 2
low1_2__0__SHIFT EQU 5
low1_2__AG EQU CYREG_PRT2_AG
low1_2__AMUX EQU CYREG_PRT2_AMUX
low1_2__BIE EQU CYREG_PRT2_BIE
low1_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
low1_2__BYP EQU CYREG_PRT2_BYP
low1_2__CTL EQU CYREG_PRT2_CTL
low1_2__DM0 EQU CYREG_PRT2_DM0
low1_2__DM1 EQU CYREG_PRT2_DM1
low1_2__DM2 EQU CYREG_PRT2_DM2
low1_2__DR EQU CYREG_PRT2_DR
low1_2__INP_DIS EQU CYREG_PRT2_INP_DIS
low1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
low1_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
low1_2__LCD_EN EQU CYREG_PRT2_LCD_EN
low1_2__MASK EQU 0x20
low1_2__PORT EQU 2
low1_2__PRT EQU CYREG_PRT2_PRT
low1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
low1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
low1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
low1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
low1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
low1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
low1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
low1_2__PS EQU CYREG_PRT2_PS
low1_2__SHIFT EQU 5
low1_2__SLW EQU CYREG_PRT2_SLW

/* low2_1 */
low2_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
low2_1__0__MASK EQU 0x80
low2_1__0__PC EQU CYREG_PRT2_PC7
low2_1__0__PORT EQU 2
low2_1__0__SHIFT EQU 7
low2_1__AG EQU CYREG_PRT2_AG
low2_1__AMUX EQU CYREG_PRT2_AMUX
low2_1__BIE EQU CYREG_PRT2_BIE
low2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
low2_1__BYP EQU CYREG_PRT2_BYP
low2_1__CTL EQU CYREG_PRT2_CTL
low2_1__DM0 EQU CYREG_PRT2_DM0
low2_1__DM1 EQU CYREG_PRT2_DM1
low2_1__DM2 EQU CYREG_PRT2_DM2
low2_1__DR EQU CYREG_PRT2_DR
low2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
low2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
low2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
low2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
low2_1__MASK EQU 0x80
low2_1__PORT EQU 2
low2_1__PRT EQU CYREG_PRT2_PRT
low2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
low2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
low2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
low2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
low2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
low2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
low2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
low2_1__PS EQU CYREG_PRT2_PS
low2_1__SHIFT EQU 7
low2_1__SLW EQU CYREG_PRT2_SLW

/* low2_2 */
low2_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
low2_2__0__MASK EQU 0x40
low2_2__0__PC EQU CYREG_PRT12_PC6
low2_2__0__PORT EQU 12
low2_2__0__SHIFT EQU 6
low2_2__AG EQU CYREG_PRT12_AG
low2_2__BIE EQU CYREG_PRT12_BIE
low2_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
low2_2__BYP EQU CYREG_PRT12_BYP
low2_2__DM0 EQU CYREG_PRT12_DM0
low2_2__DM1 EQU CYREG_PRT12_DM1
low2_2__DM2 EQU CYREG_PRT12_DM2
low2_2__DR EQU CYREG_PRT12_DR
low2_2__INP_DIS EQU CYREG_PRT12_INP_DIS
low2_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
low2_2__MASK EQU 0x40
low2_2__PORT EQU 12
low2_2__PRT EQU CYREG_PRT12_PRT
low2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
low2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
low2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
low2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
low2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
low2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
low2_2__PS EQU CYREG_PRT12_PS
low2_2__SHIFT EQU 6
low2_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
low2_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
low2_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
low2_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
low2_2__SLW EQU CYREG_PRT12_SLW

/* low3_1 */
low3_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
low3_1__0__MASK EQU 0x10
low3_1__0__PC EQU CYREG_PRT12_PC4
low3_1__0__PORT EQU 12
low3_1__0__SHIFT EQU 4
low3_1__AG EQU CYREG_PRT12_AG
low3_1__BIE EQU CYREG_PRT12_BIE
low3_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
low3_1__BYP EQU CYREG_PRT12_BYP
low3_1__DM0 EQU CYREG_PRT12_DM0
low3_1__DM1 EQU CYREG_PRT12_DM1
low3_1__DM2 EQU CYREG_PRT12_DM2
low3_1__DR EQU CYREG_PRT12_DR
low3_1__INP_DIS EQU CYREG_PRT12_INP_DIS
low3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
low3_1__MASK EQU 0x10
low3_1__PORT EQU 12
low3_1__PRT EQU CYREG_PRT12_PRT
low3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
low3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
low3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
low3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
low3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
low3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
low3_1__PS EQU CYREG_PRT12_PS
low3_1__SHIFT EQU 4
low3_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
low3_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
low3_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
low3_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
low3_1__SLW EQU CYREG_PRT12_SLW

/* low3_2 */
low3_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
low3_2__0__MASK EQU 0x04
low3_2__0__PC EQU CYREG_PRT12_PC2
low3_2__0__PORT EQU 12
low3_2__0__SHIFT EQU 2
low3_2__AG EQU CYREG_PRT12_AG
low3_2__BIE EQU CYREG_PRT12_BIE
low3_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
low3_2__BYP EQU CYREG_PRT12_BYP
low3_2__DM0 EQU CYREG_PRT12_DM0
low3_2__DM1 EQU CYREG_PRT12_DM1
low3_2__DM2 EQU CYREG_PRT12_DM2
low3_2__DR EQU CYREG_PRT12_DR
low3_2__INP_DIS EQU CYREG_PRT12_INP_DIS
low3_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
low3_2__MASK EQU 0x04
low3_2__PORT EQU 12
low3_2__PRT EQU CYREG_PRT12_PRT
low3_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
low3_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
low3_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
low3_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
low3_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
low3_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
low3_2__PS EQU CYREG_PRT12_PS
low3_2__SHIFT EQU 2
low3_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
low3_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
low3_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
low3_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
low3_2__SLW EQU CYREG_PRT12_SLW

/* motor1 */
motor1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
motor1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
motor1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
motor1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
motor1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
motor1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
motor1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
motor1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
motor1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
motor1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
motor1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
motor1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
motor1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
motor1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
motor1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
motor1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
motor1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
motor1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
motor1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
motor1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
motor1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
motor1_PWMUDB_genblk8_stsreg__0__POS EQU 0
motor1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
motor1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
motor1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
motor1_PWMUDB_genblk8_stsreg__2__POS EQU 2
motor1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
motor1_PWMUDB_genblk8_stsreg__3__POS EQU 3
motor1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
motor1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
motor1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
motor1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motor1_PWMUDB_sDB255_deadbandcounterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motor1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
motor1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
motor1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
motor1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
motor1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
motor1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
motor1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
motor1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
motor1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
motor1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
motor1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
motor1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
motor1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
motor1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
motor1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
motor1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
motor1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
motor1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
motor1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* motor2 */
motor2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
motor2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
motor2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
motor2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
motor2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
motor2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
motor2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
motor2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
motor2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
motor2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
motor2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
motor2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
motor2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
motor2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
motor2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
motor2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
motor2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
motor2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
motor2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
motor2_PWMUDB_genblk8_stsreg__0__POS EQU 0
motor2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
motor2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
motor2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
motor2_PWMUDB_genblk8_stsreg__2__POS EQU 2
motor2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
motor2_PWMUDB_genblk8_stsreg__3__POS EQU 3
motor2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
motor2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
motor2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
motor2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
motor2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
motor2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
motor2_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
motor2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
motor2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
motor2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
motor2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
motor2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
motor2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
motor2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
motor2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
motor2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
motor2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
motor2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
motor2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
motor2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
motor2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
motor2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
motor2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
motor2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
motor2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* motor3 */
motor3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
motor3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
motor3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
motor3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
motor3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
motor3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
motor3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
motor3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
motor3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
motor3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
motor3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
motor3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
motor3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
motor3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
motor3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
motor3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
motor3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
motor3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
motor3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
motor3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
motor3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
motor3_PWMUDB_genblk8_stsreg__0__POS EQU 0
motor3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
motor3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
motor3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
motor3_PWMUDB_genblk8_stsreg__2__POS EQU 2
motor3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
motor3_PWMUDB_genblk8_stsreg__3__POS EQU 3
motor3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
motor3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
motor3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
motor3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
motor3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
motor3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
motor3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
motor3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
motor3_PWMUDB_sDB255_deadbandcounterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
motor3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
motor3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
motor3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
motor3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
motor3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
motor3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
motor3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
motor3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
motor3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
motor3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
motor3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
motor3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
motor3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
motor3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
motor3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
motor3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
motor3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1

/* reverse_1 */
reverse_1_Sync_ctrl_reg__0__MASK EQU 0x01
reverse_1_Sync_ctrl_reg__0__POS EQU 0
reverse_1_Sync_ctrl_reg__1__MASK EQU 0x02
reverse_1_Sync_ctrl_reg__1__POS EQU 1
reverse_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
reverse_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
reverse_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
reverse_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
reverse_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
reverse_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
reverse_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
reverse_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
reverse_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
reverse_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
reverse_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
reverse_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
reverse_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
reverse_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
reverse_1_Sync_ctrl_reg__MASK EQU 0x03
reverse_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
reverse_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
reverse_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* reverse_2 */
reverse_2_Sync_ctrl_reg__0__MASK EQU 0x01
reverse_2_Sync_ctrl_reg__0__POS EQU 0
reverse_2_Sync_ctrl_reg__1__MASK EQU 0x02
reverse_2_Sync_ctrl_reg__1__POS EQU 1
reverse_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
reverse_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
reverse_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
reverse_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
reverse_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
reverse_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
reverse_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
reverse_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
reverse_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
reverse_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
reverse_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
reverse_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
reverse_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
reverse_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
reverse_2_Sync_ctrl_reg__MASK EQU 0x03
reverse_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
reverse_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
reverse_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* reverse_3 */
reverse_3_Sync_ctrl_reg__0__MASK EQU 0x01
reverse_3_Sync_ctrl_reg__0__POS EQU 0
reverse_3_Sync_ctrl_reg__1__MASK EQU 0x02
reverse_3_Sync_ctrl_reg__1__POS EQU 1
reverse_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
reverse_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
reverse_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
reverse_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
reverse_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
reverse_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
reverse_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
reverse_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
reverse_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
reverse_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
reverse_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
reverse_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
reverse_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
reverse_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
reverse_3_Sync_ctrl_reg__MASK EQU 0x03
reverse_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
reverse_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
reverse_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
