Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 10:46:30 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (555)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1086)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (555)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1086)
---------------------------------------------------
 There are 1086 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.074       -2.999                      3                 1156        0.132        0.000                      0                 1156        4.500        0.000                       0                   620  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.074       -2.999                      3                 1142        0.132        0.000                      0                 1142        4.500        0.000                       0                   620  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.232        0.000                      0                   14        0.935        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.074ns,  Total Violation       -2.999ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.074ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.481ns  (logic 4.275ns (40.788%)  route 6.206ns (59.212%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X50Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.698     6.290    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.414 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.299     6.713    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.837 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.592     7.429    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.553 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.553    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.954 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.068 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.077    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.411 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.899     9.310    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y26         LUT4 (Prop_lut4_I1_O)        0.303     9.613 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.613    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.163 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.163    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.497 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.575    11.073    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.303    11.376 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.376    u_Text_display/u_Text_score/data_reg_i_24[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.926 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          0.784    12.710    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  u_Text_display/u_Text_score/u_font/data_reg_i_31_comp/O
                         net (fo=5, routed)           0.915    13.748    u_Text_display/u_Text_score/u_font/hundreds0__263[3]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=2, routed)           0.416    14.288    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.412 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.415    14.827    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.951 r  u_Text_display/u_Text_score/u_font/data_reg_i_2_comp/O
                         net (fo=1, routed)           0.604    15.555    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                 -1.074    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 4.275ns (41.225%)  route 6.095ns (58.775%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X50Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.698     6.290    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.414 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.299     6.713    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.837 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.592     7.429    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.553 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.553    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.954 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.068 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.077    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.411 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.899     9.310    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y26         LUT4 (Prop_lut4_I1_O)        0.303     9.613 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.613    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.163 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.163    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.497 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.575    11.073    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.303    11.376 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.376    u_Text_display/u_Text_score/data_reg_i_24[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.926 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          0.784    12.710    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  u_Text_display/u_Text_score/u_font/data_reg_i_31_comp/O
                         net (fo=5, routed)           0.915    13.748    u_Text_display/u_Text_score/u_font/hundreds0__263[3]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=2, routed)           0.446    14.319    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.443 r  u_Text_display/u_Text_score/u_font/data_reg_i_12/O
                         net (fo=1, routed)           0.302    14.744    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.868 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.576    15.444    u_Text_display/u_Text_score/u_font/data_reg_1[6]
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -15.444    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 4.275ns (41.226%)  route 6.095ns (58.774%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X50Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.698     6.290    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.414 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.299     6.713    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.837 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.592     7.429    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.553 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.553    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.954 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.068 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.077    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.411 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.899     9.310    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y26         LUT4 (Prop_lut4_I1_O)        0.303     9.613 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.613    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.163 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.163    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.497 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.575    11.073    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.303    11.376 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.376    u_Text_display/u_Text_score/data_reg_i_24[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.926 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          0.784    12.710    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  u_Text_display/u_Text_score/u_font/data_reg_i_31_comp/O
                         net (fo=5, routed)           0.915    13.748    u_Text_display/u_Text_score/u_font/hundreds0__263[3]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=2, routed)           0.416    14.288    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.412 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.318    14.730    u_game/u_FlagGame/data_reg
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.854 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.590    15.444    u_Text_display/u_Text_score/u_font/data_reg_1[5]
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -15.444    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 4.027ns (44.765%)  route 4.969ns (55.235%))
  Logic Levels:           13  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X50Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.698     6.290    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.414 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.299     6.713    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.837 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.592     7.429    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.553 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.553    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.954 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.068 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.077    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.411 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.899     9.310    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X48Y26         LUT4 (Prop_lut4_I1_O)        0.303     9.613 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.613    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.163 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.163    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.497 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[1]
                         net (fo=3, routed)           0.575    11.073    u_game/u_FlagGame/hundreds0__75_carry__1[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.303    11.376 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.376    u_Text_display/u_Text_score/data_reg_i_24[1]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.926 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=10, routed)          0.663    12.589    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.124    12.713 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=2, routed)           0.502    13.215    u_game/u_FlagGame/data_reg_8
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    13.339 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.731    14.070    u_Text_display/u_Text_score/u_font/data_reg_1[4]
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.482    14.823    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y11         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.481    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.917ns (44.242%)  route 4.937ns (55.758%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.604     5.125    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8_n_1
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.451     9.938    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8_n_67
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.062 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           1.073    11.135    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[1]
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.259 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=2, routed)           0.582    11.841    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.965 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.433    12.398    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.522 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.581    13.104    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.124    13.228 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.751    13.978    u_game/u_color_find/red_flag_U_count
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X43Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/red_flag_U_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.917ns (44.242%)  route 4.937ns (55.758%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.604     5.125    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8_n_1
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.451     9.938    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8_n_67
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.062 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           1.073    11.135    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[1]
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.259 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=2, routed)           0.582    11.841    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.965 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.433    12.398    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.522 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.581    13.104    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.124    13.228 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.751    13.978    u_game/u_color_find/red_flag_U_count
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[1]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X43Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/red_flag_U_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.917ns (44.242%)  route 4.937ns (55.758%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.604     5.125    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8_n_1
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.451     9.938    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8_n_67
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.062 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           1.073    11.135    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[1]
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.259 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=2, routed)           0.582    11.841    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.965 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.433    12.398    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.522 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.581    13.104    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.124    13.228 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.751    13.978    u_game/u_color_find/red_flag_U_count
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X43Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/red_flag_U_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.917ns (44.242%)  route 4.937ns (55.758%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.604     5.125    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8_n_1
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.451     9.938    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8_n_67
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.062 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           1.073    11.135    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[1]
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.259 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=2, routed)           0.582    11.841    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.965 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.433    12.398    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.522 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.581    13.104    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.124    13.228 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.751    13.978    u_game/u_color_find/red_flag_U_count
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    u_game/u_color_find/clk
    SLICE_X43Y22         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X43Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/red_flag_U_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 3.917ns (44.353%)  route 4.914ns (55.647%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.604     5.125    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8_n_1
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.451     9.938    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8_n_67
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.062 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           1.073    11.135    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[1]
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.259 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=2, routed)           0.582    11.841    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.965 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.433    12.398    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.522 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.581    13.104    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.124    13.228 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.728    13.956    u_game/u_color_find/red_flag_U_count
    SLICE_X43Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.430    14.771    u_game/u_color_find/clk
    SLICE_X43Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[10]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.719    u_game/u_color_find/red_flag_U_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.956    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 3.917ns (44.353%)  route 4.914ns (55.647%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.604     5.125    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8_n_1
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.451     9.938    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8_n_67
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.062 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           1.073    11.135    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[1]
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.259 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=2, routed)           0.582    11.841    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.965 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.433    12.398    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.522 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.581    13.104    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.124    13.228 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.728    13.956    u_game/u_color_find/red_flag_U_count
    SLICE_X43Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.430    14.771    u_game/u_color_find/clk
    SLICE_X43Y24         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[11]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.719    u_game/u_color_find/red_flag_U_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.956    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.564     1.447    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X43Y47         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_sys_counter/count_reg[28]/Q
                         net (fo=2, routed)           0.087     1.675    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][28]
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.048     1.723 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[12]_i_1/O
                         net (fo=1, routed)           0.000     1.723    u_game/u_PRNG/u_xorshift/D[12]
    SLICE_X42Y47         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y47         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[12]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.131     1.591    u_game/u_PRNG/u_xorshift/z_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_game/u_Flag_cmd/flag_cmd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/temp_CMD_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_Flag_cmd/clk
    SLICE_X43Y35         FDCE                                         r  u_game/u_Flag_cmd/flag_cmd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_game/u_Flag_cmd/flag_cmd_reg[3]/Q
                         net (fo=1, routed)           0.091     1.674    u_game/u_FlagGame/temp_CMD_reg[3]_2[3]
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.048     1.722 r  u_game/u_FlagGame/temp_CMD[3]_i_2/O
                         net (fo=1, routed)           0.000     1.722    u_game/u_FlagGame/temp_CMD[3]_i_2_n_0
    SLICE_X42Y35         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.828     1.955    u_game/u_FlagGame/clk
    SLICE_X42Y35         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.131     1.586    u_game/u_FlagGame/temp_CMD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.564     1.447    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X43Y47         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_sys_counter/count_reg[28]/Q
                         net (fo=2, routed)           0.087     1.675    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][28]
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.720 r  u_game/u_PRNG/u_ButtonPushTimeCounter/x[12]_i_1/O
                         net (fo=1, routed)           0.000     1.720    u_game/u_PRNG/u_xorshift/x_reg[15]_0[12]
    SLICE_X42Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[12]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.120     1.580    u_game/u_PRNG/u_xorshift/x_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.563     1.446    u_game/u_PRNG/u_ButtonPushTimeCounter/clk
    SLICE_X36Y45         FDRE                                         r  u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q
                         net (fo=3, routed)           0.076     1.664    u_game/u_PRNG/u_ButtonPushTimeCounter/d0
    SLICE_X36Y45         FDRE                                         r  u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.832     1.959    u_game/u_PRNG/u_ButtonPushTimeCounter/clk
    SLICE_X36Y45         FDRE                                         r  u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.075     1.521    u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.563     1.446    u_game/u_PRNG/u_xorshift/clk
    SLICE_X39Y43         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_xorshift/x_reg[5]/Q
                         net (fo=3, routed)           0.099     1.686    u_game/u_PRNG/u_xorshift/x[5]
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.731 r  u_game/u_PRNG/u_xorshift/w[16]_i_1/O
                         net (fo=1, routed)           0.000     1.731    u_game/u_PRNG/u_xorshift/w[16]_i_1_n_0
    SLICE_X38Y43         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X38Y43         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[16]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y43         FDCE (Hold_fdce_C_D)         0.120     1.579    u_game/u_PRNG/u_xorshift/w_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.732%)  route 0.108ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.563     1.446    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X41Y44         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_sys_counter/temp_reg[17]/Q
                         net (fo=2, routed)           0.108     1.695    u_game/u_PRNG/u_sys_counter/temp_reg[17]
    SLICE_X42Y43         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.833     1.960    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X42Y43         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[17]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.076     1.538    u_game/u_PRNG/u_sys_counter/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.712%)  route 0.115ns (38.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.563     1.446    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X40Y44         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_sys_counter/count_reg[15]/Q
                         net (fo=2, routed)           0.115     1.703    u_game/u_PRNG/u_xorshift/w_reg[15]_1[15]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  u_game/u_PRNG/u_xorshift/w[15]_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_game/u_PRNG/u_xorshift/w[15]_i_1_n_0
    SLICE_X42Y45         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y45         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[15]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X42Y45         FDPE (Hold_fdpe_C_D)         0.120     1.582    u_game/u_PRNG/u_xorshift/w_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_game/u_GAMEOVER_edge/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_sound_card/music/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_GAMEOVER_edge/clk
    SLICE_X37Y36         FDRE                                         r  u_game/u_GAMEOVER_edge/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u_game/u_GAMEOVER_edge/D1_reg/Q
                         net (fo=5, routed)           0.121     1.704    u_game/u_sound_card/music/D1
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.749 r  u_game/u_sound_card/music/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    u_game/u_sound_card/music/state[0]_i_1__0_n_0
    SLICE_X38Y36         FDCE                                         r  u_game/u_sound_card/music/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.827     1.954    u_game/u_sound_card/music/clk
    SLICE_X38Y36         FDCE                                         r  u_game/u_sound_card/music/state_reg[0]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.121     1.578    u_game/u_sound_card/music/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_game/u_GAMEOVER_edge/D1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_sound_card/music/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_GAMEOVER_edge/clk
    SLICE_X37Y36         FDRE                                         r  u_game/u_GAMEOVER_edge/D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u_game/u_GAMEOVER_edge/D1_reg/Q
                         net (fo=5, routed)           0.121     1.704    u_game/u_sound_card/music/D1
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  u_game/u_sound_card/music/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    u_game/u_sound_card/music/state[1]_i_1__0_n_0
    SLICE_X38Y36         FDCE                                         r  u_game/u_sound_card/music/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.827     1.954    u_game/u_sound_card/music/clk
    SLICE_X38Y36         FDCE                                         r  u_game/u_sound_card/music/state_reg[1]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.121     1.578    u_game/u_sound_card/music/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/x_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.563     1.446    u_game/u_PRNG/u_xorshift/clk
    SLICE_X39Y44         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_xorshift/x_reg[29]/Q
                         net (fo=2, routed)           0.122     1.709    u_game/u_PRNG/u_xorshift/x[29]
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  u_game/u_PRNG/u_xorshift/w[21]_i_1/O
                         net (fo=1, routed)           0.000     1.754    u_game/u_PRNG/u_xorshift/w[21]_i_1_n_0
    SLICE_X38Y45         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X38Y45         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[21]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDPE (Hold_fdpe_C_D)         0.121     1.583    u_game/u_PRNG/u_xorshift/w_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44  u_game/u_PRNG/u_ButtonPushTimeCounter/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44  u_game/u_PRNG/u_ButtonPushTimeCounter/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44  u_game/u_PRNG/u_ButtonPushTimeCounter/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y45  u_game/u_PRNG/u_ButtonPushTimeCounter/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y45  u_game/u_PRNG/u_ButtonPushTimeCounter/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y45  u_game/u_PRNG/u_ButtonPushTimeCounter/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y45  u_game/u_PRNG/u_ButtonPushTimeCounter/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y30  u_game/u_color_find/USER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y27  u_game/u_color_find/USER_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y22  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y22  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y27  u_game/u_color_find/blue_flag_D_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y29  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.606ns (19.798%)  route 2.455ns (80.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.971     8.140    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X53Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.629    14.372    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.606ns (19.798%)  route 2.455ns (80.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.971     8.140    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X53Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.629    14.372    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.606ns (20.504%)  route 2.350ns (79.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.866     8.035    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.436    14.777    u_game/u_FlagGame/clk
    SLICE_X48Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y23         FDCE (Recov_fdce_C_CLR)     -0.629    14.373    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.606ns (20.362%)  route 2.370ns (79.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.887     8.055    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X50Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDCE (Recov_fdce_C_CLR)     -0.543    14.460    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.606ns (21.515%)  route 2.211ns (78.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.727     7.896    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X48Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y22         FDCE (Recov_fdce_C_CLR)     -0.629    14.374    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.606ns (21.609%)  route 2.198ns (78.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.715     7.884    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X50Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y24         FDCE (Recov_fdce_C_CLR)     -0.543    14.458    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.606ns (21.609%)  route 2.198ns (78.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.715     7.884    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X50Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y24         FDCE (Recov_fdce_C_CLR)     -0.543    14.458    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.606ns (21.609%)  route 2.198ns (78.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.715     7.884    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X50Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y24         FDCE (Recov_fdce_C_CLR)     -0.543    14.458    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.606ns (22.625%)  route 2.072ns (77.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.589     7.758    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X51Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDCE (Recov_fdce_C_CLR)     -0.629    14.372    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.606ns (25.679%)  route 1.754ns (74.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.558     5.079    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.535 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.483     6.019    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     6.169 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.270     7.439    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X51Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X51Y23         FDCE (Recov_fdce_C_CLR)     -0.629    14.374    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  6.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.189ns (23.674%)  route 0.609ns (76.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.495     2.239    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X48Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X48Y24         FDCE (Remov_fdce_C_CLR)     -0.165     1.304    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.189ns (23.674%)  route 0.609ns (76.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.495     2.239    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X48Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X48Y24         FDCE (Remov_fdce_C_CLR)     -0.165     1.304    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.189ns (21.364%)  route 0.696ns (78.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.581     2.326    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X50Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X50Y23         FDCE (Remov_fdce_C_CLR)     -0.140     1.331    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.189ns (21.364%)  route 0.696ns (78.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.581     2.326    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X50Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X50Y23         FDCE (Remov_fdce_C_CLR)     -0.140     1.331    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.189ns (21.364%)  route 0.696ns (78.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.581     2.326    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X51Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.165     1.306    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.189ns (19.030%)  route 0.804ns (80.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.690     2.434    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X51Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X51Y25         FDCE (Remov_fdce_C_CLR)     -0.165     1.305    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.189ns (17.963%)  route 0.863ns (82.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.749     2.493    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X50Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.140     1.330    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.189ns (17.963%)  route 0.863ns (82.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.749     2.493    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X50Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.140     1.330    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.189ns (17.963%)  route 0.863ns (82.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.749     2.493    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X50Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.140     1.330    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.189ns (17.857%)  route 0.869ns (82.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.558     1.441    u_game/u_FlagGame/clk
    SLICE_X43Y33         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.114     1.696    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.744 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.755     2.500    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.823     1.950    u_game/u_FlagGame/clk
    SLICE_X48Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X48Y22         FDCE (Remov_fdce_C_CLR)     -0.165     1.307    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.192    





