#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Nov  3 12:48:03 2015
# Process ID: 23278
# Current directory: /home/splebuty/Documents/SmartCam/ov7670
# Command line: vivado
# Log file: /home/splebuty/Documents/SmartCam/ov7670/vivado.log
# Journal file: /home/splebuty/Documents/SmartCam/ov7670/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 5880.359 ; gain = 89.961 ; free physical = 610 ; free virtual = 10534
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/clocking.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/debounce.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/dual_framebuffer.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/dual_framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/framebuffer.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/framebuffer2.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/framebuffer2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/i2c_sender.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_capture.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_capture.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_controller.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_registers.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_registers.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_top.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/tb_i2c_sender.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/tb_i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/tb_ov7670_top.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/tb_ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/vga.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/vga.vhd:1]
[Tue Nov  3 12:49:17 2015] Launched synth_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2
[Tue Nov  3 12:50:20 2015] Launched impl_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov  3 12:52:45 2015] Launched impl_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:24:25
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248690417
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248690417
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248690417
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248690417
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/clocking.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/debounce.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/dual_framebuffer.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/dual_framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/framebuffer.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/framebuffer2.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/framebuffer2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/i2c_sender.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_capture.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_capture.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_controller.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_registers.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_registers.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_top.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/tb_i2c_sender.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/tb_i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/tb_ov7670_top.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/tb_ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/vga.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/vga.vhd:1]
[Tue Nov  3 12:59:26 2015] Launched synth_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2
[Tue Nov  3 13:00:24 2015] Launched impl_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov  3 13:02:47 2015] Launched impl_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248690417
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/clocking.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/debounce.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/dual_framebuffer.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/dual_framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/framebuffer.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/framebuffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/framebuffer2.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/framebuffer2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/i2c_sender.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_capture.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_capture.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_controller.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_registers.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_registers.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/ov7670_top.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/sync.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/tb_i2c_sender.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/tb_i2c_sender.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/tb_ov7670_top.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/tb_ov7670_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/splebuty/Documents/SmartCam/ov7670/vga.vhd" into library xil_defaultlib [/home/splebuty/Documents/SmartCam/ov7670/vga.vhd:1]
[Tue Nov  3 13:10:16 2015] Launched synth_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2
[Tue Nov  3 13:11:12 2015] Launched impl_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov  3 13:13:35 2015] Launched impl_2...
Run output will be captured here: /home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/splebuty/Documents/SmartCam/ov7670/project_1/project_1.runs/impl_2/ov7670_top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248690417
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 14:08:08 2015...
