set_property SRC_FILE_INFO {cfile:c:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3.xdc rfile:../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_sys]] 0.1
