0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sim_1/imports/ARMV_8Proccessor-master/Processor_TF.v,1591981403,verilog,,,,Processor_TF,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/ALU.v,1590436170,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Adder_Base.v,,ALU,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Adder_Base.v,1590436170,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Adder_Pri.v,,Adder_Base,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Adder_Pri.v,1590436170,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Control_Unit.v,,Adder_Pri,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Control_Unit.v,1590863990,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Data_Memory.v,,Control_Unit,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Data_Memory.v,1590868774,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Instruction_Memory.v,,Data_Memory,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Instruction_Memory.v,1590863059,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Processor.v,,Instruction_Memory,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Processor.v,1590777184,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Program_Counter.v,,Processor,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Program_Counter.v,1590436170,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Register_File.v,,Program_Counter,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Register_File.v,1590436170,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Sign_Extend.v,,Register_File,,,,,,,,
C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sources_1/imports/ARMV_8Proccessor-master - copia/Sign_Extend.v,1590865072,verilog,,C:/Users/usuario/Documents/Arquitectura de Computadores/ProyectoProcesador/ARMv-8Processor/ARMv-8Processor.srcs/sim_1/imports/ARMV_8Proccessor-master/Processor_TF.v,,Sign_Extend,,,,,,,,
