Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PulseWidthModulator_behav xil_defaultlib.tb_PulseWidthModulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4Stream_UART_v1_0_S00_AXIS_TX [axi4stream_uart_v1_0_s00_axis_tx...]
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture rtl of entity xil_defaultlib.UART_Engine [\UART_Engine(baud_rate=115200,cl...]
Compiling architecture behavioral of entity xil_defaultlib.UART_Manager [\UART_Manager(uart_baud_rate=115...]
Compiling architecture implementation of entity xil_defaultlib.AXI4Stream_UART_v1_0_M00_AXIS_RX [axi4stream_uart_v1_0_m00_axis_rx...]
Compiling architecture arch_imp of entity xil_defaultlib.AXI4Stream_UART_v1_0 [axi4stream_uart_v1_0_default]
Compiling architecture design_1_axi4stream_uart_0_0_arch of entity xil_defaultlib.design_1_AXI4Stream_UART_0_0 [design_1_axi4stream_uart_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.lw_spi_master [\lw_spi_master(c_clkfreq=1000000...]
Compiling architecture behavioral of entity xil_defaultlib.axis_lw_spi_master [\axis_lw_spi_master(c_sclkfreq=6...]
Compiling architecture behavioral of entity xil_defaultlib.ipi_axis_lw_spi_master [\ipi_axis_lw_spi_master(c_sclkfr...]
Compiling architecture design_1_axi4stream_spi_master_0_0_arch of entity xil_defaultlib.design_1_axi4stream_spi_master_0_0 [design_1_axi4stream_spi_master_0...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.digilent_jstk2 [digilent_jstk2_default]
Compiling architecture design_1_digilent_jstk2_0_0_arch of entity xil_defaultlib.design_1_digilent_jstk2_0_0 [design_1_digilent_jstk2_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.jstk_uart_bridge [jstk_uart_bridge_default]
Compiling architecture design_1_jstk_uart_bridge_0_0_arch of entity xil_defaultlib.design_1_jstk_uart_bridge_0_0 [design_1_jstk_uart_bridge_0_0_de...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pulsewidthmodulator
Built simulation snapshot tb_PulseWidthModulator_behav
