Analysis & Synthesis report for ChipInterface
Sun Apr  2 23:27:42 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|currState
 11. State Machine - |ChipInterface|Echo:main|LaserTransmitter:transmit|currState
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram
 17. Source assignments for Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram
 18. Parameter Settings for User Entity Instance: Echo:main|LaserTransmitter:transmit|Register:laser_data
 19. Parameter Settings for User Entity Instance: Echo:main|LaserTransmitter:transmit|Counter:bit_count
 20. Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Counter:counter_divided
 21. Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Counter:num_bits
 22. Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Counter:majority_vote1
 23. Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1
 24. Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Register:data1
 25. Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Register:data_valid_reg
 26. Parameter Settings for User Entity Instance: Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component
 27. Parameter Settings for User Entity Instance: Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: Echo:main|Register:recently_received_reg
 29. Parameter Settings for User Entity Instance: Echo:main|ClockDivider:clock_12_5|Counter:count
 30. scfifo Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "Echo:main|ClockDivider:clock_12_5|Counter:count"
 32. Port Connectivity Checks: "Echo:main|ClockDivider:clock_12_5"
 33. Port Connectivity Checks: "Echo:main|Register:recently_received_reg"
 34. Port Connectivity Checks: "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue"
 35. Port Connectivity Checks: "Echo:main|FTDI_Interface:ftdi_if"
 36. Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Register:data_valid_reg"
 37. Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Register:data1"
 38. Port Connectivity Checks: "Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1"
 39. Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Counter:majority_vote1"
 40. Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Counter:num_bits"
 41. Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Counter:counter_divided"
 42. Port Connectivity Checks: "Echo:main|LaserTransmitter:transmit|Counter:bit_count"
 43. Port Connectivity Checks: "Echo:main|LaserTransmitter:transmit|Register:laser_data"
 44. Port Connectivity Checks: "Echo:main|LaserTransmitter:transmit"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr  2 23:27:42 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; ChipInterface                                  ;
; Top-level Entity Name           ; ChipInterface                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 115                                            ;
; Total pins                      ; 147                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 16,384                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; ChipInterface      ; ChipInterface      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../fpga/ClockDivider.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ClockDivider.sv             ;         ;
; ../fpga/Laser.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv                    ;         ;
; ChipInterface.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv       ;         ;
; ../fpga/ftdi.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ftdi.sv                     ;         ;
; ../fpga/library.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv                  ;         ;
; Echo.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/Echo.sv                ;         ;
; fifo_1k.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/fifo_1k.v              ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf                    ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_regfifo.inc                 ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_dpfifo.inc                  ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_i2fifo.inc                  ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fffifo.inc                  ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_f2fifo.inc                  ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                ;         ;
; db/scfifo_qbf1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/scfifo_qbf1.tdf     ;         ;
; db/a_dpfifo_86d1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_dpfifo_86d1.tdf   ;         ;
; db/a_fefifo_jaf.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_fefifo_jaf.tdf    ;         ;
; db/cntr_ai7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/cntr_ai7.tdf        ;         ;
; db/altsyncram_ntu1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/altsyncram_ntu1.tdf ;         ;
; db/cntr_uhb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/cntr_uhb.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 80             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 144            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 10             ;
;     -- 5 input functions                    ; 11             ;
;     -- 4 input functions                    ; 25             ;
;     -- <=3 input functions                  ; 98             ;
;                                             ;                ;
; Dedicated logic registers                   ; 115            ;
;                                             ;                ;
; I/O pins                                    ; 147            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 16384          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 131            ;
; Total fan-out                               ; 1537           ;
; Average fan-out                             ; 2.40           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                      ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |ChipInterface                                 ; 144 (1)             ; 115 (0)                   ; 16384             ; 0          ; 147  ; 0            ; |ChipInterface                                                                                                                                                                           ; ChipInterface     ; work         ;
;    |BCDtoSevenSegment:laser2_0|                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|BCDtoSevenSegment:laser2_0                                                                                                                                                ; BCDtoSevenSegment ; work         ;
;    |BCDtoSevenSegment:laser2_1|                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|BCDtoSevenSegment:laser2_1                                                                                                                                                ; BCDtoSevenSegment ; work         ;
;    |Echo:main|                                 ; 129 (9)             ; 115 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main                                                                                                                                                                 ; Echo              ; work         ;
;       |FTDI_Interface:ftdi_if|                 ; 89 (9)              ; 71 (7)                    ; 16384             ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if                                                                                                                                          ; FTDI_Interface    ; work         ;
;          |fifo_1k:read_queue|                  ; 40 (0)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue                                                                                                                       ; fifo_1k           ; work         ;
;             |scfifo:scfifo_component|          ; 40 (0)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component                                                                                               ; scfifo            ; work         ;
;                |scfifo_qbf1:auto_generated|    ; 40 (0)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated                                                                    ; scfifo_qbf1       ; work         ;
;                   |a_dpfifo_86d1:dpfifo|       ; 40 (2)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo                                               ; a_dpfifo_86d1     ; work         ;
;                      |a_fefifo_jaf:fifo_state| ; 18 (8)              ; 12 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|a_fefifo_jaf:fifo_state                       ; a_fefifo_jaf      ; work         ;
;                         |cntr_ai7:count_usedw| ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|a_fefifo_jaf:fifo_state|cntr_ai7:count_usedw  ; cntr_ai7          ; work         ;
;                      |altsyncram_ntu1:FIFOram| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram                       ; altsyncram_ntu1   ; work         ;
;                      |cntr_uhb:rd_ptr_count|   ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|cntr_uhb:rd_ptr_count                         ; cntr_uhb          ; work         ;
;                      |cntr_uhb:wr_ptr|         ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|cntr_uhb:wr_ptr                               ; cntr_uhb          ; work         ;
;          |fifo_1k:write_queue|                 ; 40 (0)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue                                                                                                                      ; fifo_1k           ; work         ;
;             |scfifo:scfifo_component|          ; 40 (0)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component                                                                                              ; scfifo            ; work         ;
;                |scfifo_qbf1:auto_generated|    ; 40 (0)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated                                                                   ; scfifo_qbf1       ; work         ;
;                   |a_dpfifo_86d1:dpfifo|       ; 40 (2)              ; 32 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo                                              ; a_dpfifo_86d1     ; work         ;
;                      |a_fefifo_jaf:fifo_state| ; 18 (8)              ; 12 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|a_fefifo_jaf:fifo_state                      ; a_fefifo_jaf      ; work         ;
;                         |cntr_ai7:count_usedw| ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|a_fefifo_jaf:fifo_state|cntr_ai7:count_usedw ; cntr_ai7          ; work         ;
;                      |altsyncram_ntu1:FIFOram| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram                      ; altsyncram_ntu1   ; work         ;
;                      |cntr_uhb:rd_ptr_count|   ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|cntr_uhb:rd_ptr_count                        ; cntr_uhb          ; work         ;
;                      |cntr_uhb:wr_ptr|         ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|cntr_uhb:wr_ptr                              ; cntr_uhb          ; work         ;
;       |LaserReceiver:receive|                  ; 31 (11)             ; 36 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|LaserReceiver:receive                                                                                                                                           ; LaserReceiver     ; work         ;
;          |Counter:counter_divided|             ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|LaserReceiver:receive|Counter:counter_divided                                                                                                                   ; Counter           ; work         ;
;          |Counter:majority_vote1|              ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|LaserReceiver:receive|Counter:majority_vote1                                                                                                                    ; Counter           ; work         ;
;          |Counter:num_bits|                    ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|LaserReceiver:receive|Counter:num_bits                                                                                                                          ; Counter           ; work         ;
;          |Register:data1|                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|LaserReceiver:receive|Register:data1                                                                                                                            ; Register          ; work         ;
;          |Register:data_valid_reg|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|LaserReceiver:receive|Register:data_valid_reg                                                                                                                   ; Register          ; work         ;
;          |ShiftRegister:data_shift1|           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1                                                                                                                 ; ShiftRegister     ; work         ;
;       |Register:recently_received_reg|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ChipInterface|Echo:main|Register:recently_received_reg                                                                                                                                  ; Register          ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                            ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue  ; fifo_1k.v       ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue ; fifo_1k.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ChipInterface|Echo:main|FTDI_Interface:ftdi_if|currState                                                                              ;
+---------------------+-----------------+-----------------+-----------------+------------------+------------------+---------------------+----------------+
; Name                ; currState.READ3 ; currState.READ2 ; currState.READ1 ; currState.WRITE2 ; currState.WRITE1 ; currState.SET_WRITE ; currState.WAIT ;
+---------------------+-----------------+-----------------+-----------------+------------------+------------------+---------------------+----------------+
; currState.WAIT      ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                   ; 0              ;
; currState.SET_WRITE ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                   ; 1              ;
; currState.WRITE1    ; 0               ; 0               ; 0               ; 0                ; 1                ; 0                   ; 1              ;
; currState.WRITE2    ; 0               ; 0               ; 0               ; 1                ; 0                ; 0                   ; 1              ;
; currState.READ1     ; 0               ; 0               ; 1               ; 0                ; 0                ; 0                   ; 1              ;
; currState.READ2     ; 0               ; 1               ; 0               ; 0                ; 0                ; 0                   ; 1              ;
; currState.READ3     ; 1               ; 0               ; 0               ; 0                ; 0                ; 0                   ; 1              ;
+---------------------+-----------------+-----------------+-----------------+------------------+------------------+---------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |ChipInterface|Echo:main|LaserTransmitter:transmit|currState ;
+----------------+----------------+----------------+---------------------------+
; Name           ; currState.WAIT ; currState.DONE ; currState.SEND            ;
+----------------+----------------+----------------+---------------------------+
; currState.WAIT ; 0              ; 0              ; 0                         ;
; currState.SEND ; 1              ; 0              ; 1                         ;
; currState.DONE ; 1              ; 1              ; 0                         ;
+----------------+----------------+----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+------------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                            ;
+------------------------------------------------------------------+---------------------------------------------------------------+
; Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1|Q[0,1] ; Lost fanout                                                   ;
; Echo:main|LaserTransmitter:transmit|currState.WAIT               ; Lost fanout                                                   ;
; Echo:main|FTDI_Interface:ftdi_if|currState~4                     ; Lost fanout                                                   ;
; Echo:main|FTDI_Interface:ftdi_if|currState~5                     ; Lost fanout                                                   ;
; Echo:main|FTDI_Interface:ftdi_if|currState~6                     ; Lost fanout                                                   ;
; Echo:main|LaserTransmitter:transmit|currState.SEND               ; Stuck at GND due to stuck port data_in                        ;
; Echo:main|LaserTransmitter:transmit|Counter:bit_count|Q[0..3]    ; Stuck at GND due to stuck port clock_enable                   ;
; Echo:main|LaserTransmitter:transmit|currState.DONE               ; Stuck at GND due to stuck port data_in                        ;
; Echo:main|ClockDivider:clock_12_5|clk_divided                    ; Lost fanout                                                   ;
; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[0..7]          ; Lost fanout                                                   ;
; Echo:main|LaserReceiver:receive|currState.WAIT                   ; Merged with Echo:main|LaserReceiver:receive|currState.RECEIVE ;
; Total Number of Removed Registers = 22                           ;                                                               ;
+------------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+----------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                  ; Reason for Removal        ; Registers Removed due to This Register                         ;
+----------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Echo:main|ClockDivider:clock_12_5|clk_divided                  ; Lost Fanouts              ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[7],          ;
;                                                                ;                           ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[6],          ;
;                                                                ;                           ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[5],          ;
;                                                                ;                           ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[4],          ;
;                                                                ;                           ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[3],          ;
;                                                                ;                           ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[2],          ;
;                                                                ;                           ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[1],          ;
;                                                                ;                           ; Echo:main|ClockDivider:clock_12_5|Counter:count|Q[0]           ;
; Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1|Q[0] ; Lost Fanouts              ; Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1|Q[1] ;
; Echo:main|LaserTransmitter:transmit|currState.SEND             ; Stuck at GND              ; Echo:main|LaserTransmitter:transmit|currState.DONE             ;
;                                                                ; due to stuck port data_in ;                                                                ;
+----------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 115   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 115   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ChipInterface|Echo:main|LaserReceiver:receive|Counter:num_bits|Q[7]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ChipInterface|Echo:main|LaserReceiver:receive|Counter:majority_vote1|Q[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserTransmitter:transmit|Register:laser_data ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserTransmitter:transmit|Counter:bit_count ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Counter:counter_divided ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Counter:num_bits ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Counter:majority_vote1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Register:data1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|LaserReceiver:receive|Register:data_valid_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_qbf1 ; Untyped                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                    ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                    ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                           ;
; CBXI_PARAMETER          ; scfifo_qbf1 ; Untyped                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|Register:recently_received_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:main|ClockDivider:clock_12_5|Counter:count ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                              ;
+----------------------------+------------------------------------------------------------------------------+
; Name                       ; Value                                                                        ;
+----------------------------+------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                            ;
; Entity Instance            ; Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                 ;
;     -- lpm_width           ; 8                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                          ;
;     -- USE_EAB             ; ON                                                                           ;
; Entity Instance            ; Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                 ;
;     -- lpm_width           ; 8                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                          ;
;     -- USE_EAB             ; ON                                                                           ;
+----------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|ClockDivider:clock_12_5|Counter:count" ;
+---------+-------+----------+------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                        ;
+---------+-------+----------+------------------------------------------------+
; D[7..1] ; Input ; Info     ; Stuck at GND                                   ;
; D[0]    ; Input ; Info     ; Stuck at VCC                                   ;
; clear   ; Input ; Info     ; Stuck at GND                                   ;
; up      ; Input ; Info     ; Stuck at VCC                                   ;
+---------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|ClockDivider:clock_12_5" ;
+---------------+-------+----------+----------------------------+
; Port          ; Type  ; Severity ; Details                    ;
+---------------+-------+----------+----------------------------+
; en            ; Input ; Info     ; Stuck at VCC               ;
; divider[7..3] ; Input ; Info     ; Stuck at GND               ;
; divider[1..0] ; Input ; Info     ; Stuck at GND               ;
; divider[2]    ; Input ; Info     ; Stuck at VCC               ;
+---------------+-------+----------+----------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|Register:recently_received_reg" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:write_queue" ;
+-------+--------+----------+------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                              ;
+-------+--------+----------+------------------------------------------------------+
; usedw ; Output ; Info     ; Explicitly unconnected                               ;
+-------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|FTDI_Interface:ftdi_if"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clear     ; Input  ; Info     ; Stuck at GND                                                                        ;
; rdq_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrq_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qsize     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Register:data_valid_reg" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Register:data1"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; clear ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; left ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Counter:majority_vote1"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; D    ; Input  ; Info     ; Stuck at GND                                                                        ;
; load ; Input  ; Info     ; Stuck at GND                                                                        ;
; up   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Counter:num_bits" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                       ;
; load ; Input ; Info     ; Stuck at GND                                       ;
; up   ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserReceiver:receive|Counter:counter_divided" ;
+---------+-------+----------+--------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                ;
+---------+-------+----------+--------------------------------------------------------+
; D[7..1] ; Input ; Info     ; Stuck at GND                                           ;
; D[0]    ; Input ; Info     ; Stuck at VCC                                           ;
; clear   ; Input ; Info     ; Stuck at GND                                           ;
; up      ; Input ; Info     ; Stuck at VCC                                           ;
+---------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserTransmitter:transmit|Counter:bit_count" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; D     ; Input ; Info     ; Stuck at GND                                           ;
; clear ; Input ; Info     ; Stuck at GND                                           ;
; load  ; Input ; Info     ; Stuck at GND                                           ;
; up    ; Input ; Info     ; Stuck at VCC                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserTransmitter:transmit|Register:laser_data"                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; clear ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Echo:main|LaserTransmitter:transmit" ;
+------------+-------+----------+---------------------------------+
; Port       ; Type  ; Severity ; Details                         ;
+------------+-------+----------+---------------------------------+
; data_ready ; Input ; Info     ; Explicitly unconnected          ;
+------------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 115                         ;
;     CLR               ; 13                          ;
;     CLR SLD           ; 8                           ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 2                           ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 148                         ;
;     arith             ; 76                          ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 19                          ;
;     normal            ; 72                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 25                          ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 147                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.70                        ;
; Average LUT depth     ; 1.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Apr  2 23:27:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/anjua/documents/18-500 ece capstone/laserdrop/fpga/clockdivider.sv
    Info (12023): Found entity 1: ClockDivider File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ClockDivider.sv Line: 4
Info (12021): Found 5 design units, including 5 entities, in source file /users/anjua/documents/18-500 ece capstone/laserdrop/fpga/laser.sv
    Info (12023): Found entity 1: LaserDrop File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 30
    Info (12023): Found entity 2: LaserTransmitter File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 518
    Info (12023): Found entity 3: LaserTransmitter_DEPRICATED File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 600
    Info (12023): Found entity 4: LaserReceiver File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 699
    Info (12023): Found entity 5: LaserReceiver_DEPRICATED File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 825
Info (12021): Found 2 design units, including 2 entities, in source file chipinterface.sv
    Info (12023): Found entity 1: ChipInterface File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 6
    Info (12023): Found entity 2: BCDtoSevenSegment File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file /users/anjua/documents/18-500 ece capstone/laserdrop/fpga/ftdi.sv
    Info (12023): Found entity 1: FTDI_Interface File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ftdi.sv Line: 4
Info (12021): Found 13 design units, including 13 entities, in source file /users/anjua/documents/18-500 ece capstone/laserdrop/fpga/library.sv
    Info (12023): Found entity 1: MagComp File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 6
    Info (12023): Found entity 2: Adder File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 18
    Info (12023): Found entity 3: Multiplexer File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 31
    Info (12023): Found entity 4: Mux2to1 File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 44
    Info (12023): Found entity 5: Decoder File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 55
    Info (12023): Found entity 6: Register File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 71
    Info (12023): Found entity 7: Counter File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 88
    Info (12023): Found entity 8: ShiftRegister File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 110
    Info (12023): Found entity 9: BarrelShiftRegister File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 128
    Info (12023): Found entity 10: LaserDropQueue File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 152
    Info (12023): Found entity 11: EchoQueue File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 188
    Info (12023): Found entity 12: ByteMultiplexer File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 229
    Info (12023): Found entity 13: Memory File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/library.sv Line: 241
Info (12021): Found 1 design units, including 1 entities, in source file echo.sv
    Info (12023): Found entity 1: Echo File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/Echo.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo_1k.v
    Info (12023): Found entity 1: fifo_1k File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/fifo_1k.v Line: 40
Info (12127): Elaborating entity "ChipInterface" for the top level hierarchy
Warning (10034): Output port "LEDR[17..10]" at ChipInterface.sv(10) has no driver File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
Warning (10034): Output port "LEDR[7..6]" at ChipInterface.sv(10) has no driver File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
Info (12128): Elaborating entity "Echo" for hierarchy "Echo:main" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 109
Warning (10034): Output port "hex1" at Echo.sv(9) has no driver File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/Echo.sv Line: 9
Info (12128): Elaborating entity "LaserTransmitter" for hierarchy "Echo:main|LaserTransmitter:transmit" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/Echo.sv Line: 25
Info (12128): Elaborating entity "Register" for hierarchy "Echo:main|LaserTransmitter:transmit|Register:laser_data" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 538
Info (12128): Elaborating entity "Counter" for hierarchy "Echo:main|LaserTransmitter:transmit|Counter:bit_count" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 554
Info (12128): Elaborating entity "LaserReceiver" for hierarchy "Echo:main|LaserReceiver:receive" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/Echo.sv Line: 34
Warning (10270): Verilog HDL Case Statement warning at Laser.sv(803): incomplete case statement has no default case item File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 803
Info (10018): Can't recognize finite state machine "currState" because it has a complex reset state
Info (12128): Elaborating entity "Counter" for hierarchy "Echo:main|LaserReceiver:receive|Counter:counter_divided" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 726
Info (12128): Elaborating entity "Counter" for hierarchy "Echo:main|LaserReceiver:receive|Counter:majority_vote1" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 761
Info (12128): Elaborating entity "ShiftRegister" for hierarchy "Echo:main|LaserReceiver:receive|ShiftRegister:data_shift1" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 770
Info (12128): Elaborating entity "Register" for hierarchy "Echo:main|LaserReceiver:receive|Register:data1" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 779
Info (12128): Elaborating entity "Register" for hierarchy "Echo:main|LaserReceiver:receive|Register:data_valid_reg" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 788
Info (12128): Elaborating entity "FTDI_Interface" for hierarchy "Echo:main|FTDI_Interface:ftdi_if" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/Echo.sv Line: 74
Warning (10270): Verilog HDL Case Statement warning at ftdi.sv(53): incomplete case statement has no default case item File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ftdi.sv Line: 53
Info (10264): Verilog HDL Case Statement information at ftdi.sv(53): all case item expressions in this case statement are onehot File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ftdi.sv Line: 53
Info (12128): Elaborating entity "fifo_1k" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ftdi.sv Line: 30
Info (12128): Elaborating entity "scfifo" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/fifo_1k.v Line: 85
Info (12130): Elaborated megafunction instantiation "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/fifo_1k.v Line: 85
Info (12133): Instantiated megafunction "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component" with the following parameter: File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/fifo_1k.v Line: 85
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_qbf1.tdf
    Info (12023): Found entity 1: scfifo_qbf1 File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/scfifo_qbf1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_qbf1" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_86d1.tdf
    Info (12023): Found entity 1: a_dpfifo_86d1 File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_dpfifo_86d1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_86d1" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/scfifo_qbf1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf
    Info (12023): Found entity 1: a_fefifo_jaf File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_fefifo_jaf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_jaf" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|a_fefifo_jaf:fifo_state" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_dpfifo_86d1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf
    Info (12023): Found entity 1: cntr_ai7 File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/cntr_ai7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ai7" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|a_fefifo_jaf:fifo_state|cntr_ai7:count_usedw" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_fefifo_jaf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntu1.tdf
    Info (12023): Found entity 1: altsyncram_ntu1 File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/altsyncram_ntu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ntu1" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|altsyncram_ntu1:FIFOram" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_dpfifo_86d1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf
    Info (12023): Found entity 1: cntr_uhb File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/cntr_uhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_uhb" for hierarchy "Echo:main|FTDI_Interface:ftdi_if|fifo_1k:read_queue|scfifo:scfifo_component|scfifo_qbf1:auto_generated|a_dpfifo_86d1:dpfifo|cntr_uhb:rd_ptr_count" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/db/a_dpfifo_86d1.tdf Line: 45
Info (12128): Elaborating entity "ClockDivider" for hierarchy "Echo:main|ClockDivider:clock_12_5" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/Echo.sv Line: 91
Warning (10036): Verilog HDL or VHDL warning at ClockDivider.sv(9): object "count_en" assigned a value but never read File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ClockDivider.sv Line: 9
Critical Warning (10237): Verilog HDL warning at ClockDivider.sv(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ClockDivider.sv Line: 27
Info (12128): Elaborating entity "Counter" for hierarchy "Echo:main|ClockDivider:clock_12_5|Counter:count" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/ClockDivider.sv Line: 24
Info (12128): Elaborating entity "BCDtoSevenSegment" for hierarchy "BCDtoSevenSegment:laser1_1" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 114
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver. File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver. File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[22]" and its non-tri-state driver. File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver. File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[30]" and its non-tri-state driver. File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[16]" is fed by GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13033): The pin "GPIO_0[18]" is fed by GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13033): The pin "GPIO_0[20]" is fed by GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Echo:main|LaserReceiver:receive|currState.RECEIVE" is converted into an equivalent circuit using register "Echo:main|LaserReceiver:receive|currState.RECEIVE~_emulated" and latch "Echo:main|LaserReceiver:receive|currState.RECEIVE~1" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga/Laser.sv Line: 707
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[13]~synth" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13010): Node "GPIO_0[15]~synth" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13010): Node "GPIO_0[22]~synth" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13010): Node "GPIO_0[24]~synth" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
    Warning (13010): Node "GPIO_0[30]~synth" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 12
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 11
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LEDR[8]" driven by bidirectional pin "GPIO_0[26]" cannot be tri-stated File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
Warning (14632): Output pin "LEDR[9]" driven by bidirectional pin "GPIO_0[32]" cannot be tri-stated File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 10
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 8
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 9
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 9
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.sv Line: 9
Info (21057): Implemented 335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 172 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Sun Apr  2 23:27:42 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/anjua/Documents/18-500 ECE Capstone/LaserDrop/fpga_echo/ChipInterface.map.smsg.


