Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Tue Jan 20 17:44:40 2026
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_utilization -file hdmi_phy_wrapper_utilization_placed.rpt -pb hdmi_phy_wrapper_utilization_placed.pb
| Design       : hdmi_phy_wrapper
| Device       : xcau15p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                | 1519 |     0 |          0 |     77760 |  1.95 |
|   LUT as Logic          | 1519 |     0 |          0 |     77760 |  1.95 |
|   LUT as Memory         |    0 |     0 |          0 |     40320 |  0.00 |
| CLB Registers           | 3291 |     0 |          0 |    155520 |  2.12 |
|   Register as Flip Flop | 3291 |     0 |          0 |    155520 |  2.12 |
|   Register as Latch     |    0 |     0 |          0 |    155520 |  0.00 |
| CARRY8                  |  115 |     0 |          0 |      9720 |  1.18 |
| F7 Muxes                |    1 |     0 |          0 |     38880 | <0.01 |
| F8 Muxes                |    0 |     0 |          0 |     19440 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |      9720 |  0.00 |
| Unique Control Sets     |  217 |       |          0 |     19440 |  1.12 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.
** Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 120   |          Yes |           - |          Set |
| 290   |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 2833  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  578 |     0 |          0 |      9720 |  5.95 |
|   CLBL                                     |  272 |     0 |            |           |       |
|   CLBM                                     |  306 |     0 |            |           |       |
| LUT as Logic                               | 1519 |     0 |          0 |     77760 |  1.95 |
|   using O5 output only                     |   64 |       |            |           |       |
|   using O6 output only                     |  976 |       |            |           |       |
|   using O5 and O6                          |  479 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     40320 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 3291 |     0 |          0 |    155520 |  2.12 |
|   Register driven from within the CLB      | 1305 |       |            |           |       |
|   Register driven from outside the CLB     | 1986 |       |            |           |       |
|     LUT in front of the register is unused | 1761 |       |            |           |       |
|     LUT in front of the register is used   |  225 |       |            |           |       |
+--------------------------------------------+------+-------+------------+-----------+-------+


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       288 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    3 |     3 |          0 |       228 |  1.32 |
|   HPIOB_M        |    1 |     1 |          0 |        72 |  1.39 |
|     INPUT        |    0 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HPIOB_S        |    2 |     2 |          0 |        72 |  2.78 |
|     INPUT        |    1 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HDIOB_M        |    0 |     0 |          0 |        36 |  0.00 |
|   HDIOB_S        |    0 |     0 |          0 |        36 |  0.00 |
|   HPIOB_SNGL     |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    1 |     1 |          0 |       936 |  0.11 |
|   OSERDES        |    1 |     1 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    3 |     0 |          0 |        84 |  3.57 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_GT    |    8 |     0 |          0 |        72 | 11.11 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    1 |     0 |          0 |         3 | 33.33 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    3 |     3 |          0 |        12 | 25.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         3 | 33.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 2833 |            Register |
| LUT4          |  601 |                 CLB |
| LUT6          |  476 |                 CLB |
| LUT2          |  434 |                 CLB |
| FDCE          |  290 |            Register |
| LUT5          |  228 |                 CLB |
| LUT3          |  216 |                 CLB |
| FDPE          |  120 |            Register |
| CARRY8        |  115 |                 CLB |
| FDSE          |   48 |            Register |
| LUT1          |   43 |                 CLB |
| BUFG_GT       |    8 |               Clock |
| BUFG_GT_SYNC  |    7 |               Clock |
| GTHE4_CHANNEL |    3 |            Advanced |
| BUFGCE        |    3 |               Clock |
| OBUFT         |    2 |                 I/O |
| OSERDESE3     |    1 |                 I/O |
| MUXF7         |    1 |                 CLB |
| MMCME4_ADV    |    1 |               Clock |
| INV           |    1 |                 CLB |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE4   |    1 |                 I/O |
| IBUFCTRL      |    1 |              Others |
| GTHE4_COMMON  |    1 |            Advanced |
+---------------+------+---------------------+


10. Black Boxes
---------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| vid_phy_controller_0_clkdet |    1 |
+-----------------------------+------+


11. Instantiated Netlists
-------------------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| vid_phy_controller_0 |    1 |
+----------------------+------+


