TimeQuest Timing Analyzer report for LoQritas
Mon Jun 24 02:12:57 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'
 14. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 15. Slow 1200mV 85C Model Setup: 'GPIO1_D[4]'
 16. Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 17. Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 19. Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 21. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 22. Slow 1200mV 85C Model Hold: 'GPIO1_D[4]'
 23. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 24. Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'
 25. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 27. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[4]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 85C Model Metastability Report
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 52. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 53. Slow 1200mV 0C Model Setup: 'GPIO1_D[4]'
 54. Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 55. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 56. Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 59. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 60. Slow 1200mV 0C Model Hold: 'GPIO1_D[4]'
 61. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 62. Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
 63. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 65. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Propagation Delay
 80. Minimum Propagation Delay
 81. Slow 1200mV 0C Model Metastability Report
 82. Fast 1200mV 0C Model Setup Summary
 83. Fast 1200mV 0C Model Hold Summary
 84. Fast 1200mV 0C Model Recovery Summary
 85. Fast 1200mV 0C Model Removal Summary
 86. Fast 1200mV 0C Model Minimum Pulse Width Summary
 87. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'
 88. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 90. Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 91. Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 93. Fast 1200mV 0C Model Setup: 'GPIO1_D[4]'
 94. Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 96. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
 97. Fast 1200mV 0C Model Hold: 'GPIO1_D[4]'
 98. Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'
 99. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
100. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
102. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Propagation Delay
117. Minimum Propagation Delay
118. Fast 1200mV 0C Model Metastability Report
119. Multicorner Timing Analysis Summary
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Board Trace Model Assignments
127. Input Transition Times
128. Slow Corner Signal Integrity Metrics
129. Fast Corner Signal Integrity Metrics
130. Setup Transfers
131. Hold Transfers
132. Recovery Transfers
133. Removal Transfers
134. Report TCCS
135. Report RSKM
136. Unconstrained Paths
137. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LoQritas                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPonce:CAP11|CAPclk                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|CAPclk }                                ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPonce:CAP11|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz   ; 0.000 ; 10.416  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864  ; 50.34 MHz  ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 625.000 ; 1.6 MHz    ; 0.000 ; 312.500 ; 50.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DIV800|altpll_component|auto_generated|pll1|inclk[0]  ; { DIV800|altpll_component|auto_generated|pll1|clk[0] }  ;
; GPIO1_D[4]                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[4] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400 }                         ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 56.8 MHz    ; 56.8 MHz        ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 149.21 MHz  ; 149.21 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 253.68 MHz  ; 253.68 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 394.32 MHz  ; 394.32 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 907.44 MHz  ; 250.0 MHz       ; GPIO1_D[4]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.075 ; -4.075        ;
; CAPonce:CAP11|CAPclk                                ; -3.460 ; -447.102      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.536 ; -28.464       ;
; GPIO1_D[4]                                          ; -0.051 ; -0.197        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.024 ; -0.024        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.101  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.139  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.602 ; -1.612        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.156 ; -1.087        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.137  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.362  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.385  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.392  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.402  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.659 ; -12.410       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.309 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[4]                                          ; -3.000  ; -15.540       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -281.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.472   ; 0.000         ;
; CLOCK_50                                            ; 4.817   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.650   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.253 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -4.075 ; centroID:cID|lastLoc[8]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 2.375      ;
; -3.892 ; centroID:cID|lastLoc[7]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 2.192      ;
; -3.863 ; centroID:cID|lastLoc[6]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 2.163      ;
; -3.750 ; centroID:cID|lastLoc[4]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 2.050      ;
; -3.723 ; centroID:cID|lastLoc[5]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 2.023      ;
; -3.660 ; centroID:cID|lastLoc[2]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 1.960      ;
; -3.630 ; centroID:cID|lastLoc[0]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 1.930      ;
; -3.552 ; centroID:cID|lastLoc[1]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 1.852      ;
; -3.414 ; centroID:cID|lastLoc[3]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.653     ; 1.714      ;
; 1.129  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 5.908      ;
; 1.180  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.888     ; 5.849      ;
; 1.281  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.885     ; 5.751      ;
; 1.329  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.883     ; 5.705      ;
; 1.393  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 5.590      ;
; 1.398  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.632      ;
; 1.404  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.900     ; 5.613      ;
; 1.405  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.930     ; 5.582      ;
; 1.435  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.932     ; 5.550      ;
; 1.457  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.943     ; 5.517      ;
; 1.554  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.476      ;
; 1.586  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 5.451      ;
; 1.587  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.880     ; 5.450      ;
; 1.588  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 5.393      ;
; 1.597  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.890     ; 5.430      ;
; 1.637  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.888     ; 5.392      ;
; 1.638  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.888     ; 5.391      ;
; 1.638  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.883     ; 5.396      ;
; 1.641  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.883     ; 5.393      ;
; 1.701  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 5.282      ;
; 1.701  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 5.282      ;
; 1.713  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.930     ; 5.274      ;
; 1.713  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.930     ; 5.274      ;
; 1.716  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.942     ; 5.259      ;
; 1.734  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 5.247      ;
; 1.738  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.885     ; 5.294      ;
; 1.739  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.885     ; 5.293      ;
; 1.743  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.932     ; 5.242      ;
; 1.743  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.932     ; 5.242      ;
; 1.763  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.943     ; 5.211      ;
; 1.766  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.889     ; 5.262      ;
; 1.768  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.943     ; 5.206      ;
; 1.787  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.930     ; 5.200      ;
; 1.814  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.888     ; 5.215      ;
; 1.855  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.175      ;
; 1.856  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.174      ;
; 1.860  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.938     ; 5.119      ;
; 1.861  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.900     ; 5.156      ;
; 1.862  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.900     ; 5.155      ;
; 1.863  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.167      ;
; 1.866  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 5.164      ;
; 1.894  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 5.087      ;
; 1.899  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 5.082      ;
; 1.927  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.882     ; 5.108      ;
; 1.966  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 5.022      ;
; 1.966  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.931     ; 5.020      ;
; 1.972  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 5.053      ;
; 1.979  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 5.046      ;
; 1.985  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.941     ; 4.991      ;
; 2.021  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.941     ; 4.955      ;
; 2.022  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.961      ;
; 2.022  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.942     ; 4.953      ;
; 2.027  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.942     ; 4.948      ;
; 2.042  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 4.939      ;
; 2.042  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 4.939      ;
; 2.054  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.890     ; 4.973      ;
; 2.055  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.890     ; 4.972      ;
; 2.075  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.889     ; 4.953      ;
; 2.078  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.889     ; 4.950      ;
; 2.088  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 4.942      ;
; 2.093  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.930     ; 4.894      ;
; 2.098  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.930     ; 4.889      ;
; 2.146  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.844      ;
; 2.166  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.938     ; 4.813      ;
; 2.171  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.938     ; 4.808      ;
; 2.191  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.938     ; 4.788      ;
; 2.236  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.882     ; 4.799      ;
; 2.239  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.882     ; 4.796      ;
; 2.265  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.889     ; 4.763      ;
; 2.271  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.888     ; 4.758      ;
; 2.272  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.888     ; 4.757      ;
; 2.272  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.716      ;
; 2.274  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.931     ; 4.712      ;
; 2.274  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.931     ; 4.712      ;
; 2.277  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.711      ;
; 2.288  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 4.737      ;
; 2.291  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 4.734      ;
; 2.293  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.941     ; 4.683      ;
; 2.293  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.941     ; 4.683      ;
; 2.327  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.941     ; 4.649      ;
; 2.330  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.653      ;
; 2.330  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.653      ;
; 2.332  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.941     ; 4.644      ;
; 2.377  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 4.648      ;
; 2.397  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 4.633      ;
; 2.400  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.887     ; 4.630      ;
; 2.429  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 4.596      ;
; 2.430  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.892     ; 4.595      ;
; 2.454  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.536      ;
; 2.454  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.536      ;
; 2.497  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.938     ; 4.482      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                     ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.460 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[13]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.052     ; 4.403      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[12]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[11]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[10]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[9]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.422 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.364      ;
; -3.391 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.591     ; 2.318      ;
; -3.345 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.062     ; 4.278      ;
; -3.318 ; centroID:cID|whiteCount[1] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.062     ; 4.251      ;
; -3.316 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|enawRAMclk                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -1.928     ; 2.383      ;
; -3.262 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[13]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.052     ; 4.205      ;
; -3.248 ; centroID:cID|whiteCount[3] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.062     ; 4.181      ;
; -3.246 ; centroID:cID|whiteCount[6] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.062     ; 4.179      ;
; -3.238 ; centroID:cID|whiteCount[2] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.062     ; 4.171      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[12]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[11]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[10]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[9]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.224 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.166      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.215 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.777      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.207 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.769      ;
; -3.180 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.590     ; 2.108      ;
; -3.167 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.595     ; 2.090      ;
; -3.161 ; centroID:cID|mostCount[0]  ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.061     ; 4.095      ;
; -3.148 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.592     ; 2.074      ;
; -3.144 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.590     ; 2.072      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.923     ; 1.688      ;
; -3.126 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[13]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.052     ; 4.069      ;
; -3.116 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.601     ; 2.033      ;
; -3.109 ; centroID:cID|whiteCount[5] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.062     ; 4.042      ;
; -3.093 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.592     ; 2.019      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[12]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[11]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[10]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[9]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.088 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.053     ; 4.030      ;
; -3.082 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.063     ; 4.014      ;
; -3.082 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.063     ; 4.014      ;
; -3.082 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.063     ; 4.014      ;
; -3.071 ; centroID:cID|whiteCount[4] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.062     ; 4.004      ;
; -3.065 ; centroID:cID|whiteCount[1] ; centroID:cID|mostLoc[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; centroID:cID|whiteCount[1] ; centroID:cID|mostLoc[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; centroID:cID|whiteCount[1] ; centroID:cID|mostLoc[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.586     ; 1.997      ;
; -3.062 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; 0.316      ; 4.373      ;
; -3.062 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[14]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; 0.316      ; 4.373      ;
; -3.062 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[15]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; 0.316      ; 4.373      ;
; -3.060 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.605     ; 1.973      ;
; -3.053 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.061     ; 3.987      ;
; -3.053 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.061     ; 3.987      ;
; -3.053 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.061     ; 3.987      ;
; -3.053 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.061     ; 3.987      ;
; -3.046 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.583     ; 1.981      ;
; -3.042 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.583     ; 1.977      ;
; -3.033 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.607     ; 1.944      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.536 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.706     ; 0.825      ;
; -1.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.706     ; 0.762      ;
; -1.321 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.254      ;
; -1.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.203      ;
; -1.265 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.199      ;
; -1.204 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.138      ;
; -1.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.128      ;
; -1.177 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.111      ;
; -1.172 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.106      ;
; -1.170 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.104      ;
; -1.154 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.087      ;
; -1.120 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.053      ;
; -1.090 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 2.023      ;
; -1.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.988      ;
; -1.048 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.981      ;
; -1.016 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.949      ;
; -1.002 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.935      ;
; -0.999 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.933      ;
; -0.995 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.929      ;
; -0.970 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.904      ;
; -0.949 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.882      ;
; -0.932 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.866      ;
; -0.799 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.732      ;
; -0.729 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.663      ;
; -0.717 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.651      ;
; -0.696 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.630      ;
; -0.660 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.594      ;
; -0.643 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.577      ;
; -0.639 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.573      ;
; -0.520 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.453      ;
; -0.519 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.452      ;
; -0.517 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.450      ;
; -0.515 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.448      ;
; -0.461 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.394      ;
; -0.297 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.967      ;
; -0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.230      ;
; -0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.228      ;
; -0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.226      ;
; -0.292 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.225      ;
; -0.292 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.225      ;
; -0.291 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.224      ;
; -0.291 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.224      ;
; -0.260 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.194      ;
; -0.260 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.194      ;
; -0.260 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.194      ;
; -0.258 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.192      ;
; -0.258 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.192      ;
; -0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.191      ;
; -0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.191      ;
; -0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.191      ;
; -0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.190      ;
; -0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.189      ;
; -0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.189      ;
; -0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.189      ;
; -0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.188      ;
; -0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.188      ;
; -0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.187      ;
; -0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.186      ;
; -0.237 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.171      ;
; -0.234 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.168      ;
; -0.233 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.167      ;
; -0.232 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.166      ;
; -0.231 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.165      ;
; -0.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.160      ;
; -0.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.160      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.158      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.156      ;
; -0.210 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.880      ;
; -0.187 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.856      ;
; -0.183 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.853      ;
; -0.164 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.833      ;
; -0.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.073      ;
; -0.134 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.804      ;
; -0.125 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.794      ;
; -0.123 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.792      ;
; -0.113 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.782      ;
; -0.112 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.781      ;
; -0.102 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.772      ;
; -0.093 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.026      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.758      ;
; -0.084 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.753      ;
; -0.079 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.749      ;
; -0.077 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.746      ;
; -0.071 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.004      ;
; -0.070 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.002      ;
; -0.056 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.725      ;
; -0.038 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.707      ;
; -0.033 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.703      ;
; -0.024 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.754      ; 2.693      ;
; -0.022 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.755      ; 2.692      ;
; -0.001 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.934      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.932      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.931      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.931      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.931      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.930      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.930      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[4]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.051 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.824      ;
; -0.050 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.823      ;
; -0.049 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.822      ;
; -0.049 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.822      ;
; -0.047 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.820      ;
; -0.047 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.820      ;
; -0.046 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.819      ;
; -0.045 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.278      ; 0.818      ;
; 0.267  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.042     ; 0.686      ;
; 0.267  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.042     ; 0.686      ;
; 0.275  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.061     ; 0.659      ;
; 0.298  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.038     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.024 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.726      ; 1.454      ;
; 0.531  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.726      ; 1.399      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.101   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.313      ; 0.856      ;
; 0.286   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.311      ; 0.659      ;
; 0.331   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.313      ; 0.626      ;
; 0.663   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 0.794      ;
; 0.798   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 0.659      ;
; 0.819   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.311      ; 0.626      ;
; 310.529 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 1.902      ;
; 310.853 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 1.578      ;
; 311.069 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.366      ;
; 311.153 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 1.278      ;
; 311.299 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 1.132      ;
; 311.353 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.082      ;
; 311.353 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.082      ;
; 311.355 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.080      ;
; 311.418 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.017      ;
; 311.422 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.013      ;
; 623.260 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.673      ;
; 623.302 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.632      ;
; 623.309 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.625      ;
; 623.365 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.569      ;
; 623.662 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.272      ;
; 624.080 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 0.853      ;
; 624.275 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.659      ;
; 624.297 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.637      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.139 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.207     ; 0.659      ;
; 0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.602  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 0.580      ;
; -0.585  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 0.599      ;
; -0.425  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 0.759      ;
; -0.104  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.728      ; 0.580      ;
; -0.083  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.726      ; 0.599      ;
; 0.124   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.728      ; 0.808      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.494   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.713      ;
; 0.947   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.165      ;
; 1.191   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.409      ;
; 1.227   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.445      ;
; 1.242   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.460      ;
; 1.249   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.468      ;
; 313.047 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.788      ;
; 313.047 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.788      ;
; 313.181 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 0.918      ;
; 313.225 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.966      ;
; 313.228 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.969      ;
; 313.228 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.969      ;
; 313.399 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 1.136      ;
; 313.422 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 1.163      ;
; 313.726 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 1.463      ;
; 314.007 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 1.744      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.156 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.372      ;
; -0.156 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.372      ;
; -0.154 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.373      ;
; -0.124 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.403      ;
; -0.121 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.406      ;
; -0.104 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.423      ;
; -0.083 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.444      ;
; -0.083 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.445      ;
; -0.080 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.448      ;
; -0.080 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.448      ;
; -0.054 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.474      ;
; -0.041 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.487      ;
; -0.027 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.500      ;
; -0.008 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.520      ;
; 0.013  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.541      ;
; 0.013  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.540      ;
; 0.023  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.551      ;
; 0.029  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.556      ;
; 0.038  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.565      ;
; 0.051  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.290      ; 2.578      ;
; 0.054  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.582      ;
; 0.056  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.584      ;
; 0.067  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.595      ;
; 0.072  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.600      ;
; 0.082  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.610      ;
; 0.083  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.611      ;
; 0.100  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.628      ;
; 0.206  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.207      ; 0.580      ;
; 0.251  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.291      ; 2.779      ;
; 0.373  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.377  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.595      ;
; 0.377  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.595      ;
; 0.385  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.482  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.700      ;
; 0.482  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.700      ;
; 0.510  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.729      ;
; 0.516  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.734      ;
; 0.517  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.735      ;
; 0.523  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.742      ;
; 0.551  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.770      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.617  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.836      ;
; 0.691  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.909      ;
; 0.714  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 0.931      ;
; 0.716  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.935      ;
; 0.810  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.029      ;
; 0.812  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.031      ;
; 0.812  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.031      ;
; 0.816  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.035      ;
; 0.827  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.045      ;
; 0.830  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.048      ;
; 0.830  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.048      ;
; 0.831  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.049      ;
; 0.832  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.050      ;
; 0.833  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.052      ;
; 0.833  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.051      ;
; 0.833  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.051      ;
; 0.834  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.053      ;
; 0.840  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.059      ;
; 0.841  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.060      ;
; 0.842  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.061      ;
; 0.842  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.062      ;
; 0.843  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.063      ;
; 0.844  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.064      ;
; 0.845  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.065      ;
; 0.846  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.066      ;
; 0.847  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.067      ;
; 0.848  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.068      ;
; 0.848  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.068      ;
; 0.849  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.069      ;
; 0.849  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.069      ;
; 0.850  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.070      ;
; 0.850  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.070      ;
; 0.850  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.070      ;
; 0.850  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.070      ;
; 0.851  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.071      ;
; 0.852  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.072      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.137 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.775      ; 1.278      ;
; 0.695 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.775      ; 1.336      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[4]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.061      ; 0.580      ;
; 0.385 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.038      ; 0.580      ;
; 0.393 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.042      ; 0.592      ;
; 0.393 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.042      ; 0.592      ;
; 0.638 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.717      ;
; 0.639 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.718      ;
; 0.639 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.718      ;
; 0.640 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.719      ;
; 0.648 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.727      ;
; 0.649 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.728      ;
; 0.650 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.729      ;
; 0.651 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.402      ; 0.730      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.038      ; 0.580      ;
; 0.462 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.049     ; 0.580      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                       ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.392 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.610      ;
; 0.516 ; centroID:cID|mostLoc[3]    ; centroID:cID|lastLoc[3]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.734      ;
; 0.535 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.902      ;
; 0.544 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.911      ;
; 0.547 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.914      ;
; 0.549 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.917      ;
; 0.552 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.770      ;
; 0.560 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.927      ;
; 0.564 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.931      ;
; 0.567 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.934      ;
; 0.568 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.942      ;
; 0.575 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.794      ;
; 0.578 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.797      ;
; 0.582 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.949      ;
; 0.582 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.800      ;
; 0.588 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 0.960      ;
; 0.593 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.812      ;
; 0.687 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.905      ;
; 0.688 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.906      ;
; 0.702 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.920      ;
; 0.705 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.923      ;
; 0.709 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.928      ;
; 0.714 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.932      ;
; 0.724 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.942      ;
; 0.731 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.651      ; 1.089      ;
; 0.742 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 0.960      ;
; 0.743 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 0.962      ;
; 0.749 ; CAPonce:CAP11|v_count[0]   ; centroID:cID|mostLoc[0]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.345      ; 0.771      ;
; 0.765 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.660      ; 1.132      ;
; 0.779 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.651      ; 1.137      ;
; 0.780 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.651      ; 1.138      ;
; 0.787 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.651      ; 1.145      ;
; 0.787 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.006      ;
; 0.793 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.659      ; 1.159      ;
; 0.794 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.651      ; 1.152      ;
; 0.805 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.661      ; 1.173      ;
; 0.809 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.178      ;
; 0.811 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.652      ; 1.170      ;
; 0.812 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.181      ;
; 0.814 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.176      ;
; 0.817 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.659      ; 1.183      ;
; 0.819 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.188      ;
; 0.819 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.183      ;
; 0.822 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.191      ;
; 0.826 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.652      ; 1.185      ;
; 0.827 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.659      ; 1.193      ;
; 0.830 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.194      ;
; 0.832 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.673      ; 1.212      ;
; 0.835 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.204      ;
; 0.835 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.197      ;
; 0.835 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.199      ;
; 0.836 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.661      ; 1.204      ;
; 0.838 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.056      ;
; 0.838 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.673      ; 1.218      ;
; 0.838 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.659      ; 1.204      ;
; 0.839 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.057      ;
; 0.839 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.652      ; 1.198      ;
; 0.841 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.059      ;
; 0.843 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.655      ; 1.205      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.207      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[4]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.652      ; 1.202      ;
; 0.843 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.659      ; 1.210      ;
; 0.845 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.662      ; 1.214      ;
; 0.845 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.657      ; 1.209      ;
; 0.845 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.673      ; 1.225      ;
; 0.845 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.659      ; 1.211      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.620      ;
; 0.476 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[2]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.738      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.533 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.534 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.753      ;
; 0.536 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.552 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.558 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.567 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.568 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[2]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.196      ;
; 0.579 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.582 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.595 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.599 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.600 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.819      ;
; 0.600 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.819      ;
; 0.601 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.604 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.619 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.837      ;
; 0.623 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.841      ;
; 0.645 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.864      ;
; 0.719 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.738 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.957      ;
; 0.739 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.353      ;
; 0.740 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.959      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.975      ;
; 0.795 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.014      ;
; 0.810 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.029      ;
; 0.814 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.033      ;
; 0.814 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.030      ;
; 0.815 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|enarRAMclk   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.033      ;
; 0.820 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.036      ;
; 0.839 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.068      ;
; 0.846 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.854 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.073      ;
; 0.857 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.867 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.659 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.724     ; 1.430      ;
; -1.518 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.593     ; 1.430      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.420 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.776      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.271 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.992      ; 1.627      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.430      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.029  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.326      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.066  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.430      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.326      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.326      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.326      ;
; 0.170  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.991      ; 1.326      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.188      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.424 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.063      ; 1.164      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.554 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.295      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.189      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.738 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.064      ; 1.479      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.781 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.190      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
; 0.896 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.065      ; 1.638      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                               ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.085 ; 0.131        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.085 ; 0.131        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.085 ; 0.131        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.085 ; 0.131        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -0.040 ; 0.144        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.028  ; 0.212        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.028  ; 0.212        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.028  ; 0.212        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
; 0.144  ; 0.144        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.568  ; 0.784        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.568  ; 0.784        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.568  ; 0.784        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.634  ; 0.850        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.634  ; 0.850        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.634  ; 0.850        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.634  ; 0.850        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.634  ; 0.850        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.684  ; 0.868        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.684  ; 0.868        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.684  ; 0.868        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.684  ; 0.868        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.808  ; 0.808        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.808  ; 0.808        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.808  ; 0.808        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.844  ; 0.844        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.853  ; 0.853        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.853  ; 0.853        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.853  ; 0.853        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.862  ; 0.862        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.171  ; 0.387        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.428  ; 0.612        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.817 ; 4.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.817 ; 4.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.842 ; 4.842        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.157 ; 5.157        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.180 ; 5.180        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.180 ; 5.180        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.299 ; 312.483      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.299 ; 312.483      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.299 ; 312.483      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+--------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 3.966 ; 4.401 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 3.966 ; 4.401 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 5.637 ; 6.137 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 5.637 ; 6.137 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 3.472 ; 4.059 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 4.798 ; 5.326 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 4.745 ; 5.252 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 3.669 ; 4.233 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 3.768 ; 4.346 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.304 ; 0.920 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.036 ; 0.604 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.129 ; 0.763 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.172 ; 0.811 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.304 ; 0.920 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -3.701 ; -4.122 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -3.701 ; -4.122 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -2.549 ; -3.007 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -2.976 ; -3.458 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -2.811 ; -3.379 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -2.549 ; -3.007 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -2.771 ; -3.288 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -2.630 ; -3.169 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -2.558 ; -3.015 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.454  ; -0.093 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.454  ; -0.093 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.366  ; -0.244 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.325  ; -0.289 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.187  ; -0.417 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.189 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.138 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 6.158 ; 6.161 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 6.135 ; 6.140 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 6.158 ; 6.161 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 5.351 ; 5.395 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.730 ; 5.760 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 6.196 ; 6.248 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 6.174 ; 6.153 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 6.196 ; 6.248 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 5.494 ; 5.514 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.609 ; 5.680 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.795 ; 4.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.873 ; 5.975 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.628 ; 5.715 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 5.873 ; 5.975 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.444 ; 5.465 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.725 ; 5.749 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 5.150 ; 5.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 5.242 ; 5.293 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 5.242 ; 5.293 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.430 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.430 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 4.515 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 4.515 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.997 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 3.997 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 6.249 ; 6.185 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.039 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 6.249 ; 6.185 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.955 ; 7.025 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.955 ; 7.025 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.380 ; 6.316 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.380 ; 6.316 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.817 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.767 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.960 ; 5.002 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 5.712 ; 5.717 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.735 ; 5.737 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 4.960 ; 5.002 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.323 ; 5.351 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 5.096 ; 5.116 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 5.750 ; 5.730 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 5.771 ; 5.820 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 5.096 ; 5.116 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.207 ; 5.275 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.425 ; 4.429 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.048 ; 5.068 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.226 ; 5.309 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 5.460 ; 5.558 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.048 ; 5.068 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.319 ; 5.341 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.767 ; 4.761 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 4.744 ; 4.792 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 4.744 ; 4.792 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.305 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.305 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 4.378 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 4.378 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.923 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 3.923 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 6.043 ; 3.960 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 3.960 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 6.043 ; 5.975 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.754 ; 6.817 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.754 ; 6.817 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.168 ; 6.100 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.168 ; 6.100 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.158 ;    ;    ; 6.541 ;
; SW[3]      ; GPIO0_D[14] ; 6.236 ;    ;    ; 6.637 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.022 ;    ;    ; 6.392 ;
; SW[3]      ; GPIO0_D[14] ; 6.096 ;    ;    ; 6.484 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 62.83 MHz   ; 62.83 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 168.07 MHz  ; 168.07 MHz      ; CAPonce:CAP11|CAPclk                                ;                                                               ;
; 282.49 MHz  ; 282.49 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 443.26 MHz  ; 443.26 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 980.39 MHz  ; 250.0 MHz       ; GPIO1_D[4]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -3.649 ; -3.649        ;
; CAPonce:CAP11|CAPclk                                ; -3.073 ; -390.447      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.256 ; -19.865       ;
; GPIO1_D[4]                                          ; -0.010 ; -0.034        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.039  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.232  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.251  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.639 ; -1.752        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.053 ; -0.114        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.116  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.320  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.341  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.348  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.363  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.438 ; -9.864        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.351 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[4]                                          ; -3.000  ; -15.112       ;
; CAPonce:CAP11|CAPclk                                ; -2.174  ; -281.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.483   ; 0.000         ;
; CLOCK_50                                            ; 4.785   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.676   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.248 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -3.649 ; centroID:cID|lastLoc[8]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 2.153      ;
; -3.467 ; centroID:cID|lastLoc[7]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.971      ;
; -3.422 ; centroID:cID|lastLoc[6]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.926      ;
; -3.368 ; centroID:cID|lastLoc[4]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.872      ;
; -3.308 ; centroID:cID|lastLoc[5]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.812      ;
; -3.271 ; centroID:cID|lastLoc[2]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.775      ;
; -3.209 ; centroID:cID|lastLoc[0]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.713      ;
; -3.145 ; centroID:cID|lastLoc[1]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.649      ;
; -3.030 ; centroID:cID|lastLoc[3]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.449     ; 1.534      ;
; 1.974  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.359      ;
; 2.078  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.248      ;
; 2.176  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.153      ;
; 2.177  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.152      ;
; 2.247  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 5.080      ;
; 2.267  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.604     ; 5.046      ;
; 2.270  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 5.020      ;
; 2.285  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 5.008      ;
; 2.291  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.636     ; 4.990      ;
; 2.324  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.968      ;
; 2.354  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.971      ;
; 2.386  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 4.947      ;
; 2.386  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 4.947      ;
; 2.436  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 4.888      ;
; 2.442  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.846      ;
; 2.454  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 4.875      ;
; 2.455  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 4.874      ;
; 2.494  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 4.832      ;
; 2.495  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 4.831      ;
; 2.544  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.746      ;
; 2.544  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.746      ;
; 2.559  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 4.734      ;
; 2.559  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 4.734      ;
; 2.561  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.636     ; 4.720      ;
; 2.568  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.636     ; 4.713      ;
; 2.571  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.636     ; 4.710      ;
; 2.593  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 4.736      ;
; 2.594  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 4.735      ;
; 2.596  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.692      ;
; 2.598  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.694      ;
; 2.598  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.694      ;
; 2.624  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 4.669      ;
; 2.626  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 4.697      ;
; 2.632  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.693      ;
; 2.633  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.692      ;
; 2.637  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.688      ;
; 2.663  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.664      ;
; 2.664  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.663      ;
; 2.683  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.604     ; 4.630      ;
; 2.684  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.604     ; 4.629      ;
; 2.714  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.574      ;
; 2.715  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.571      ;
; 2.719  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.569      ;
; 2.756  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.587     ; 4.574      ;
; 2.789  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 4.533      ;
; 2.791  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 4.528      ;
; 2.803  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 4.492      ;
; 2.807  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.485      ;
; 2.811  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.471      ;
; 2.833  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.457      ;
; 2.833  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.636     ; 4.448      ;
; 2.838  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.636     ; 4.443      ;
; 2.840  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 4.484      ;
; 2.840  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 4.484      ;
; 2.847  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.633     ; 4.437      ;
; 2.870  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.418      ;
; 2.870  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.418      ;
; 2.895  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.430      ;
; 2.896  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 4.397      ;
; 2.901  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 4.422      ;
; 2.901  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 4.392      ;
; 2.903  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 4.420      ;
; 2.962  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 4.335      ;
; 2.987  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.299      ;
; 2.990  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.296      ;
; 2.992  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.294      ;
; 3.031  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.587     ; 4.299      ;
; 3.033  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.587     ; 4.297      ;
; 3.053  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.272      ;
; 3.054  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.271      ;
; 3.056  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 4.267      ;
; 3.066  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 4.253      ;
; 3.068  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 4.251      ;
; 3.075  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 4.220      ;
; 3.080  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 4.215      ;
; 3.081  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.211      ;
; 3.081  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.625     ; 4.211      ;
; 3.085  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.197      ;
; 3.085  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.635     ; 4.197      ;
; 3.107  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.183      ;
; 3.107  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.183      ;
; 3.119  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.633     ; 4.165      ;
; 3.124  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.633     ; 4.160      ;
; 3.147  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 4.175      ;
; 3.170  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.155      ;
; 3.172  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.153      ;
; 3.203  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 4.119      ;
; 3.203  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.595     ; 4.119      ;
; 3.240  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 4.057      ;
; 3.240  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 4.057      ;
; 3.262  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.631     ; 4.024      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                       ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                     ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.073 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.496     ; 2.087      ;
; -3.059 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[13]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 4.012      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[12]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[11]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[10]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[9]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -3.019 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.972      ;
; -2.930 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.868      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.899 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.598      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.895 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.594      ;
; -2.894 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.495     ; 1.909      ;
; -2.869 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.501     ; 1.878      ;
; -2.867 ; centroID:cID|whiteCount[6] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.805      ;
; -2.859 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[13]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.812      ;
; -2.855 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.497     ; 1.868      ;
; -2.854 ; centroID:cID|whiteCount[1] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.792      ;
; -2.846 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.495     ; 1.861      ;
; -2.840 ; centroID:cID|whiteCount[2] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.778      ;
; -2.838 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|enawRAMclk                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -1.696     ; 2.137      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[0]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[1]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[2]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[3]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[4]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[5]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[6]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[7]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.828 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[8]                                                                                  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.786     ; 1.527      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[12]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[11]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[10]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[9]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.819 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.772      ;
; -2.814 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.506     ; 1.818      ;
; -2.795 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.499     ; 1.806      ;
; -2.791 ; centroID:cID|whiteCount[3] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.729      ;
; -2.777 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.492     ; 1.795      ;
; -2.763 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.511     ; 1.762      ;
; -2.754 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.491     ; 1.773      ;
; -2.754 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.506     ; 1.758      ;
; -2.750 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.487     ; 1.773      ;
; -2.741 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.488     ; 1.763      ;
; -2.738 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.511     ; 1.737      ;
; -2.737 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.514     ; 1.733      ;
; -2.732 ; centroID:cID|mostCount[0]  ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.056     ; 3.671      ;
; -2.730 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[13]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.683      ;
; -2.708 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; 0.281      ; 3.984      ;
; -2.708 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[14]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; 0.281      ; 3.984      ;
; -2.708 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[15]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; 0.281      ; 3.984      ;
; -2.706 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0 ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.508     ; 1.708      ;
; -2.698 ; centroID:cID|whiteCount[4] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.636      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[12]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[11]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[10]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[9]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.690 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|RAM_adr[0]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.042     ; 3.643      ;
; -2.685 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.507     ; 1.688      ;
; -2.682 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.620      ;
; -2.682 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[8]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.620      ;
; -2.682 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.620      ;
; -2.676 ; centroID:cID|whiteCount[5] ; centroID:cID|mostLoc[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.057     ; 3.614      ;
; -2.657 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.056     ; 3.596      ;
; -2.657 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.056     ; 3.596      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.515     ; 0.736      ;
; -1.205 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.515     ; 0.685      ;
; -1.092 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.033      ;
; -1.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 2.003      ;
; -1.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.996      ;
; -1.007 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.949      ;
; -0.960 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.901      ;
; -0.949 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.891      ;
; -0.943 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.885      ;
; -0.937 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.878      ;
; -0.933 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.875      ;
; -0.899 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.840      ;
; -0.872 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.813      ;
; -0.868 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.809      ;
; -0.866 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.807      ;
; -0.804 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.745      ;
; -0.786 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.727      ;
; -0.779 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.720      ;
; -0.778 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.719      ;
; -0.756 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.697      ;
; -0.744 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.685      ;
; -0.712 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.653      ;
; -0.618 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.559      ;
; -0.581 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.522      ;
; -0.565 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.506      ;
; -0.549 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.490      ;
; -0.470 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.411      ;
; -0.457 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.398      ;
; -0.450 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.391      ;
; -0.353 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.294      ;
; -0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.291      ;
; -0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.287      ;
; -0.345 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.286      ;
; -0.292 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.233      ;
; -0.267 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.666      ;
; -0.188 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.587      ;
; -0.183 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.581      ;
; -0.177 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.576      ;
; -0.157 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.555      ;
; -0.152 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.551      ;
; -0.146 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.087      ;
; -0.144 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.085      ;
; -0.141 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.082      ;
; -0.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.081      ;
; -0.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.080      ;
; -0.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.080      ;
; -0.139 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.080      ;
; -0.129 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.071      ;
; -0.126 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.068      ;
; -0.125 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.067      ;
; -0.125 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.067      ;
; -0.125 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.067      ;
; -0.125 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.067      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.066      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.066      ;
; -0.123 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.065      ;
; -0.122 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.520      ;
; -0.122 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.064      ;
; -0.122 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.064      ;
; -0.122 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.064      ;
; -0.121 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.520      ;
; -0.121 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.063      ;
; -0.121 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.063      ;
; -0.120 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.062      ;
; -0.119 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.061      ;
; -0.115 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.513      ;
; -0.105 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.047      ;
; -0.104 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.046      ;
; -0.100 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.042      ;
; -0.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.037      ;
; -0.095 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.036      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.036      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.036      ;
; -0.090 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.031      ;
; -0.090 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.031      ;
; -0.083 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.482      ;
; -0.080 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.478      ;
; -0.062 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.460      ;
; -0.060 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.458      ;
; -0.054 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.453      ;
; -0.049 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.447      ;
; -0.045 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.444      ;
; -0.035 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.433      ;
; -0.010 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.409      ;
; -0.009 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.950      ;
; -0.004 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.402      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.389      ;
; 0.018  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.380      ;
; 0.034  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.906      ;
; 0.048  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.350      ;
; 0.052  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.889      ;
; 0.054  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.344      ;
; 0.054  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.345      ;
; 0.055  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.885      ;
; 0.056  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.342      ;
; 0.059  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.340      ;
; 0.062  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.337      ;
; 0.085  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.483      ; 2.313      ;
; 0.114  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.827      ;
; 0.116  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.825      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[4]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.010 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.739      ;
; -0.010 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.739      ;
; -0.007 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.736      ;
; -0.007 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.736      ;
; 0.001  ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.728      ;
; 0.003  ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.726      ;
; 0.003  ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.726      ;
; 0.004  ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.234      ; 0.725      ;
; 0.348  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.039     ; 0.608      ;
; 0.348  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.039     ; 0.608      ;
; 0.357  ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.034     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.039 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.659      ; 1.305      ;
; 0.586 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.659      ; 1.258      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.232 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.190     ; 0.583      ;
; 0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.251   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 0.754      ;
; 0.401   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.369      ; 0.583      ;
; 0.446   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 0.559      ;
; 0.775   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.380      ; 0.730      ;
; 0.922   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.380      ; 0.583      ;
; 0.925   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.369      ; 0.559      ;
; 310.730 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.067     ; 1.698      ;
; 311.017 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.067     ; 1.411      ;
; 311.240 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 1.212      ;
; 311.291 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.067     ; 1.137      ;
; 311.429 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.067     ; 0.999      ;
; 311.485 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.967      ;
; 311.485 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.967      ;
; 311.487 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.965      ;
; 311.550 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.902      ;
; 311.554 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.043     ; 0.898      ;
; 623.441 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 1.500      ;
; 623.496 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.444      ;
; 623.503 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.437      ;
; 623.555 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.385      ;
; 623.809 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.131      ;
; 624.178 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.763      ;
; 624.357 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.583      ;
; 624.378 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.562      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.639  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 0.532      ;
; -0.639  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 0.519      ;
; -0.474  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 0.697      ;
; -0.152  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.747      ; 0.519      ;
; -0.126  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.734      ; 0.532      ;
; 0.043   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.747      ; 0.714      ;
; 0.312   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.448   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.646      ;
; 0.867   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 1.092   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.291      ;
; 1.115   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.314      ;
; 1.124   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.323      ;
; 1.150   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.348      ;
; 312.978 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.709      ;
; 312.978 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.709      ;
; 313.127 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 0.834      ;
; 313.148 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.879      ;
; 313.151 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.882      ;
; 313.151 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.882      ;
; 313.320 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 1.027      ;
; 313.336 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 1.067      ;
; 313.626 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 1.333      ;
; 313.873 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 1.580      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.053 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.130      ;
; -0.027 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.157      ;
; -0.022 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.161      ;
; -0.012 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.171      ;
; 0.020  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.203      ;
; 0.022  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.205      ;
; 0.030  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.214      ;
; 0.047  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.231      ;
; 0.050  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.233      ;
; 0.056  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.239      ;
; 0.061  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.245      ;
; 0.075  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.258      ;
; 0.087  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.270      ;
; 0.100  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.284      ;
; 0.100  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.284      ;
; 0.128  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.311      ;
; 0.139  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.322      ;
; 0.145  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.329      ;
; 0.146  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.329      ;
; 0.147  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.331      ;
; 0.147  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.330      ;
; 0.156  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.339      ;
; 0.162  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.346      ;
; 0.165  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.348      ;
; 0.166  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.350      ;
; 0.175  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.190      ; 0.519      ;
; 0.185  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.369      ;
; 0.188  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.959      ; 2.371      ;
; 0.326  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.960      ; 2.510      ;
; 0.339  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.343  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.541      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.435  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.435  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.475  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.673      ;
; 0.477  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.675      ;
; 0.478  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.676      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.678      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.501  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.753      ;
; 0.643  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.840      ;
; 0.654  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.852      ;
; 0.663  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.860      ;
; 0.740  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.938      ;
; 0.740  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.938      ;
; 0.742  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.940      ;
; 0.744  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.942      ;
; 0.744  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.942      ;
; 0.746  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.944      ;
; 0.746  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.944      ;
; 0.747  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.945      ;
; 0.748  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.946      ;
; 0.748  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.946      ;
; 0.749  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.947      ;
; 0.765  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.964      ;
; 0.766  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.965      ;
; 0.777  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.976      ;
; 0.778  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.977      ;
; 0.779  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.978      ;
; 0.779  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.978      ;
; 0.780  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.979      ;
; 0.780  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.979      ;
; 0.780  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.979      ;
; 0.780  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.979      ;
; 0.781  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.980      ;
; 0.782  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.981      ;
; 0.782  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.981      ;
; 0.782  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.981      ;
; 0.783  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.982      ;
; 0.783  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.982      ;
; 0.784  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.983      ;
; 0.784  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.983      ;
; 0.785  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.984      ;
; 0.785  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.984      ;
; 0.785  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.984      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.116 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.703      ; 1.153      ;
; 0.661 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.703      ; 1.198      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[4]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.034      ; 0.519      ;
; 0.354 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.039      ; 0.537      ;
; 0.354 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.039      ; 0.537      ;
; 0.630 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.638      ;
; 0.631 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.639      ;
; 0.632 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.640      ;
; 0.632 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.640      ;
; 0.657 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.665      ;
; 0.657 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.665      ;
; 0.664 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.672      ;
; 0.665 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.344      ; 0.673      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.034      ; 0.519      ;
; 0.413 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.048     ; 0.519      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.348 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.547      ;
; 0.464 ; centroID:cID|mostLoc[3]    ; centroID:cID|lastLoc[3]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.664      ;
; 0.491 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.691      ;
; 0.492 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.692      ;
; 0.494 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.695      ;
; 0.506 ; CAPonce:CAP11|RAM_adr[11]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.836      ;
; 0.511 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.709      ;
; 0.513 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.843      ;
; 0.515 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; CAPonce:CAP11|RAM_adr[6]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.846      ;
; 0.516 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.713      ;
; 0.516 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.713      ;
; 0.517 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.847      ;
; 0.518 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.715      ;
; 0.519 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.715      ;
; 0.522 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.718      ;
; 0.522 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.719      ;
; 0.524 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.854      ;
; 0.524 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.721      ;
; 0.530 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.860      ;
; 0.530 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.727      ;
; 0.530 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.727      ;
; 0.531 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.730      ;
; 0.531 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.727      ;
; 0.531 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.728      ;
; 0.531 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.728      ;
; 0.531 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.728      ;
; 0.533 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.730      ;
; 0.535 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.865      ;
; 0.535 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.732      ;
; 0.535 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.732      ;
; 0.539 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.869      ;
; 0.543 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.873      ;
; 0.555 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 0.885      ;
; 0.624 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.824      ;
; 0.624 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.824      ;
; 0.640 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.837      ;
; 0.643 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.840      ;
; 0.646 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.842      ;
; 0.652 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.849      ;
; 0.662 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.859      ;
; 0.674 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.871      ;
; 0.682 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.878      ;
; 0.686 ; CAPonce:CAP11|v_count[0]   ; centroID:cID|mostLoc[0]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.362      ; 0.712      ;
; 0.693 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.633      ; 1.015      ;
; 0.717 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.641      ; 1.047      ;
; 0.723 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.919      ;
; 0.738 ; CAPonce:CAP11|RAM_adr[12]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.633      ; 1.060      ;
; 0.739 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.939      ;
; 0.740 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.940      ;
; 0.740 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.633      ; 1.062      ;
; 0.741 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.941      ;
; 0.742 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.942      ;
; 0.744 ; CAPonce:CAP11|RAM_adr[9]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.633      ; 1.066      ;
; 0.746 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.946      ;
; 0.746 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[4]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.946      ;
; 0.747 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.640      ; 1.076      ;
; 0.747 ; CAPonce:CAP11|RAM_adr[5]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.633      ; 1.069      ;
; 0.748 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.642      ; 1.079      ;
; 0.749 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.949      ;
; 0.753 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[5]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.056      ; 0.953      ;
; 0.754 ; CAPonce:CAP11|RAM_adr[10]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.643      ; 1.086      ;
; 0.754 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.635      ; 1.078      ;
; 0.755 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.643      ; 1.087      ;
; 0.756 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.953      ;
; 0.758 ; CAPonce:CAP11|RAM_adr[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.638      ; 1.085      ;
; 0.759 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.640      ; 1.088      ;
; 0.760 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[5]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.052      ; 0.959      ;
; 0.764 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[1]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; CAPonce:CAP11|RAM_adr[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.638      ; 1.091      ;
; 0.764 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.961      ;
; 0.765 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[3]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; CAPonce:CAP11|RAM_adr[7]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.643      ; 1.097      ;
; 0.765 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.962      ;
; 0.766 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[7]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; CAPonce:CAP11|RAM_adr[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.643      ; 1.098      ;
; 0.767 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.964      ;
; 0.768 ; CAPonce:CAP11|h_count[8]   ; CAPonce:CAP11|h_count[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.965      ;
; 0.769 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[6]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; CAPonce:CAP11|RAM_adr[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; -0.500       ; 0.635      ; 1.093      ;
; 0.769 ; CAPonce:CAP11|h_count[6]   ; CAPonce:CAP11|h_count[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.966      ;
; 0.771 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[2]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.968      ;
; 0.772 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[4]                                                                                   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.053      ; 0.969      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.363 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.417 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[2]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.657      ;
; 0.485 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.684      ;
; 0.489 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.687      ;
; 0.490 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.688      ;
; 0.497 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.504 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.521 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.532 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.532 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.537 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.736      ;
; 0.537 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.736      ;
; 0.539 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.738      ;
; 0.540 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[2]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.100      ;
; 0.542 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.741      ;
; 0.553 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.752      ;
; 0.558 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.757      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.791      ;
; 0.655 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.854      ;
; 0.676 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.876      ;
; 0.678 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.877      ;
; 0.689 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.243      ;
; 0.697 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.896      ;
; 0.722 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.921      ;
; 0.729 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.928      ;
; 0.737 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|enarRAMclk   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.935      ;
; 0.741 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.940      ;
; 0.752 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.949      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.951      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.764 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.776 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.777 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.777 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.781 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.983      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.438 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.658     ; 1.275      ;
; -1.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.537     ; 1.275      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.601      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.206 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.749      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.075 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.870      ; 1.450      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; -0.032 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.275      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.061  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.182      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.099  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.275      ;
; 0.192  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.182      ;
; 0.192  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.182      ;
; 0.192  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.182      ;
; 0.192  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.869      ; 1.182      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.351 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.052      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.481 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.047      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.588 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.930      ; 1.182      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.751 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.346      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.788 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.048      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
; 0.895 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.931      ; 1.490      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.013  ; 0.197        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.013  ; 0.197        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.013  ; 0.197        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.013  ; 0.197        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.013  ; 0.197        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.203  ; 0.203        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
; 0.208  ; 0.208        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.208  ; 0.208        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.213  ; 0.213        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.514  ; 0.730        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.514  ; 0.730        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.514  ; 0.730        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.586  ; 0.802        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.628  ; 0.812        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.628  ; 0.812        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.628  ; 0.812        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.628  ; 0.812        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.786  ; 0.786        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 0.788  ; 0.788        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 0.791  ; 0.791        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 0.791  ; 0.791        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 0.796  ; 0.796        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.170  ; 0.386        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.800 ; 4.800        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.800 ; 4.800        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.837 ; 4.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.163 ; 5.163        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.200 ; 5.200        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.200 ; 5.200        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.687 ; 9.917        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.289 ; 312.473      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.289 ; 312.473      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.289 ; 312.473      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.308 ; 312.524      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.308 ; 312.524      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.308 ; 312.524      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.350 ; 312.534      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.510 ; 312.510      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 3.561  ; 3.900 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 3.561  ; 3.900 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 4.997  ; 5.429 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 4.997  ; 5.429 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 3.072  ; 3.559 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 4.273  ; 4.658 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 4.231  ; 4.588 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 3.246  ; 3.670 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 3.327  ; 3.802 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.170  ; 0.680 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.075 ; 0.386 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.016  ; 0.511 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.044  ; 0.564 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.170  ; 0.680 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -3.327 ; -3.656 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -3.327 ; -3.656 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -2.236 ; -2.593 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -2.636 ; -3.003 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -2.487 ; -2.962 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -2.236 ; -2.593 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -2.440 ; -2.863 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -2.315 ; -2.731 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -2.253 ; -2.625 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.510  ; 0.063  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.510  ; 0.063  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.424  ; -0.055 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.398  ; -0.106 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.265  ; -0.234 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 5.873 ; 5.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 5.852 ; 5.787 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.873 ; 5.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 5.109 ; 5.117 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.463 ; 5.436 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 5.906 ; 5.869 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 5.882 ; 5.837 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 5.906 ; 5.869 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 5.245 ; 5.217 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.349 ; 5.347 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.606 ; 4.588 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.604 ; 5.628 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.374 ; 5.397 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 5.604 ; 5.628 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.196 ; 5.179 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.464 ; 5.427 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.930 ; 4.880 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 5.113 ; 5.065 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 5.113 ; 5.065 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.215 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.215 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 4.314 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 4.314 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.868 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 3.868 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 5.902 ; 5.785 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 3.848 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 5.902 ; 5.785 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.526 ; 6.516 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.526 ; 6.516 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.023 ; 5.906 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.023 ; 5.906 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.969 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.899 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 4.763 ; 4.770 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 5.476 ; 5.413 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 5.496 ; 5.426 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 4.763 ; 4.770 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.103 ; 5.076 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 4.893 ; 4.866 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 5.505 ; 5.462 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 5.528 ; 5.491 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 4.893 ; 4.866 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 4.993 ; 4.990 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.279 ; 4.262 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 4.846 ; 4.829 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.018 ; 5.039 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 5.237 ; 5.259 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 4.846 ; 4.829 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.104 ; 5.069 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 4.592 ; 4.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 4.667 ; 4.621 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 4.667 ; 4.621 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.105 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.105 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 4.193 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 4.193 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.799 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 3.799 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 5.715 ; 3.779 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 3.779 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 5.715 ; 5.601 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.341 ; 6.331 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.341 ; 6.331 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 5.832 ; 5.718 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 5.832 ; 5.718 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.739 ;    ;    ; 6.029 ;
; SW[3]      ; GPIO0_D[14] ; 5.807 ;    ;    ; 6.116 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 5.622 ;    ;    ; 5.903 ;
; SW[3]      ; GPIO0_D[14] ; 5.688 ;    ;    ; 5.988 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPonce:CAP11|CAPclk                                ; -2.317 ; -236.424      ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -2.282 ; -2.282        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.473 ; -3.507        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.215  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.239  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.525  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.590  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.413 ; -1.104        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.245 ; -2.761        ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 0.051  ; 0.000         ;
; GPIO1_D[4]                                          ; 0.068  ; 0.000         ;
; CAPonce:CAP11|CAPclk                                ; 0.205  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.208  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.210  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.714 ; -0.714        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.309 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[4]                                          ; -3.000  ; -22.550       ;
; CAPonce:CAP11|CAPclk                                ; -1.000  ; -169.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.472   ; 0.000         ;
; CLOCK_50                                            ; 4.585   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.636   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.271 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|CAPclk'                                                                                                                                                                                        ;
+--------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.317 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.361     ; 1.455      ;
; -2.166 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.361     ; 1.304      ;
; -2.134 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.364     ; 1.269      ;
; -2.134 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.362     ; 1.271      ;
; -2.115 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.360     ; 1.254      ;
; -2.083 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.367     ; 1.215      ;
; -2.074 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.358     ; 1.215      ;
; -2.069 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.363     ; 1.205      ;
; -2.060 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.357     ; 1.202      ;
; -2.057 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.368     ; 1.188      ;
; -2.057 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.355     ; 1.201      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[0]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[1]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[2]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[3]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[4]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[5]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[6]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[7]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[3]   ; centroID:cID|whiteCount[8]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[0]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[1]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[2]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[3]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[4]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[5]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[6]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[7]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.054 ; CAPonce:CAP11|QaddReg[1]   ; centroID:cID|whiteCount[8]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.982      ;
; -2.053 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.356     ; 1.196      ;
; -2.048 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.374     ; 1.173      ;
; -2.047 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.372     ; 1.174      ;
; -2.044 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.376     ; 1.167      ;
; -2.027 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.369     ; 1.157      ;
; -2.013 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.368     ; 1.144      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[0]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[1]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[2]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[3]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[4]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[5]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[6]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[7]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -2.001 ; CAPonce:CAP11|QaddReg[2]   ; centroID:cID|whiteCount[8]                                                                                   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.549     ; 0.929      ;
; -1.985 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.370     ; 1.114      ;
; -1.894 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.374     ; 1.019      ;
; -1.874 ; CAPonce:CAP11|QaddReg[1]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.372     ; 1.001      ;
; -1.859 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.362     ; 0.996      ;
; -1.842 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.355     ; 0.986      ;
; -1.841 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.361     ; 0.979      ;
; -1.841 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.355     ; 0.985      ;
; -1.840 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.362     ; 0.977      ;
; -1.825 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.364     ; 0.960      ;
; -1.661 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.363     ; 0.797      ;
; -1.634 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.367     ; 0.766      ;
; -1.626 ; CAPonce:CAP11|QaddReg[2]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.369     ; 0.756      ;
; -1.618 ; CAPonce:CAP11|QaddReg[3]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.367     ; 0.750      ;
; -1.616 ; CAPonce:CAP11|QaddReg[0]   ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[4]           ; CAPonce:CAP11|CAPclk ; 0.500        ; -1.371     ; 0.744      ;
; -1.608 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|enawRAMclk                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -1.165     ; 1.430      ;
; -1.587 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[13]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.544      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[7]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[6]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[5]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[4]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[3]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[2]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[1]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.566 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|RAM_adr[0]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.523      ;
; -1.536 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.100     ; 1.945      ;
; -1.536 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.100     ; 1.945      ;
; -1.534 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.097     ; 1.946      ;
; -1.526 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.092     ; 1.943      ;
; -1.526 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.092     ; 1.943      ;
; -1.524 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.089     ; 1.944      ;
; -1.511 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.102     ; 1.918      ;
; -1.511 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.102     ; 1.918      ;
; -1.509 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.099     ; 1.919      ;
; -1.484 ; centroID:cID|whiteCount[1] ; centroID:cID|mostLoc[3]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.036     ; 2.435      ;
; -1.469 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[13]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.426      ;
; -1.468 ; CAPonce:CAP11|v_count[3]   ; centroID:cID|mostLoc[3]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.038     ; 1.917      ;
; -1.466 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.098     ; 1.877      ;
; -1.466 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.098     ; 1.877      ;
; -1.464 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.095     ; 1.878      ;
; -1.463 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.083     ; 1.889      ;
; -1.463 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.083     ; 1.889      ;
; -1.461 ; CAPonce:CAP11|RAM_adr[15]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.080     ; 1.890      ;
; -1.458 ; centroID:cID|whiteCount[0] ; centroID:cID|mostLoc[3]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.036     ; 2.409      ;
; -1.454 ; CAPonce:CAP11|v_count[4]   ; centroID:cID|mostLoc[3]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.038     ; 1.903      ;
; -1.452 ; centroID:cID|whiteCount[3] ; centroID:cID|mostLoc[3]                                                                                      ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.036     ; 2.403      ;
; -1.451 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.100     ; 1.860      ;
; -1.451 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.100     ; 1.860      ;
; -1.449 ; CAPonce:CAP11|RAM_adr[14]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.500        ; -0.097     ; 1.861      ;
; -1.448 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[12]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.405      ;
; -1.448 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[11]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.405      ;
; -1.448 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[10]                                                                                    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.405      ;
; -1.448 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|RAM_adr[9]                                                                                     ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 1.000        ; -0.030     ; 2.405      ;
+--------+----------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.282 ; centroID:cID|lastLoc[8]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.299      ;
; -2.194 ; centroID:cID|lastLoc[7]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.211      ;
; -2.179 ; centroID:cID|lastLoc[6]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.196      ;
; -2.116 ; centroID:cID|lastLoc[4]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.133      ;
; -2.103 ; centroID:cID|lastLoc[5]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.120      ;
; -2.069 ; centroID:cID|lastLoc[2]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.086      ;
; -2.053 ; centroID:cID|lastLoc[0]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.070      ;
; -2.006 ; centroID:cID|lastLoc[1]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 1.023      ;
; -1.933 ; centroID:cID|lastLoc[3]                                                                                      ; VGA_generator:VGApart|set_color ; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -0.928     ; 0.950      ;
; 5.062  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.687     ; 3.160      ;
; 5.137  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 3.080      ;
; 5.175  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 3.045      ;
; 5.177  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 3.041      ;
; 5.235  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.983      ;
; 5.238  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.719     ; 2.952      ;
; 5.259  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.937      ;
; 5.268  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.940      ;
; 5.277  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.919      ;
; 5.298  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.896      ;
; 5.299  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.687     ; 2.923      ;
; 5.302  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.687     ; 2.920      ;
; 5.310  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.908      ;
; 5.347  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.871      ;
; 5.348  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.870      ;
; 5.371  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.694     ; 2.844      ;
; 5.374  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.843      ;
; 5.376  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.818      ;
; 5.377  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.840      ;
; 5.405  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.719     ; 2.785      ;
; 5.410  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.719     ; 2.780      ;
; 5.412  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.808      ;
; 5.415  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.805      ;
; 5.427  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.769      ;
; 5.428  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.768      ;
; 5.445  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.751      ;
; 5.446  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.750      ;
; 5.446  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.748      ;
; 5.446  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.722     ; 2.741      ;
; 5.465  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.694     ; 2.750      ;
; 5.466  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.728      ;
; 5.467  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.727      ;
; 5.472  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.746      ;
; 5.475  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.743      ;
; 5.480  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.738      ;
; 5.481  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.737      ;
; 5.495  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.710     ; 2.704      ;
; 5.497  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.723      ;
; 5.505  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.703      ;
; 5.507  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.718     ; 2.684      ;
; 5.508  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.700      ;
; 5.535  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.690     ; 2.684      ;
; 5.543  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.651      ;
; 5.548  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.646      ;
; 5.563  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.712     ; 2.634      ;
; 5.581  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.613      ;
; 5.592  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.625      ;
; 5.593  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.603      ;
; 5.599  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.721     ; 2.589      ;
; 5.608  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.694     ; 2.607      ;
; 5.611  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.697     ; 2.601      ;
; 5.611  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.694     ; 2.604      ;
; 5.613  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.722     ; 2.574      ;
; 5.614  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.580      ;
; 5.615  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.579      ;
; 5.618  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.722     ; 2.569      ;
; 5.635  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.694     ; 2.580      ;
; 5.636  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.694     ; 2.579      ;
; 5.638  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.580      ;
; 5.645  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.720     ; 2.544      ;
; 5.662  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.710     ; 2.537      ;
; 5.665  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.710     ; 2.534      ;
; 5.667  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.710     ; 2.532      ;
; 5.674  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.718     ; 2.517      ;
; 5.679  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.718     ; 2.512      ;
; 5.705  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.690     ; 2.514      ;
; 5.706  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.690     ; 2.513      ;
; 5.717  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.718     ; 2.474      ;
; 5.730  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.712     ; 2.467      ;
; 5.734  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.486      ;
; 5.735  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.712     ; 2.462      ;
; 5.737  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.483      ;
; 5.749  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.445      ;
; 5.750  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.715     ; 2.444      ;
; 5.761  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.435      ;
; 5.762  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.713     ; 2.434      ;
; 5.764  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.694     ; 2.451      ;
; 5.767  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.721     ; 2.421      ;
; 5.768  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.721     ; 2.420      ;
; 5.781  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.697     ; 2.431      ;
; 5.782  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.697     ; 2.430      ;
; 5.808  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.410      ;
; 5.809  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.409      ;
; 5.812  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.720     ; 2.377      ;
; 5.817  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.720     ; 2.372      ;
; 5.829  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.388      ;
; 5.832  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.692     ; 2.385      ;
; 5.833  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.710     ; 2.366      ;
; 5.834  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.710     ; 2.365      ;
; 5.850  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.696     ; 2.363      ;
; 5.884  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.718     ; 2.307      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.014     ; 0.446      ;
; -0.439 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.014     ; 0.412      ;
; -0.315 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.265      ;
; -0.274 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.225      ;
; -0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.222      ;
; -0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.201      ;
; -0.243 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.194      ;
; -0.242 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.193      ;
; -0.240 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.191      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.173      ;
; -0.204 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.154      ;
; -0.201 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.152      ;
; -0.179 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.129      ;
; -0.160 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.110      ;
; -0.160 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.110      ;
; -0.151 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.101      ;
; -0.143 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.093      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.074      ;
; -0.123 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.073      ;
; -0.114 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.064      ;
; -0.108 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.058      ;
; -0.097 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.047      ;
; -0.033 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.983      ;
; 0.017  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.933      ;
; 0.037  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.913      ;
; 0.040  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.910      ;
; 0.052  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.898      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.884      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.884      ;
; 0.125  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.825      ;
; 0.129  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.821      ;
; 0.130  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.820      ;
; 0.130  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.820      ;
; 0.160  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.790      ;
; 0.239  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.687      ;
; 0.261  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.689      ;
; 0.261  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.689      ;
; 0.261  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.689      ;
; 0.262  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.688      ;
; 0.262  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.688      ;
; 0.264  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.686      ;
; 0.265  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.685      ;
; 0.272  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.679      ;
; 0.272  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.679      ;
; 0.273  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.678      ;
; 0.274  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.677      ;
; 0.275  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.676      ;
; 0.275  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.676      ;
; 0.275  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.676      ;
; 0.276  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.675      ;
; 0.276  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.675      ;
; 0.276  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.675      ;
; 0.276  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.675      ;
; 0.277  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.674      ;
; 0.278  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.673      ;
; 0.278  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.673      ;
; 0.278  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.673      ;
; 0.279  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.647      ;
; 0.279  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.672      ;
; 0.287  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.664      ;
; 0.288  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.663      ;
; 0.288  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.663      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.656      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.655      ;
; 0.298  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.627      ;
; 0.301  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.649      ;
; 0.303  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.647      ;
; 0.304  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.646      ;
; 0.304  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.646      ;
; 0.320  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.606      ;
; 0.335  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.591      ;
; 0.335  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.590      ;
; 0.337  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.588      ;
; 0.341  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.584      ;
; 0.344  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.581      ;
; 0.347  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.579      ;
; 0.352  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.574      ;
; 0.353  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.597      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.567      ;
; 0.364  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.561      ;
; 0.364  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.561      ;
; 0.368  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.557      ;
; 0.372  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.553      ;
; 0.376  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.573      ;
; 0.387  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.539      ;
; 0.389  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.537      ;
; 0.389  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.560      ;
; 0.391  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.534      ;
; 0.396  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.554      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.519      ;
; 0.410  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.516      ;
; 0.415  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.511      ;
; 0.415  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.510      ;
; 0.424  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.019      ; 1.502      ;
; 0.425  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.500      ;
; 0.431  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.018      ; 1.494      ;
; 0.437  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.513      ;
; 0.438  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.512      ;
; 0.438  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.512      ;
; 0.438  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.512      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.405      ; 0.792      ;
; 0.756 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.405      ; 0.751      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.239   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.167      ; 0.470      ;
; 0.359   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.186      ; 0.359      ;
; 0.371   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.167      ; 0.338      ;
; 0.794   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.167      ; 0.415      ;
; 0.850   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.167      ; 0.359      ;
; 0.880   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.186      ; 0.338      ;
; 311.403 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 1.068      ;
; 311.596 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.875      ;
; 311.659 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.772      ;
; 311.771 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.700      ;
; 311.821 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.610      ;
; 311.822 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.609      ;
; 311.823 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.608      ;
; 311.845 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 0.626      ;
; 311.874 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.557      ;
; 311.877 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.554      ;
; 624.010 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.940      ;
; 624.024 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.928      ;
; 624.024 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.928      ;
; 624.062 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.890      ;
; 624.233 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.719      ;
; 624.489 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.461      ;
; 624.593 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.359      ;
; 624.602 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.350      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.525 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.113     ; 0.359      ;
; 0.626 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[4]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.590 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.038     ; 0.359      ;
; 0.591 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.025     ; 0.371      ;
; 0.591 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.025     ; 0.371      ;
; 0.606 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 1.000        ; -0.022     ; 0.359      ;
; 0.660 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.454      ;
; 0.662 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.452      ;
; 0.662 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.452      ;
; 0.663 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.451      ;
; 0.672 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.442      ;
; 0.675 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.439      ;
; 0.676 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.438      ;
; 0.676 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.500        ; 0.627      ; 0.438      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.413  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 0.314      ;
; -0.383  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.323      ;
; -0.308  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.398      ;
; 0.096   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.438      ; 0.323      ;
; 0.108   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.417      ; 0.314      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.238   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.417      ; 0.444      ;
; 0.263   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.499   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.618      ;
; 0.635   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.754      ;
; 0.657   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.778      ;
; 0.664   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.783      ;
; 0.672   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.791      ;
; 312.805 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.425      ;
; 312.805 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.425      ;
; 312.827 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.487      ;
; 312.889 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.509      ;
; 312.895 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.515      ;
; 312.895 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.515      ;
; 312.938 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.598      ;
; 313.000 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.620      ;
; 313.127 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.787      ;
; 313.285 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.945      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.245 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.257      ;
; -0.243 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.260      ;
; -0.232 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.270      ;
; -0.226 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.276      ;
; -0.221 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.282      ;
; -0.218 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.284      ;
; -0.218 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.284      ;
; -0.215 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.288      ;
; -0.199 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.303      ;
; -0.188 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.315      ;
; -0.182 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.320      ;
; -0.180 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.323      ;
; -0.172 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.330      ;
; -0.161 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.341      ;
; -0.148 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.354      ;
; -0.142 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.360      ;
; -0.139 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.364      ;
; -0.137 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.365      ;
; -0.134 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.368      ;
; -0.127 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.376      ;
; -0.126 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.376      ;
; -0.112 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.391      ;
; -0.100 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.402      ;
; -0.087 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.416      ;
; -0.068 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.435      ;
; -0.068 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.435      ;
; -0.056 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.338      ; 1.446      ;
; -0.053 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.339      ; 1.450      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.314      ;
; 0.192  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.317      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.252  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.374      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.374      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.375      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.375      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.376      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.376      ;
; 0.261  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.382      ;
; 0.263  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.384      ;
; 0.264  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.385      ;
; 0.266  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.387      ;
; 0.292  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.413      ;
; 0.293  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.417      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.418      ;
; 0.330  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.451      ;
; 0.360  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.480      ;
; 0.370  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.490      ;
; 0.371  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.492      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.554      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.555      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.555      ;
; 0.435  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.556      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.562      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.562      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.561      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.562      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.562      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.563      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.563      ;
; 0.442  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.563      ;
; 0.443  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.565      ;
; 0.443  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.564      ;
; 0.443  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.564      ;
; 0.443  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.564      ;
; 0.450  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.572      ;
; 0.451  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.573      ;
; 0.451  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.573      ;
; 0.452  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.574      ;
; 0.453  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.575      ;
; 0.453  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.575      ;
; 0.453  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.575      ;
; 0.454  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.576      ;
; 0.454  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.576      ;
; 0.454  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.576      ;
; 0.455  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.577      ;
; 0.456  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.578      ;
; 0.456  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.578      ;
; 0.456  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.578      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.051 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.433      ; 0.683      ;
; 0.590 ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.433      ; 0.722      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[4]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.068 ; CAPonce:CAP11|QinReg[7]         ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.380      ;
; 0.069 ; CAPonce:CAP11|QinReg[5]         ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.381      ;
; 0.069 ; CAPonce:CAP11|QinReg[6]         ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.381      ;
; 0.071 ; CAPonce:CAP11|QinReg[4]         ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.383      ;
; 0.074 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[1]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.386      ;
; 0.074 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[0]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.386      ;
; 0.076 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[2]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.388      ;
; 0.077 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|QaddReg[3]        ; GPIO1_D[4]   ; GPIO1_D[4]  ; -0.500       ; 0.708      ; 0.389      ;
; 0.192 ; CAPonce:CAP11|takeTurn          ; CAPonce:CAP11|takeTurn          ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.038      ; 0.314      ;
; 0.204 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.025      ; 0.313      ;
; 0.208 ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ; GPIO1_D[4]   ; GPIO1_D[4]  ; 0.000        ; 0.022      ; 0.314      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPonce:CAP11|CAPclk'                                                                                                      ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.205 ; centroID:cID|whiteCount[8] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.325      ;
; 0.266 ; centroID:cID|mostLoc[3]    ; centroID:cID|lastLoc[3]    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.386      ;
; 0.291 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[5]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[1]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[6]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.414      ;
; 0.302 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[3] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[1] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[5] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[7] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.431      ;
; 0.314 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.437      ;
; 0.315 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.437      ;
; 0.315 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.439      ;
; 0.318 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[0] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.438      ;
; 0.359 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[4]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.480      ;
; 0.359 ; centroID:cID|mostCount[8]  ; centroID:cID|mostCount[8]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.480      ;
; 0.367 ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.489      ;
; 0.370 ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.492      ;
; 0.374 ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|h_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.496      ;
; 0.375 ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.496      ;
; 0.380 ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|h_count[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.502      ;
; 0.389 ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|h_count[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.511      ;
; 0.395 ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|v_count[0]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.516      ;
; 0.411 ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|v_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.532      ;
; 0.442 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.563      ;
; 0.447 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[8]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.264      ; 0.795      ;
; 0.451 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; centroID:cID|mostCount[7]  ; centroID:cID|mostCount[8]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[6]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; centroID:cID|mostCount[5]  ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[5]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; centroID:cID|whiteCount[5] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[2]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; centroID:cID|mostCount[3]  ; centroID:cID|mostCount[4]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; centroID:cID|mostCount[1]  ; centroID:cID|mostCount[3]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; centroID:cID|whiteCount[7] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; CAPonce:CAP11|v_count[1]   ; CAPonce:CAP11|v_count[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.577      ;
; 0.461 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[1]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[5] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; CAPonce:CAP11|v_count[3]   ; CAPonce:CAP11|v_count[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; CAPonce:CAP11|RAM_adr[0]   ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[1] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[7] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; CAPonce:CAP11|h_count[8]   ; CAPonce:CAP11|h_count[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; CAPonce:CAP11|RAM_adr[2]   ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[3] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; CAPonce:CAP11|h_count[6]   ; CAPonce:CAP11|h_count[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; CAPonce:CAP11|RAM_adr[4]   ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; centroID:cID|whiteCount[4] ; centroID:cID|whiteCount[6] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; CAPonce:CAP11|h_count[4]   ; CAPonce:CAP11|h_count[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; centroID:cID|whiteCount[0] ; centroID:cID|whiteCount[2] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; centroID:cID|whiteCount[6] ; centroID:cID|whiteCount[8] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; centroID:cID|whiteCount[2] ; centroID:cID|whiteCount[4] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[8]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.264      ; 0.819      ;
; 0.472 ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|RAM_adr[14]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.264      ; 0.820      ;
; 0.473 ; CAPonce:CAP11|RAM_adr[6]   ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.595      ;
; 0.475 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[11]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.597      ;
; 0.478 ; CAPonce:CAP11|RAM_adr[10]  ; CAPonce:CAP11|RAM_adr[12]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.600      ;
; 0.481 ; centroID:cID|mostCount[0]  ; centroID:cID|mostCount[0]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.602      ;
; 0.496 ; centroID:cID|mostLoc[1]    ; centroID:cID|lastLoc[1]    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.616      ;
; 0.497 ; centroID:cID|mostLoc[7]    ; centroID:cID|lastLoc[7]    ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.617      ;
; 0.508 ; centroID:cID|mostCount[6]  ; centroID:cID|mostCount[8]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; centroID:cID|mostCount[4]  ; centroID:cID|mostCount[5]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[5]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; centroID:cID|mostCount[2]  ; centroID:cID|mostCount[4]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.037      ; 0.629      ;
; 0.510 ; centroID:cID|whiteCount[7] ; centroID:cID|mostCount[7]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|h_count[1]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.632      ;
; 0.514 ; CAPonce:CAP11|RAM_adr[3]   ; CAPonce:CAP11|RAM_adr[5]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.515 ; CAPonce:CAP11|RAM_adr[7]   ; CAPonce:CAP11|RAM_adr[9]   ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; CAPonce:CAP11|RAM_adr[13]  ; CAPonce:CAP11|RAM_adr[14]  ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.264      ; 0.864      ;
; 0.517 ; centroID:cID|whiteCount[3] ; centroID:cID|whiteCount[5] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; centroID:cID|whiteCount[1] ; centroID:cID|whiteCount[3] ; CAPonce:CAP11|CAPclk ; CAPonce:CAP11|CAPclk ; 0.000        ; 0.036      ; 0.637      ;
+-------+----------------------------+----------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.022      ; 0.314      ;
; 0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.026     ; 0.314      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.210 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.260 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[2]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.401      ;
; 0.274 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.283 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.287 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.299 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.417      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[2]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.639      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.321 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.321 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.323 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.324 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.327 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.446      ;
; 0.334 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.381 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.390 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.391 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.511      ;
; 0.398 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.517      ;
; 0.404 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.734      ;
; 0.422 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.541      ;
; 0.431 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.432 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.433 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.550      ;
; 0.437 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.554      ;
; 0.439 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|enarRAMclk   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.558      ;
; 0.445 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.450 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.714 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.391     ; 0.810      ;
; -0.633 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.320     ; 0.810      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.021  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.102  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 1.020      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.107  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.554      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.188  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.625      ; 0.934      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.230  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.810      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.292  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.553      ; 0.748      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.311  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.810      ;
; 0.373  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.748      ;
; 0.373  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.748      ;
; 0.373  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.748      ;
; 0.373  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.624      ; 0.748      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.309 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.367 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.639      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.372 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.736      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.668      ; 0.702      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.469 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.527 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.800      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.737      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
; 0.608 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.669      ; 0.881      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[4]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.404 ; -0.188       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; -0.404 ; -0.188       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; -0.404 ; -0.188       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; -0.404 ; -0.188       ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; -0.363 ; -0.179       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; -0.363 ; -0.179       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; -0.363 ; -0.179       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; -0.363 ; -0.179       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; -0.363 ; -0.179       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; -0.358 ; -0.174       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; -0.358 ; -0.174       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; -0.358 ; -0.174       ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; -0.207 ; -0.207       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
; -0.201 ; -0.201       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; -0.193 ; -0.193       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; -0.193 ; -0.193       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|i              ;
; 0.952  ; 1.168        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[0] ;
; 0.952  ; 1.168        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ;
; 0.952  ; 1.168        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|Z_1:DEPHASE|Qt    ;
; 0.955  ; 1.171        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[4]         ;
; 0.955  ; 1.171        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[5]         ;
; 0.955  ; 1.171        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[6]         ;
; 0.955  ; 1.171        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|QinReg[7]         ;
; 0.955  ; 1.171        ; 0.216          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAPonce:CAP11|takeTurn          ;
; 0.999  ; 1.183        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[0]        ;
; 0.999  ; 1.183        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[1]        ;
; 0.999  ; 1.183        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[2]        ;
; 0.999  ; 1.183        ; 0.184          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAPonce:CAP11|QaddReg[3]        ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; GPIO1_D[4]~input|o              ;
; 1.174  ; 1.174        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[0]|clk         ;
; 1.174  ; 1.174        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qd[1]|clk         ;
; 1.174  ; 1.174        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|DEPHASE|Qt|clk            ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[0]|clk            ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[1]|clk            ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[2]|clk            ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QaddReg[3]|clk            ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[4]|clk             ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[5]|clk             ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[6]|clk             ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|QinReg[7]|clk             ;
; 1.177  ; 1.177        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|takeTurn|clk              ;
; 1.186  ; 1.186        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|inclk[0]    ;
; 1.186  ; 1.186        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK~clkctrl|outclk      ;
; 1.195  ; 1.195        ; 0.000          ; High Pulse Width ; GPIO1_D[4] ; Rise       ; CAP11|dPCLK|datad               ;
; 1.200  ; 1.200        ; 0.000          ; Low Pulse Width  ; GPIO1_D[4] ; Fall       ; CAP11|dPCLK|combout             ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Fall       ; CAPonce:CAP11|v_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPonce:CAP11|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPonce:CAP11|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPonce:CAP11|CAPclk  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|DEPHASE|Qd[1]|q ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP11|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.379 ; 5.379        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.698 ; 9.882        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.698 ; 9.882        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.698 ; 9.882        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[1]                                                                                 ;
; 9.715 ; 9.899        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 2.259  ; 2.874 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 2.259  ; 2.874 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 3.232  ; 3.821 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 3.232  ; 3.821 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 1.980  ; 2.680 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 2.672  ; 3.461 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 2.658  ; 3.432 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 2.086  ; 2.780 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 2.156  ; 2.879 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.170  ; 1.012 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; -0.005 ; 0.825 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.053  ; 0.903 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.089  ; 0.943 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.170  ; 1.012 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -2.104 ; -2.710 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -2.104 ; -2.710 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -1.424 ; -2.077 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -1.673 ; -2.318 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -1.595 ; -2.283 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -1.424 ; -2.077 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -1.572 ; -2.253 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -1.501 ; -2.172 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -1.472 ; -2.116 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.279  ; -0.533 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.279  ; -0.533 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.225  ; -0.607 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.191  ; -0.644 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.108  ; -0.723 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.402 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.409 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 3.685 ; 3.794 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 3.677 ; 3.773 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 3.685 ; 3.794 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 3.234 ; 3.307 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 3.445 ; 3.537 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.725 ; 3.845 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 3.690 ; 3.795 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 3.725 ; 3.845 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 3.296 ; 3.372 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.385 ; 3.468 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.919 ; 2.975 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.524 ; 3.663 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 3.393 ; 3.504 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 3.524 ; 3.663 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 3.268 ; 3.342 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 3.448 ; 3.519 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 3.103 ; 3.169 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 3.164 ; 3.303 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 3.164 ; 3.303 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.805 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.805 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 2.767 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 2.767 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 2.463 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 2.463 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.682 ; 3.748 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 2.601 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 3.682 ; 3.748 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 4.138 ; 4.294 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 4.138 ; 4.294 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.753 ; 3.819 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.753 ; 3.819 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 3.003 ; 3.072 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 3.427 ; 3.519 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 3.434 ; 3.539 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 3.003 ; 3.072 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 3.205 ; 3.292 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.061 ; 3.134 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 3.440 ; 3.540 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 3.472 ; 3.587 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 3.061 ; 3.134 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.147 ; 3.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.701 ; 2.754 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.035 ; 3.105 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 3.154 ; 3.260 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 3.279 ; 3.412 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 3.035 ; 3.105 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 3.208 ; 3.276 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 2.878 ; 2.940 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 2.867 ; 3.000 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 2.867 ; 3.000 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.729 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.729 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 2.687 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 2.687 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 2.421 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 2.421 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.567 ; 2.553 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 2.553 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 3.567 ; 3.626 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 4.023 ; 4.172 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 4.023 ; 4.172 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.635 ; 3.694 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.635 ; 3.694 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.718 ;    ;    ; 4.309 ;
; SW[3]      ; GPIO0_D[14] ; 3.770 ;    ;    ; 4.361 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.637 ;    ;    ; 4.220 ;
; SW[3]      ; GPIO0_D[14] ; 3.687 ;    ;    ; 4.270 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -4.075   ; -0.639 ; -1.659   ; 0.309   ; -3.000              ;
;  CAPonce:CAP11|CAPclk                                ; -3.460   ; 0.205  ; N/A      ; N/A     ; -2.174              ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.024   ; 0.051  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.075   ; 0.210  ; N/A      ; N/A     ; 9.636               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 4.585               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.101    ; -0.639 ; N/A      ; N/A     ; 312.248             ;
;  GPIO1_D[4]                                          ; -0.051   ; 0.068  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.472               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.139    ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.536   ; -0.245 ; -1.659   ; 0.309   ; -1.000              ;
; Design-wide TNS                                      ; -479.862 ; -3.865 ; -12.41   ; 0.0     ; -354.244            ;
;  CAPonce:CAP11|CAPclk                                ; -447.102 ; 0.000  ; N/A      ; N/A     ; -281.704            ;
;  CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; -0.024   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; -4.075   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.000    ; -1.752 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[4]                                          ; -0.197   ; 0.000  ; N/A      ; N/A     ; -22.550             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -28.464  ; -2.761 ; -12.410  ; 0.000   ; -55.000             ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+--------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; 3.966 ; 4.401 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; 3.966 ; 4.401 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; 5.637 ; 6.137 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; 5.637 ; 6.137 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; 3.472 ; 4.059 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; 4.798 ; 5.326 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; 4.745 ; 5.252 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; 3.669 ; 4.233 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; 3.768 ; 4.346 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.304 ; 1.012 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.036 ; 0.825 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.129 ; 0.903 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.172 ; 0.943 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.304 ; 1.012 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CAPonce:CAP11|CAPclk ; -2.104 ; -2.710 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
;  SW[3]       ; CAPonce:CAP11|CAPclk ; -2.104 ; -2.710 ; Fall       ; CAPonce:CAP11|CAPclk                                ;
; SW[*]        ; CLOCK_50             ; -1.424 ; -2.077 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50             ; -1.673 ; -2.318 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50             ; -1.595 ; -2.283 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50             ; -1.424 ; -2.077 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50             ; -1.572 ; -2.253 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50             ; -1.501 ; -2.172 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]       ; CLOCK_50             ; -1.472 ; -2.116 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]   ; GPIO1_D[4]           ; 0.510  ; 0.063  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[6]  ; GPIO1_D[4]           ; 0.510  ; 0.063  ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[8]  ; GPIO1_D[4]           ; 0.424  ; -0.055 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[26] ; GPIO1_D[4]           ; 0.398  ; -0.106 ; Rise       ; GPIO1_D[4]                                          ;
;  GPIO1_D[28] ; GPIO1_D[4]           ; 0.265  ; -0.234 ; Rise       ; GPIO1_D[4]                                          ;
+--------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 2.298 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 2.227 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 6.158 ; 6.161 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 6.135 ; 6.140 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 6.158 ; 6.161 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 5.351 ; 5.395 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 5.730 ; 5.760 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 6.196 ; 6.248 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 6.174 ; 6.153 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 6.196 ; 6.248 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 5.494 ; 5.514 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 5.609 ; 5.680 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 4.795 ; 4.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 5.873 ; 5.975 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 5.628 ; 5.715 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 5.873 ; 5.975 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 5.444 ; 5.465 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 5.725 ; 5.749 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 5.150 ; 5.144 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 5.242 ; 5.293 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 5.242 ; 5.293 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.430 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.430 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 4.515 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 4.515 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.997 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 3.997 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 6.249 ; 6.185 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.039 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 6.249 ; 6.185 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.955 ; 7.025 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.955 ; 7.025 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 6.380 ; 6.316 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 6.380 ; 6.316 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]   ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ; 1.178 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]   ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[17] ; CLOCK_50                        ;       ; 1.184 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]     ; CLOCK_50                        ; 3.003 ; 3.072 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]    ; CLOCK_50                        ; 3.427 ; 3.519 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]    ; CLOCK_50                        ; 3.434 ; 3.539 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]    ; CLOCK_50                        ; 3.003 ; 3.072 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]    ; CLOCK_50                        ; 3.205 ; 3.292 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]     ; CLOCK_50                        ; 3.061 ; 3.134 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]    ; CLOCK_50                        ; 3.440 ; 3.540 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]    ; CLOCK_50                        ; 3.472 ; 3.587 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]    ; CLOCK_50                        ; 3.061 ; 3.134 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]    ; CLOCK_50                        ; 3.147 ; 3.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS       ; CLOCK_50                        ; 2.701 ; 2.754 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]     ; CLOCK_50                        ; 3.035 ; 3.105 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]    ; CLOCK_50                        ; 3.154 ; 3.260 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]    ; CLOCK_50                        ; 3.279 ; 3.412 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]    ; CLOCK_50                        ; 3.035 ; 3.105 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]    ; CLOCK_50                        ; 3.208 ; 3.276 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS       ; CLOCK_50                        ; 2.878 ; 2.940 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]      ; CLOCK_50                        ; 2.867 ; 3.000 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]     ; CLOCK_50                        ; 2.867 ; 3.000 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.729 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.729 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|C_E        ; 2.687 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|C_E        ; 2.687 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 2.421 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ; 2.421 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400     ; 3.567 ; 2.553 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0]  ; SCCBdrive:SCCBdriver|clk400     ;       ; 2.553 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400     ; 3.567 ; 3.626 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 4.023 ; 4.172 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 4.023 ; 4.172 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]   ; SCCBdrive:SCCBdriver|clk400data ; 3.635 ; 3.694 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[29] ; SCCBdrive:SCCBdriver|clk400data ; 3.635 ; 3.694 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+--------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 6.158 ;    ;    ; 6.541 ;
; SW[3]      ; GPIO0_D[14] ; 6.236 ;    ;    ; 6.637 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[15] ; 3.637 ;    ;    ; 4.220 ;
; SW[3]      ; GPIO0_D[14] ; 3.687 ;    ;    ; 4.270 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[11]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[12]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[13]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[14]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[15]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[16]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[17]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[18]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[19]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[20]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[21]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[22]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[23]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[24]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[25]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[27]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[29]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[30]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[26]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[28]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 477      ; 1613     ; 0        ; 663      ;
; GPIO1_D[4]                                          ; CAPonce:CAP11|CAPclk                                ; 0        ; 59       ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1874     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[4]                                          ; GPIO1_D[4]                                          ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|CAPclk                                ; 477      ; 1613     ; 0        ; 663      ;
; GPIO1_D[4]                                          ; CAPonce:CAP11|CAPclk                                ; 0        ; 59       ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CAPonce:CAP11|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CAPonce:CAP11|CAPclk                                ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1874     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[4]                                          ; GPIO1_D[4]                                          ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 201   ; 201  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File output_files/pll3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE output_files/pll3.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 24 02:12:54 2024
Info: Command: quartus_sta LoQritas -c LoQritas
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LoQritas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {DIV800|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name {DIV800|altpll_component|auto_generated|pll1|clk[0]} {DIV800|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|CAPclk CAPonce:CAP11|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPonce:CAP11|Z_1:DEPHASE|Qd[1] CAPonce:CAP11|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[4] GPIO1_D[4]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400 SCCBdrive:SCCBdriver|clk400
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.075              -4.075 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.460            -447.102 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.536             -28.464 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.051              -0.197 GPIO1_D[4] 
    Info (332119):    -0.024              -0.024 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.101               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.139               0.000 SCCBdrive:SCCBdriver|clk400 
Info (332146): Worst-case hold slack is -0.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.602              -1.612 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.156              -1.087 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.137               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.362               0.000 GPIO1_D[4] 
    Info (332119):     0.385               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.392               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.402               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.659             -12.410 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.540 GPIO1_D[4] 
    Info (332119):    -2.174            -281.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.817               0.000 CLOCK_50 
    Info (332119):     9.650               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.253               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.649              -3.649 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.073            -390.447 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.256             -19.865 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.010              -0.034 GPIO1_D[4] 
    Info (332119):     0.039               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.232               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.251               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.639              -1.752 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.053              -0.114 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.116               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.320               0.000 GPIO1_D[4] 
    Info (332119):     0.341               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.348               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.363               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.438              -9.864 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.112 GPIO1_D[4] 
    Info (332119):    -2.174            -281.704 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.483               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.785               0.000 CLOCK_50 
    Info (332119):     9.676               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.248               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.317            -236.424 CAPonce:CAP11|CAPclk 
    Info (332119):    -2.282              -2.282 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.473              -3.507 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.215               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.239               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.525               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.590               0.000 GPIO1_D[4] 
Info (332146): Worst-case hold slack is -0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.413              -1.104 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.245              -2.761 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.051               0.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.068               0.000 GPIO1_D[4] 
    Info (332119):     0.205               0.000 CAPonce:CAP11|CAPclk 
    Info (332119):     0.208               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.210               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.714              -0.714 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.550 GPIO1_D[4] 
    Info (332119):    -1.000            -169.000 CAPonce:CAP11|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPonce:CAP11|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.585               0.000 CLOCK_50 
    Info (332119):     9.636               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.271               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Mon Jun 24 02:12:57 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


