
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000212  00800100  00009d5c  00009df0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009d5c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000557  00800312  00800312  0000a002  2**0
                  ALLOC
  3 .stab         0001a850  00000000  00000000  0000a004  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000736a  00000000  00000000  00024854  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 62 05 	jmp	0xac4	; 0xac4 <__ctors_end>
       4:	0c 94 a7 30 	jmp	0x614e	; 0x614e <__vector_1>
       8:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
       c:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      10:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      14:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      18:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      1c:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      20:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      24:	0c 94 4a 30 	jmp	0x6094	; 0x6094 <__vector_9>
      28:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      2c:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      30:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      34:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      38:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      3c:	0c 94 c6 2f 	jmp	0x5f8c	; 0x5f8c <__vector_15>
      40:	0c 94 c6 2f 	jmp	0x5f8c	; 0x5f8c <__vector_15>
      44:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      48:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      4c:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      50:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      54:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      58:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      5c:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      60:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      64:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      68:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      6c:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      70:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      74:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      78:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      7c:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      80:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      84:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      88:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__bad_interrupt>
      8c:	8b 1e       	adc	r8, r27
      8e:	91 1e       	adc	r9, r17
      90:	94 1e       	adc	r9, r20
      92:	97 1e       	adc	r9, r23
      94:	9a 1e       	adc	r9, r26
      96:	9d 1e       	adc	r9, r29
      98:	a3 1e       	adc	r10, r19
      9a:	a0 1e       	adc	r10, r16
      9c:	a6 1e       	adc	r10, r22
      9e:	a9 1e       	adc	r10, r25
      a0:	ac 1e       	adc	r10, r28
      a2:	b5 1e       	adc	r11, r21
      a4:	b8 1e       	adc	r11, r24
      a6:	bb 1e       	adc	r11, r27
      a8:	be 1e       	adc	r11, r30
      aa:	b2 1e       	adc	r11, r18
      ac:	88 1e       	adc	r8, r24
      ae:	8e 1e       	adc	r8, r30
      b0:	c1 1e       	adc	r12, r17
      b2:	c4 1e       	adc	r12, r20
      b4:	af 1e       	adc	r10, r31
      b6:	85 1e       	adc	r8, r21
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x44b>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2146>:
     13a:	54 32 20 65 72 72 6f 72 20 70 6f 73 74 0d 0a 00     T2 error post...

0000014a <__c.2144>:
     14a:	54 32 20 65 72 72 6f 72 20 70 65 6e 64 0d 0a 00     T2 error pend...

0000015a <__c.2138>:
     15a:	54 31 20 65 72 72 6f 72 20 70 6f 73 74 0d 0a 00     T1 error post...

0000016a <__c.2136>:
     16a:	54 31 20 65 72 72 6f 72 20 70 65 6e 64 0d 0a 00     T1 error pend...

0000017a <__c.2131>:
     17a:	65 72 72 6f 72 3a 20 73 65 6d 5f 63 72 65 61 74     error: sem_creat
     18a:	65 0d 0a 00                                         e...

0000018e <__c.2160>:
     18e:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     19e:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

000001ab <__c.2155>:
     1ab:	0d 0a 00                                            ...

000001ae <__c.2153>:
     1ae:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     1be:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

000001cb <__c.2151>:
     1cb:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     1db:	61 74 69 6f 6e 73 3a 20 00                          ations: .

000001e4 <__c.2149>:
     1e4:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     1f4:	3a 20 00                                            : .

000001f7 <__c.2147>:
     1f7:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

00000207 <__c.2145>:
     207:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     217:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000222 <__c.2143>:
     222:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000233 <__c.2141>:
     233:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     243:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000254 <__c.2139>:
     254:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     264:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

0000026f <__c.2137>:
     26f:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

0000027a <__c.2230>:
     27a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000281 <__c.2227>:
     281:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000290 <__c.2224>:
     290:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000002a1 <__c.2221>:
     2a1:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2b1:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000002bc <__c.2218>:
     2bc:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2cc:	20 53 69 67 6e 61 6c 00                              Signal.

000002d4 <__c.2215>:
     2d4:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     2e4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000002f4 <__c.2212>:
     2f4:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     304:	72 6f 72 00                                         ror.

00000308 <__c.2209>:
     308:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000319 <__c.2206>:
     319:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     329:	61 72 74 00                                         art.

0000032d <__c.2203>:
     32d:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

0000033c <__c.2200>:
     33c:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     34c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000357 <__c.2197>:
     357:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000363 <__c.2194>:
     363:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     373:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     383:	20 6f 6b 3f 00                                       ok?.

00000388 <__c.2191>:
     388:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     398:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000003a6 <__c.2188>:
     3a6:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     3b6:	72 74 00                                            rt.

000003b9 <__c.2185>:
     3b9:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     3c9:	49 44 00                                            ID.

000003cc <__c.2182>:
     3cc:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     3dc:	20 57 61 6b 65 75 70 00                              Wakeup.

000003e4 <__c.2179>:
     3e4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     3f4:	6c 61 74 65 64 00                                   lated.

000003fa <__c.2176>:
     3fa:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     40a:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000415 <__c.2173>:
     415:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     425:	69 6e 74 65 72 00                                   inter.

0000042b <__c.2170>:
     42b:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     43b:	6c 6f 77 00                                         low.

0000043f <__c.2167>:
     43f:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     44f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     45f:	6e 6f 75 67 68 21 00                                nough!.

00000466 <__c.2163>:
     466:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     476:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     486:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     496:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000004a2 <__c.2160>:
     4a2:	29 3a 20 00                                         ): .

000004a6 <__c.2158>:
     4a6:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000004b2 <__c.2068>:
     4b2:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000004c1 <font5x7>:
     4c1:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     4d1:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     4e9:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     4f9:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     511:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     521:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     531:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     541:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     551:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     561:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     571:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     581:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     591:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     5a1:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     5b1:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     5c1:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     5d1:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     5e1:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     5f1:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     601:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     611:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     621:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     631:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     641:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     651:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     661:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     671:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     681:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     691:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     6a1:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     6b1:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     6c1:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     6d1:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     6e1:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     6f1:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     701:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     711:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     721:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     731:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     74d:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     75d:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     79d:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     7e5:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     7f5:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     805:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     815:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     825:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     84d:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     85d:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     86d:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     87d:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     88d:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     89d:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     8ad:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     8d5:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     8e5:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     8f5:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     90d:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     91d:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     92d:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     93d:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     94d:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     95d:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     96d:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     97d:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     98d:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     99d:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     9ad:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     9bd:	51 50 51 3c                                         QPQ<

000009c1 <__c.1865>:
     9c1:	6e 61 6e 00                                         nan.

000009c5 <__c.1863>:
     9c5:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     9d5:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     9e5:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     9f5:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     a05:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     a15:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     a25:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     a35:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     a45:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     a55:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     a65:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     a75:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     a85:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     a95:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     aa5:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     ab5:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27 00        .r^"....$...='.

00000ac4 <__ctors_end>:
     ac4:	11 24       	eor	r1, r1
     ac6:	1f be       	out	0x3f, r1	; 63
     ac8:	cf ef       	ldi	r28, 0xFF	; 255
     aca:	d0 e1       	ldi	r29, 0x10	; 16
     acc:	de bf       	out	0x3e, r29	; 62
     ace:	cd bf       	out	0x3d, r28	; 61

00000ad0 <__do_copy_data>:
     ad0:	13 e0       	ldi	r17, 0x03	; 3
     ad2:	a0 e0       	ldi	r26, 0x00	; 0
     ad4:	b1 e0       	ldi	r27, 0x01	; 1
     ad6:	ec e5       	ldi	r30, 0x5C	; 92
     ad8:	fd e9       	ldi	r31, 0x9D	; 157
     ada:	00 e0       	ldi	r16, 0x00	; 0
     adc:	0b bf       	out	0x3b, r16	; 59
     ade:	02 c0       	rjmp	.+4      	; 0xae4 <__do_copy_data+0x14>
     ae0:	07 90       	elpm	r0, Z+
     ae2:	0d 92       	st	X+, r0
     ae4:	a2 31       	cpi	r26, 0x12	; 18
     ae6:	b1 07       	cpc	r27, r17
     ae8:	d9 f7       	brne	.-10     	; 0xae0 <__do_copy_data+0x10>

00000aea <__do_clear_bss>:
     aea:	18 e0       	ldi	r17, 0x08	; 8
     aec:	a2 e1       	ldi	r26, 0x12	; 18
     aee:	b3 e0       	ldi	r27, 0x03	; 3
     af0:	01 c0       	rjmp	.+2      	; 0xaf4 <.do_clear_bss_start>

00000af2 <.do_clear_bss_loop>:
     af2:	1d 92       	st	X+, r1

00000af4 <.do_clear_bss_start>:
     af4:	a9 36       	cpi	r26, 0x69	; 105
     af6:	b1 07       	cpc	r27, r17
     af8:	e1 f7       	brne	.-8      	; 0xaf2 <.do_clear_bss_loop>
     afa:	0e 94 19 08 	call	0x1032	; 0x1032 <main>
     afe:	0c 94 ac 4e 	jmp	0x9d58	; 0x9d58 <_exit>

00000b02 <__bad_interrupt>:
     b02:	0c 94 9c 2f 	jmp	0x5f38	; 0x5f38 <__vector_default>

00000b06 <Task4>:
		//cnt++;
	}
}

void Task4()
{
     b06:	cf 93       	push	r28
     b08:	df 93       	push	r29

  	while(1) {
		nrk_spin_wait_us(100000);
		nrk_wait_until_next_period();

		printf("t[%d]\n", nrk_get_pid());
     b0a:	c0 e0       	ldi	r28, 0x00	; 0
     b0c:	d1 e0       	ldi	r29, 0x01	; 1
	//uint16_t i;
	//uint16_t cnt=0;
  	//printf( "Task4 PID=%d\r\n",nrk_get_pid());

  	while(1) {
		nrk_spin_wait_us(100000);
     b0e:	80 ea       	ldi	r24, 0xA0	; 160
     b10:	96 e8       	ldi	r25, 0x86	; 134
     b12:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
		nrk_wait_until_next_period();
     b16:	0e 94 7f 27 	call	0x4efe	; 0x4efe <nrk_wait_until_next_period>

		printf("t[%d]\n", nrk_get_pid());
     b1a:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     b1e:	00 d0       	rcall	.+0      	; 0xb20 <Task4+0x1a>
     b20:	00 d0       	rcall	.+0      	; 0xb22 <Task4+0x1c>
     b22:	ed b7       	in	r30, 0x3d	; 61
     b24:	fe b7       	in	r31, 0x3e	; 62
     b26:	31 96       	adiw	r30, 0x01	; 1
     b28:	ad b7       	in	r26, 0x3d	; 61
     b2a:	be b7       	in	r27, 0x3e	; 62
     b2c:	12 96       	adiw	r26, 0x02	; 2
     b2e:	dc 93       	st	X, r29
     b30:	ce 93       	st	-X, r28
     b32:	11 97       	sbiw	r26, 0x01	; 1
     b34:	82 83       	std	Z+2, r24	; 0x02
     b36:	13 82       	std	Z+3, r1	; 0x03
     b38:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
     b3c:	0f 90       	pop	r0
     b3e:	0f 90       	pop	r0
     b40:	0f 90       	pop	r0
     b42:	0f 90       	pop	r0
     b44:	e4 cf       	rjmp	.-56     	; 0xb0e <Task4+0x8>

00000b46 <Task3>:
        	//cnt++;
        }
}

void Task3()
{
     b46:	cf 93       	push	r28
     b48:	df 93       	push	r29

  	while(1) {
		nrk_spin_wait_us(100000);
		nrk_wait_until_next_period();

		printf("t[%d]\n", nrk_get_pid());
     b4a:	c0 e0       	ldi	r28, 0x00	; 0
     b4c:	d1 e0       	ldi	r29, 0x01	; 1
	//uint16_t cnt=0;
  	//printf( "Task3 PID=%d\r\n",nrk_get_pid());
	uint16_t i;

  	while(1) {
		nrk_spin_wait_us(100000);
     b4e:	80 ea       	ldi	r24, 0xA0	; 160
     b50:	96 e8       	ldi	r25, 0x86	; 134
     b52:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
		nrk_wait_until_next_period();
     b56:	0e 94 7f 27 	call	0x4efe	; 0x4efe <nrk_wait_until_next_period>

		printf("t[%d]\n", nrk_get_pid());
     b5a:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     b5e:	00 d0       	rcall	.+0      	; 0xb60 <Task3+0x1a>
     b60:	00 d0       	rcall	.+0      	; 0xb62 <Task3+0x1c>
     b62:	ed b7       	in	r30, 0x3d	; 61
     b64:	fe b7       	in	r31, 0x3e	; 62
     b66:	31 96       	adiw	r30, 0x01	; 1
     b68:	ad b7       	in	r26, 0x3d	; 61
     b6a:	be b7       	in	r27, 0x3e	; 62
     b6c:	12 96       	adiw	r26, 0x02	; 2
     b6e:	dc 93       	st	X, r29
     b70:	ce 93       	st	-X, r28
     b72:	11 97       	sbiw	r26, 0x01	; 1
     b74:	82 83       	std	Z+2, r24	; 0x02
     b76:	13 82       	std	Z+3, r1	; 0x03
     b78:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
     b7c:	0f 90       	pop	r0
     b7e:	0f 90       	pop	r0
     b80:	0f 90       	pop	r0
     b82:	0f 90       	pop	r0
     b84:	e4 cf       	rjmp	.-56     	; 0xb4e <Task3+0x8>

00000b86 <Task2>:
		//cnt++;
	}
}

void Task2()
{
     b86:	ef 92       	push	r14
     b88:	ff 92       	push	r15
     b8a:	0f 93       	push	r16
     b8c:	1f 93       	push	r17
     b8e:	cf 93       	push	r28
     b90:	df 93       	push	r29

  	while(1) {
		nrk_led_toggle(ORANGE_LED);

		// acquire lock
		printf("t[%d]: sem_pend\n", nrk_get_pid());
     b92:	87 e0       	ldi	r24, 0x07	; 7
     b94:	e8 2e       	mov	r14, r24
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	f8 2e       	mov	r15, r24
		v = nrk_sem_pend(r1);
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error pend\r\n"));

		// wait some time inside semaphore to show the effect
		printf("t[%d]: sem_acquired\n", nrk_get_pid());
     b9a:	08 e1       	ldi	r16, 0x18	; 24
     b9c:	11 e0       	ldi	r17, 0x01	; 1
		nrk_spin_wait_us(1000000);

		// release lock
		v = nrk_sem_post(r1);
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error post\r\n"));
		printf("t[%d]: sem_post\n", nrk_get_pid());
     b9e:	cd e2       	ldi	r28, 0x2D	; 45
     ba0:	d1 e0       	ldi	r29, 0x01	; 1
  	//uint8_t cnt=0;
  	//printf( "Task2 PID=%d\r\n",nrk_get_pid());
  	int8_t v;

  	while(1) {
		nrk_led_toggle(ORANGE_LED);
     ba2:	80 e0       	ldi	r24, 0x00	; 0
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	0e 94 15 13 	call	0x262a	; 0x262a <nrk_led_toggle>

		// acquire lock
		printf("t[%d]: sem_pend\n", nrk_get_pid());
     baa:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     bae:	00 d0       	rcall	.+0      	; 0xbb0 <Task2+0x2a>
     bb0:	00 d0       	rcall	.+0      	; 0xbb2 <Task2+0x2c>
     bb2:	ed b7       	in	r30, 0x3d	; 61
     bb4:	fe b7       	in	r31, 0x3e	; 62
     bb6:	31 96       	adiw	r30, 0x01	; 1
     bb8:	ad b7       	in	r26, 0x3d	; 61
     bba:	be b7       	in	r27, 0x3e	; 62
     bbc:	12 96       	adiw	r26, 0x02	; 2
     bbe:	fc 92       	st	X, r15
     bc0:	ee 92       	st	-X, r14
     bc2:	11 97       	sbiw	r26, 0x01	; 1
     bc4:	82 83       	std	Z+2, r24	; 0x02
     bc6:	13 82       	std	Z+3, r1	; 0x03
     bc8:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
		v = nrk_sem_pend(r1);
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	0f 90       	pop	r0
     bd2:	0f 90       	pop	r0
     bd4:	80 91 55 06 	lds	r24, 0x0655
     bd8:	90 91 56 06 	lds	r25, 0x0656
     bdc:	0e 94 19 24 	call	0x4832	; 0x4832 <nrk_sem_pend>
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error pend\r\n"));
     be0:	8f 3f       	cpi	r24, 0xFF	; 255
     be2:	21 f4       	brne	.+8      	; 0xbec <Task2+0x66>
     be4:	8a e4       	ldi	r24, 0x4A	; 74
     be6:	91 e0       	ldi	r25, 0x01	; 1
     be8:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>

		// wait some time inside semaphore to show the effect
		printf("t[%d]: sem_acquired\n", nrk_get_pid());
     bec:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     bf0:	00 d0       	rcall	.+0      	; 0xbf2 <Task2+0x6c>
     bf2:	00 d0       	rcall	.+0      	; 0xbf4 <Task2+0x6e>
     bf4:	ed b7       	in	r30, 0x3d	; 61
     bf6:	fe b7       	in	r31, 0x3e	; 62
     bf8:	31 96       	adiw	r30, 0x01	; 1
     bfa:	ad b7       	in	r26, 0x3d	; 61
     bfc:	be b7       	in	r27, 0x3e	; 62
     bfe:	12 96       	adiw	r26, 0x02	; 2
     c00:	1c 93       	st	X, r17
     c02:	0e 93       	st	-X, r16
     c04:	11 97       	sbiw	r26, 0x01	; 1
     c06:	82 83       	std	Z+2, r24	; 0x02
     c08:	13 82       	std	Z+3, r1	; 0x03
     c0a:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
		nrk_spin_wait_us(1000000);
     c0e:	0f 90       	pop	r0
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	0f 90       	pop	r0
     c16:	80 e4       	ldi	r24, 0x40	; 64
     c18:	92 e4       	ldi	r25, 0x42	; 66
     c1a:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>

		// release lock
		v = nrk_sem_post(r1);
     c1e:	80 91 55 06 	lds	r24, 0x0655
     c22:	90 91 56 06 	lds	r25, 0x0656
     c26:	0e 94 ba 23 	call	0x4774	; 0x4774 <nrk_sem_post>
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error post\r\n"));
     c2a:	8f 3f       	cpi	r24, 0xFF	; 255
     c2c:	21 f4       	brne	.+8      	; 0xc36 <Task2+0xb0>
     c2e:	8a e3       	ldi	r24, 0x3A	; 58
     c30:	91 e0       	ldi	r25, 0x01	; 1
     c32:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
		printf("t[%d]: sem_post\n", nrk_get_pid());
     c36:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     c3a:	00 d0       	rcall	.+0      	; 0xc3c <Task2+0xb6>
     c3c:	00 d0       	rcall	.+0      	; 0xc3e <Task2+0xb8>
     c3e:	ed b7       	in	r30, 0x3d	; 61
     c40:	fe b7       	in	r31, 0x3e	; 62
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	ad b7       	in	r26, 0x3d	; 61
     c46:	be b7       	in	r27, 0x3e	; 62
     c48:	12 96       	adiw	r26, 0x02	; 2
     c4a:	dc 93       	st	X, r29
     c4c:	ce 93       	st	-X, r28
     c4e:	11 97       	sbiw	r26, 0x01	; 1
     c50:	82 83       	std	Z+2, r24	; 0x02
     c52:	13 82       	std	Z+3, r1	; 0x03
     c54:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>

		nrk_wait_until_next_period();
     c58:	0f 90       	pop	r0
     c5a:	0f 90       	pop	r0
     c5c:	0f 90       	pop	r0
     c5e:	0f 90       	pop	r0
     c60:	0e 94 7f 27 	call	0x4efe	; 0x4efe <nrk_wait_until_next_period>
		//printf( "Task2 cnt=%d\r\n",cnt );
		//nrk_kprintf( PSTR("Task2 accessing semaphore\r\n"));
		//nrk_kprintf( PSTR("Task2 holding semaphore\r\n"));
		//nrk_kprintf( PSTR("Task2 released semaphore\r\n"));
        	//cnt++;
        }
     c64:	9e cf       	rjmp	.-196    	; 0xba2 <Task2+0x1c>

00000c66 <Task1>:
  	return 0;
}


void Task1()
{
     c66:	ef 92       	push	r14
     c68:	ff 92       	push	r15
     c6a:	0f 93       	push	r16
     c6c:	1f 93       	push	r17
     c6e:	cf 93       	push	r28
     c70:	df 93       	push	r29
  	while(1) {
		nrk_led_toggle(ORANGE_LED);
		nrk_wait_until_next_period();

		// acquire lock
		printf("t[%d]: sem_pend\n", nrk_get_pid());
     c72:	97 e0       	ldi	r25, 0x07	; 7
     c74:	e9 2e       	mov	r14, r25
     c76:	91 e0       	ldi	r25, 0x01	; 1
     c78:	f9 2e       	mov	r15, r25
		v = nrk_sem_pend(r1);
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error pend\r\n"));

		// wait some time inside semaphore to show the effect
		printf("t[%d]: sem_acquired\n", nrk_get_pid());
     c7a:	08 e1       	ldi	r16, 0x18	; 24
     c7c:	11 e0       	ldi	r17, 0x01	; 1
		nrk_spin_wait_us(1000000);

		// release lock
		v = nrk_sem_post(r1);
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error post\r\n"));
		printf("t[%d]: sem_post\n", nrk_get_pid());
     c7e:	cd e2       	ldi	r28, 0x2D	; 45
     c80:	d1 e0       	ldi	r29, 0x01	; 1
	//printf( "My node's address is %d\r\n",NODE_ADDR );	
  	//printf( "Task1 PID=%d\r\n",nrk_get_pid());
	int8_t v;

  	while(1) {
		nrk_led_toggle(ORANGE_LED);
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	0e 94 15 13 	call	0x262a	; 0x262a <nrk_led_toggle>
		nrk_wait_until_next_period();
     c8a:	0e 94 7f 27 	call	0x4efe	; 0x4efe <nrk_wait_until_next_period>

		// acquire lock
		printf("t[%d]: sem_pend\n", nrk_get_pid());
     c8e:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     c92:	00 d0       	rcall	.+0      	; 0xc94 <Task1+0x2e>
     c94:	00 d0       	rcall	.+0      	; 0xc96 <Task1+0x30>
     c96:	ed b7       	in	r30, 0x3d	; 61
     c98:	fe b7       	in	r31, 0x3e	; 62
     c9a:	31 96       	adiw	r30, 0x01	; 1
     c9c:	ad b7       	in	r26, 0x3d	; 61
     c9e:	be b7       	in	r27, 0x3e	; 62
     ca0:	12 96       	adiw	r26, 0x02	; 2
     ca2:	fc 92       	st	X, r15
     ca4:	ee 92       	st	-X, r14
     ca6:	11 97       	sbiw	r26, 0x01	; 1
     ca8:	82 83       	std	Z+2, r24	; 0x02
     caa:	13 82       	std	Z+3, r1	; 0x03
     cac:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
		v = nrk_sem_pend(r1);
     cb0:	0f 90       	pop	r0
     cb2:	0f 90       	pop	r0
     cb4:	0f 90       	pop	r0
     cb6:	0f 90       	pop	r0
     cb8:	80 91 55 06 	lds	r24, 0x0655
     cbc:	90 91 56 06 	lds	r25, 0x0656
     cc0:	0e 94 19 24 	call	0x4832	; 0x4832 <nrk_sem_pend>
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error pend\r\n"));
     cc4:	8f 3f       	cpi	r24, 0xFF	; 255
     cc6:	21 f4       	brne	.+8      	; 0xcd0 <Task1+0x6a>
     cc8:	8a e6       	ldi	r24, 0x6A	; 106
     cca:	91 e0       	ldi	r25, 0x01	; 1
     ccc:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>

		// wait some time inside semaphore to show the effect
		printf("t[%d]: sem_acquired\n", nrk_get_pid());
     cd0:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     cd4:	00 d0       	rcall	.+0      	; 0xcd6 <Task1+0x70>
     cd6:	00 d0       	rcall	.+0      	; 0xcd8 <Task1+0x72>
     cd8:	ed b7       	in	r30, 0x3d	; 61
     cda:	fe b7       	in	r31, 0x3e	; 62
     cdc:	31 96       	adiw	r30, 0x01	; 1
     cde:	ad b7       	in	r26, 0x3d	; 61
     ce0:	be b7       	in	r27, 0x3e	; 62
     ce2:	12 96       	adiw	r26, 0x02	; 2
     ce4:	1c 93       	st	X, r17
     ce6:	0e 93       	st	-X, r16
     ce8:	11 97       	sbiw	r26, 0x01	; 1
     cea:	82 83       	std	Z+2, r24	; 0x02
     cec:	13 82       	std	Z+3, r1	; 0x03
     cee:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
		nrk_spin_wait_us(1000000);
     cf2:	0f 90       	pop	r0
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
     cf8:	0f 90       	pop	r0
     cfa:	80 e4       	ldi	r24, 0x40	; 64
     cfc:	92 e4       	ldi	r25, 0x42	; 66
     cfe:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>

		// release lock
		v = nrk_sem_post(r1);
     d02:	80 91 55 06 	lds	r24, 0x0655
     d06:	90 91 56 06 	lds	r25, 0x0656
     d0a:	0e 94 ba 23 	call	0x4774	; 0x4774 <nrk_sem_post>
		if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error post\r\n"));
     d0e:	8f 3f       	cpi	r24, 0xFF	; 255
     d10:	21 f4       	brne	.+8      	; 0xd1a <Task1+0xb4>
     d12:	8a e5       	ldi	r24, 0x5A	; 90
     d14:	91 e0       	ldi	r25, 0x01	; 1
     d16:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
		printf("t[%d]: sem_post\n", nrk_get_pid());
     d1a:	0e 94 12 28 	call	0x5024	; 0x5024 <nrk_get_pid>
     d1e:	00 d0       	rcall	.+0      	; 0xd20 <Task1+0xba>
     d20:	00 d0       	rcall	.+0      	; 0xd22 <Task1+0xbc>
     d22:	ed b7       	in	r30, 0x3d	; 61
     d24:	fe b7       	in	r31, 0x3e	; 62
     d26:	31 96       	adiw	r30, 0x01	; 1
     d28:	ad b7       	in	r26, 0x3d	; 61
     d2a:	be b7       	in	r27, 0x3e	; 62
     d2c:	12 96       	adiw	r26, 0x02	; 2
     d2e:	dc 93       	st	X, r29
     d30:	ce 93       	st	-X, r28
     d32:	11 97       	sbiw	r26, 0x01	; 1
     d34:	82 83       	std	Z+2, r24	; 0x02
     d36:	13 82       	std	Z+3, r1	; 0x03
     d38:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>

		nrk_wait_until_next_period();
     d3c:	0f 90       	pop	r0
     d3e:	0f 90       	pop	r0
     d40:	0f 90       	pop	r0
     d42:	0f 90       	pop	r0
     d44:	0e 94 7f 27 	call	0x4efe	; 0x4efe <nrk_wait_until_next_period>
		//printf( "Task1 cnt=%d\r\n",cnt );
		//nrk_kprintf( PSTR("Task1 accessing semaphore\r\n"));
		//nrk_kprintf( PSTR("Task1 holding semaphore\r\n"));
		//nrk_kprintf( PSTR("Task1 released semaphore\r\n"));
		//cnt++;
	}
     d48:	9c cf       	rjmp	.-200    	; 0xc82 <Task1+0x1c>

00000d4a <nrk_create_taskset>:
		//cnt++;
	}
}

void nrk_create_taskset()
{
     d4a:	df 92       	push	r13
     d4c:	ef 92       	push	r14
     d4e:	ff 92       	push	r15
     d50:	0f 93       	push	r16
     d52:	1f 93       	push	r17
     d54:	cf 93       	push	r28
     d56:	df 93       	push	r29
     d58:	e3 ef       	ldi	r30, 0xF3	; 243
     d5a:	f3 e0       	ldi	r31, 0x03	; 3
     d5c:	80 e5       	ldi	r24, 0x50	; 80
     d5e:	96 e0       	ldi	r25, 0x06	; 6
     d60:	cf e9       	ldi	r28, 0x9F	; 159
     d62:	d4 e0       	ldi	r29, 0x04	; 4
     d64:	45 e4       	ldi	r20, 0x45	; 69
     d66:	53 e0       	ldi	r21, 0x03	; 3
	uint8_t i;

	for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
	{
		TaskOne.semaphores[i] = false;
     d68:	11 92       	st	Z+, r1
		TaskTwo.semaphores[i] = false;
     d6a:	dc 01       	movw	r26, r24
     d6c:	1d 92       	st	X+, r1
     d6e:	cd 01       	movw	r24, r26
		TaskThree.semaphores[i] = false;
     d70:	19 92       	st	Y+, r1
		TaskFour.semaphores[i] = false;
     d72:	da 01       	movw	r26, r20
     d74:	1d 92       	st	X+, r1
     d76:	ad 01       	movw	r20, r26

void nrk_create_taskset()
{
	uint8_t i;

	for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
     d78:	b3 e0       	ldi	r27, 0x03	; 3
     d7a:	e8 3f       	cpi	r30, 0xF8	; 248
     d7c:	fb 07       	cpc	r31, r27
     d7e:	a1 f7       	brne	.-24     	; 0xd68 <nrk_create_taskset+0x1e>
		TaskTwo.semaphores[i] = false;
		TaskThree.semaphores[i] = false;
		TaskFour.semaphores[i] = false;
	}

  	TaskOne.task = Task1;
     d80:	83 e3       	ldi	r24, 0x33	; 51
     d82:	96 e0       	ldi	r25, 0x06	; 6
     d84:	90 93 d6 03 	sts	0x03D6, r25
     d88:	80 93 d5 03 	sts	0x03D5, r24
  	TaskOne.Ptos = (void *) &Stack1[NRK_APP_STACKSIZE];
     d8c:	84 e2       	ldi	r24, 0x24	; 36
     d8e:	95 e0       	ldi	r25, 0x05	; 5
     d90:	90 93 d2 03 	sts	0x03D2, r25
     d94:	80 93 d1 03 	sts	0x03D1, r24
  	TaskOne.Pbos = (void *) &Stack1[0];
     d98:	84 ea       	ldi	r24, 0xA4	; 164
     d9a:	94 e0       	ldi	r25, 0x04	; 4
     d9c:	90 93 d4 03 	sts	0x03D4, r25
     da0:	80 93 d3 03 	sts	0x03D3, r24
  	//WTaskOne.prio = 2;
  	TaskOne.FirstActivation = TRUE;
     da4:	dd 24       	eor	r13, r13
     da6:	d3 94       	inc	r13
     da8:	d0 92 d7 03 	sts	0x03D7, r13
  	TaskOne.Type = BASIC_TASK;
     dac:	d0 92 d9 03 	sts	0x03D9, r13
  	TaskOne.SchType = PREEMPTIVE;
     db0:	d0 92 da 03 	sts	0x03DA, r13
  	TaskOne.period.secs = 0;
     db4:	10 92 db 03 	sts	0x03DB, r1
     db8:	10 92 dc 03 	sts	0x03DC, r1
     dbc:	10 92 dd 03 	sts	0x03DD, r1
     dc0:	10 92 de 03 	sts	0x03DE, r1
  	TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     dc4:	20 e8       	ldi	r18, 0x80	; 128
     dc6:	32 eb       	ldi	r19, 0xB2	; 178
     dc8:	46 ee       	ldi	r20, 0xE6	; 230
     dca:	5e e0       	ldi	r21, 0x0E	; 14
     dcc:	20 93 df 03 	sts	0x03DF, r18
     dd0:	30 93 e0 03 	sts	0x03E0, r19
     dd4:	40 93 e1 03 	sts	0x03E1, r20
     dd8:	50 93 e2 03 	sts	0x03E2, r21
  	TaskOne.cpu_reserve.secs = 0;
     ddc:	10 92 e3 03 	sts	0x03E3, r1
     de0:	10 92 e4 03 	sts	0x03E4, r1
     de4:	10 92 e5 03 	sts	0x03E5, r1
     de8:	10 92 e6 03 	sts	0x03E6, r1
  	TaskOne.cpu_reserve.nano_secs =  50*NANOS_PER_MS;
     dec:	20 e8       	ldi	r18, 0x80	; 128
     dee:	30 ef       	ldi	r19, 0xF0	; 240
     df0:	4a ef       	ldi	r20, 0xFA	; 250
     df2:	52 e0       	ldi	r21, 0x02	; 2
     df4:	20 93 e7 03 	sts	0x03E7, r18
     df8:	30 93 e8 03 	sts	0x03E8, r19
     dfc:	40 93 e9 03 	sts	0x03E9, r20
     e00:	50 93 ea 03 	sts	0x03EA, r21
  	TaskOne.offset.secs = 0;
     e04:	10 92 eb 03 	sts	0x03EB, r1
     e08:	10 92 ec 03 	sts	0x03EC, r1
     e0c:	10 92 ed 03 	sts	0x03ED, r1
     e10:	10 92 ee 03 	sts	0x03EE, r1
  	TaskOne.offset.nano_secs= 0;
     e14:	10 92 ef 03 	sts	0x03EF, r1
     e18:	10 92 f0 03 	sts	0x03F0, r1
     e1c:	10 92 f1 03 	sts	0x03F1, r1
     e20:	10 92 f2 03 	sts	0x03F2, r1

	// @T3 SRP: Task registers which resources it will use.
  	//          Indices are in order of the created semaphores.
  	TaskOne.semaphores[0] = true;
     e24:	d0 92 f3 03 	sts	0x03F3, r13

  	nrk_activate_task (&TaskOne);
     e28:	cf 01       	movw	r24, r30
     e2a:	88 97       	sbiw	r24, 0x28	; 40
     e2c:	0e 94 9b 25 	call	0x4b36	; 0x4b36 <nrk_activate_task>

  	TaskTwo.task = Task2;
     e30:	83 ec       	ldi	r24, 0xC3	; 195
     e32:	95 e0       	ldi	r25, 0x05	; 5
     e34:	90 93 33 06 	sts	0x0633, r25
     e38:	80 93 32 06 	sts	0x0632, r24
  	TaskTwo.Ptos = (void *) &Stack2[NRK_APP_STACKSIZE];
     e3c:	88 e7       	ldi	r24, 0x78	; 120
     e3e:	94 e0       	ldi	r25, 0x04	; 4
     e40:	90 93 2f 06 	sts	0x062F, r25
     e44:	80 93 2e 06 	sts	0x062E, r24
  	TaskTwo.Pbos = (void *) &Stack2[0];
     e48:	88 ef       	ldi	r24, 0xF8	; 248
     e4a:	93 e0       	ldi	r25, 0x03	; 3
     e4c:	90 93 31 06 	sts	0x0631, r25
     e50:	80 93 30 06 	sts	0x0630, r24
  	//TaskTwo.prio = 4;
  	TaskTwo.FirstActivation = TRUE;
     e54:	d0 92 34 06 	sts	0x0634, r13
  	TaskTwo.Type = BASIC_TASK;
     e58:	d0 92 36 06 	sts	0x0636, r13
  	TaskTwo.SchType = PREEMPTIVE;
     e5c:	d0 92 37 06 	sts	0x0637, r13
  	TaskTwo.period.secs = 0;
     e60:	10 92 38 06 	sts	0x0638, r1
     e64:	10 92 39 06 	sts	0x0639, r1
     e68:	10 92 3a 06 	sts	0x063A, r1
     e6c:	10 92 3b 06 	sts	0x063B, r1
  	TaskTwo.period.nano_secs = 100*NANOS_PER_MS;
     e70:	e1 2c       	mov	r14, r1
     e72:	21 ee       	ldi	r18, 0xE1	; 225
     e74:	f2 2e       	mov	r15, r18
     e76:	25 ef       	ldi	r18, 0xF5	; 245
     e78:	02 2f       	mov	r16, r18
     e7a:	25 e0       	ldi	r18, 0x05	; 5
     e7c:	12 2f       	mov	r17, r18
     e7e:	e0 92 3c 06 	sts	0x063C, r14
     e82:	f0 92 3d 06 	sts	0x063D, r15
     e86:	00 93 3e 06 	sts	0x063E, r16
     e8a:	10 93 3f 06 	sts	0x063F, r17
  	TaskTwo.cpu_reserve.secs = 0;
     e8e:	10 92 40 06 	sts	0x0640, r1
     e92:	10 92 41 06 	sts	0x0641, r1
     e96:	10 92 42 06 	sts	0x0642, r1
     e9a:	10 92 43 06 	sts	0x0643, r1
 	TaskTwo.cpu_reserve.nano_secs = 35*NANOS_PER_MS;
     e9e:	80 ec       	ldi	r24, 0xC0	; 192
     ea0:	9e e0       	ldi	r25, 0x0E	; 14
     ea2:	a6 e1       	ldi	r26, 0x16	; 22
     ea4:	b2 e0       	ldi	r27, 0x02	; 2
     ea6:	80 93 44 06 	sts	0x0644, r24
     eaa:	90 93 45 06 	sts	0x0645, r25
     eae:	a0 93 46 06 	sts	0x0646, r26
     eb2:	b0 93 47 06 	sts	0x0647, r27
  	TaskTwo.offset.secs = 0;
     eb6:	10 92 48 06 	sts	0x0648, r1
     eba:	10 92 49 06 	sts	0x0649, r1
     ebe:	10 92 4a 06 	sts	0x064A, r1
     ec2:	10 92 4b 06 	sts	0x064B, r1
  	TaskTwo.offset.nano_secs= 0;
     ec6:	10 92 4c 06 	sts	0x064C, r1
     eca:	10 92 4d 06 	sts	0x064D, r1
     ece:	10 92 4e 06 	sts	0x064E, r1
     ed2:	10 92 4f 06 	sts	0x064F, r1

	// @T3 SRP: Task registers which resources it will use.
  	//          Indices are in order of the created semaphores.
  	TaskTwo.semaphores[0] = true;
     ed6:	d0 92 50 06 	sts	0x0650, r13

  	nrk_activate_task (&TaskTwo);
     eda:	8d e2       	ldi	r24, 0x2D	; 45
     edc:	96 e0       	ldi	r25, 0x06	; 6
     ede:	0e 94 9b 25 	call	0x4b36	; 0x4b36 <nrk_activate_task>

  	TaskThree.task = Task3;
     ee2:	83 ea       	ldi	r24, 0xA3	; 163
     ee4:	95 e0       	ldi	r25, 0x05	; 5
     ee6:	90 93 82 04 	sts	0x0482, r25
     eea:	80 93 81 04 	sts	0x0481, r24
  	TaskThree.Ptos = (void *) &Stack3[NRK_APP_STACKSIZE];
     eee:	8c ec       	ldi	r24, 0xCC	; 204
     ef0:	93 e0       	ldi	r25, 0x03	; 3
     ef2:	90 93 7e 04 	sts	0x047E, r25
     ef6:	80 93 7d 04 	sts	0x047D, r24
  	TaskThree.Pbos = (void *) &Stack3[0];
     efa:	8c e4       	ldi	r24, 0x4C	; 76
     efc:	93 e0       	ldi	r25, 0x03	; 3
     efe:	90 93 80 04 	sts	0x0480, r25
     f02:	80 93 7f 04 	sts	0x047F, r24
  	//TaskThree.prio = 3;
  	TaskThree.FirstActivation = TRUE;
     f06:	d0 92 83 04 	sts	0x0483, r13
  	TaskThree.Type = BASIC_TASK;
     f0a:	d0 92 85 04 	sts	0x0485, r13
  	TaskThree.SchType = PREEMPTIVE;
     f0e:	d0 92 86 04 	sts	0x0486, r13
  	TaskThree.period.secs = 0;
     f12:	10 92 87 04 	sts	0x0487, r1
     f16:	10 92 88 04 	sts	0x0488, r1
     f1a:	10 92 89 04 	sts	0x0489, r1
     f1e:	10 92 8a 04 	sts	0x048A, r1
  	TaskThree.period.nano_secs = 500*NANOS_PER_MS;
     f22:	80 e0       	ldi	r24, 0x00	; 0
     f24:	95 e6       	ldi	r25, 0x65	; 101
     f26:	ad ec       	ldi	r26, 0xCD	; 205
     f28:	bd e1       	ldi	r27, 0x1D	; 29
     f2a:	80 93 8b 04 	sts	0x048B, r24
     f2e:	90 93 8c 04 	sts	0x048C, r25
     f32:	a0 93 8d 04 	sts	0x048D, r26
     f36:	b0 93 8e 04 	sts	0x048E, r27
  	TaskThree.cpu_reserve.secs = 0;
     f3a:	10 92 8f 04 	sts	0x048F, r1
     f3e:	10 92 90 04 	sts	0x0490, r1
     f42:	10 92 91 04 	sts	0x0491, r1
     f46:	10 92 92 04 	sts	0x0492, r1
  	TaskThree.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     f4a:	e0 92 93 04 	sts	0x0493, r14
     f4e:	f0 92 94 04 	sts	0x0494, r15
     f52:	00 93 95 04 	sts	0x0495, r16
     f56:	10 93 96 04 	sts	0x0496, r17
  	TaskThree.offset.secs = 0;
     f5a:	10 92 97 04 	sts	0x0497, r1
     f5e:	10 92 98 04 	sts	0x0498, r1
     f62:	10 92 99 04 	sts	0x0499, r1
     f66:	10 92 9a 04 	sts	0x049A, r1
  	TaskThree.offset.nano_secs= 0;
     f6a:	10 92 9b 04 	sts	0x049B, r1
     f6e:	10 92 9c 04 	sts	0x049C, r1
     f72:	10 92 9d 04 	sts	0x049D, r1
     f76:	10 92 9e 04 	sts	0x049E, r1
  	nrk_activate_task (&TaskThree);
     f7a:	8c e7       	ldi	r24, 0x7C	; 124
     f7c:	94 e0       	ldi	r25, 0x04	; 4
     f7e:	0e 94 9b 25 	call	0x4b36	; 0x4b36 <nrk_activate_task>

  	TaskFour.task = Task4;
     f82:	83 e8       	ldi	r24, 0x83	; 131
     f84:	95 e0       	ldi	r25, 0x05	; 5
     f86:	90 93 28 03 	sts	0x0328, r25
     f8a:	80 93 27 03 	sts	0x0327, r24
  	TaskFour.Ptos = (void *) &Stack4[NRK_APP_STACKSIZE];
     f8e:	8d e2       	ldi	r24, 0x2D	; 45
     f90:	96 e0       	ldi	r25, 0x06	; 6
     f92:	90 93 24 03 	sts	0x0324, r25
     f96:	80 93 23 03 	sts	0x0323, r24
  	TaskFour.Pbos = (void *) &Stack4[0];
     f9a:	8d ea       	ldi	r24, 0xAD	; 173
     f9c:	95 e0       	ldi	r25, 0x05	; 5
     f9e:	90 93 26 03 	sts	0x0326, r25
     fa2:	80 93 25 03 	sts	0x0325, r24
  	//TaskFour.prio = 4;
  	TaskFour.FirstActivation = TRUE;
     fa6:	d0 92 29 03 	sts	0x0329, r13
  	TaskFour.Type = BASIC_TASK;
     faa:	d0 92 2b 03 	sts	0x032B, r13
  	TaskFour.SchType = PREEMPTIVE;
     fae:	d0 92 2c 03 	sts	0x032C, r13
  	TaskFour.period.secs = 0;
     fb2:	10 92 2d 03 	sts	0x032D, r1
     fb6:	10 92 2e 03 	sts	0x032E, r1
     fba:	10 92 2f 03 	sts	0x032F, r1
     fbe:	10 92 30 03 	sts	0x0330, r1
  	TaskFour.period.nano_secs = 400*NANOS_PER_MS;
     fc2:	80 e0       	ldi	r24, 0x00	; 0
     fc4:	94 e8       	ldi	r25, 0x84	; 132
     fc6:	a7 ed       	ldi	r26, 0xD7	; 215
     fc8:	b7 e1       	ldi	r27, 0x17	; 23
     fca:	80 93 31 03 	sts	0x0331, r24
     fce:	90 93 32 03 	sts	0x0332, r25
     fd2:	a0 93 33 03 	sts	0x0333, r26
     fd6:	b0 93 34 03 	sts	0x0334, r27
  	TaskFour.cpu_reserve.secs = 0;
     fda:	10 92 35 03 	sts	0x0335, r1
     fde:	10 92 36 03 	sts	0x0336, r1
     fe2:	10 92 37 03 	sts	0x0337, r1
     fe6:	10 92 38 03 	sts	0x0338, r1
  	TaskFour.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     fea:	e0 92 39 03 	sts	0x0339, r14
     fee:	f0 92 3a 03 	sts	0x033A, r15
     ff2:	00 93 3b 03 	sts	0x033B, r16
     ff6:	10 93 3c 03 	sts	0x033C, r17
  	TaskFour.offset.secs = 0;
     ffa:	10 92 3d 03 	sts	0x033D, r1
     ffe:	10 92 3e 03 	sts	0x033E, r1
    1002:	10 92 3f 03 	sts	0x033F, r1
    1006:	10 92 40 03 	sts	0x0340, r1
  	TaskFour.offset.nano_secs= 0;
    100a:	10 92 41 03 	sts	0x0341, r1
    100e:	10 92 42 03 	sts	0x0342, r1
    1012:	10 92 43 03 	sts	0x0343, r1
    1016:	10 92 44 03 	sts	0x0344, r1
  	nrk_activate_task (&TaskFour);
    101a:	82 e2       	ldi	r24, 0x22	; 34
    101c:	93 e0       	ldi	r25, 0x03	; 3
    101e:	0e 94 9b 25 	call	0x4b36	; 0x4b36 <nrk_activate_task>
}
    1022:	df 91       	pop	r29
    1024:	cf 91       	pop	r28
    1026:	1f 91       	pop	r17
    1028:	0f 91       	pop	r16
    102a:	ff 90       	pop	r15
    102c:	ef 90       	pop	r14
    102e:	df 90       	pop	r13
    1030:	08 95       	ret

00001032 <main>:
nrk_sem_t *r3;
 
int main ()
{
  	uint8_t t;
  	nrk_setup_ports();
    1032:	0e 94 3b 13 	call	0x2676	; 0x2676 <nrk_setup_ports>
  	nrk_setup_uart(UART_BAUDRATE_115K2);
    1036:	87 e0       	ldi	r24, 0x07	; 7
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	0e 94 8a 13 	call	0x2714	; 0x2714 <nrk_setup_uart>

  	//printf( "Starting up...\r\n" );

  	nrk_init();
    103e:	0e 94 79 14 	call	0x28f2	; 0x28f2 <nrk_init>

  	nrk_led_clr(ORANGE_LED);
    1042:	80 e0       	ldi	r24, 0x00	; 0
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
  	nrk_led_clr(BLUE_LED);
    104a:	8f ef       	ldi	r24, 0xFF	; 255
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
  	nrk_led_set(GREEN_LED);
    1052:	81 e0       	ldi	r24, 0x01	; 1
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	0e 94 5f 13 	call	0x26be	; 0x26be <nrk_led_set>
  	nrk_led_clr(RED_LED);
    105a:	82 e0       	ldi	r24, 0x02	; 2
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
 
  	nrk_time_set(0,0);
    1062:	60 e0       	ldi	r22, 0x00	; 0
    1064:	70 e0       	ldi	r23, 0x00	; 0
    1066:	cb 01       	movw	r24, r22
    1068:	20 e0       	ldi	r18, 0x00	; 0
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	a9 01       	movw	r20, r18
    106e:	0e 94 83 29 	call	0x5306	; 0x5306 <nrk_time_set>
  	nrk_create_taskset ();
    1072:	0e 94 a5 06 	call	0xd4a	; 0xd4a <nrk_create_taskset>

  	r1 = nrk_sem_create(1,2);
    1076:	81 e0       	ldi	r24, 0x01	; 1
    1078:	62 e0       	ldi	r22, 0x02	; 2
    107a:	0e 94 13 23 	call	0x4626	; 0x4626 <nrk_sem_create>
    107e:	90 93 56 06 	sts	0x0656, r25
    1082:	80 93 55 06 	sts	0x0655, r24
  	r2 = nrk_sem_create(1,2);
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	62 e0       	ldi	r22, 0x02	; 2
    108a:	0e 94 13 23 	call	0x4626	; 0x4626 <nrk_sem_create>
    108e:	90 93 27 05 	sts	0x0527, r25
    1092:	80 93 26 05 	sts	0x0526, r24
  	r3 = nrk_sem_create(1,2);
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	62 e0       	ldi	r22, 0x02	; 2
    109a:	0e 94 13 23 	call	0x4626	; 0x4626 <nrk_sem_create>
    109e:	90 93 cd 03 	sts	0x03CD, r25
    10a2:	80 93 cc 03 	sts	0x03CC, r24
  	if(!r1 || !r2 || !r3) nrk_kprintf( PSTR("error: sem_create\r\n" ));
    10a6:	20 91 55 06 	lds	r18, 0x0655
    10aa:	30 91 56 06 	lds	r19, 0x0656
    10ae:	21 15       	cp	r18, r1
    10b0:	31 05       	cpc	r19, r1
    10b2:	49 f0       	breq	.+18     	; 0x10c6 <main+0x94>
    10b4:	20 91 26 05 	lds	r18, 0x0526
    10b8:	30 91 27 05 	lds	r19, 0x0527
    10bc:	21 15       	cp	r18, r1
    10be:	31 05       	cpc	r19, r1
    10c0:	11 f0       	breq	.+4      	; 0x10c6 <main+0x94>
    10c2:	00 97       	sbiw	r24, 0x00	; 0
    10c4:	29 f4       	brne	.+10     	; 0x10d0 <main+0x9e>
    10c6:	8a e7       	ldi	r24, 0x7A	; 122
    10c8:	91 e0       	ldi	r25, 0x01	; 1
    10ca:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    10ce:	02 c0       	rjmp	.+4      	; 0x10d4 <main+0xa2>
	else nrk_start();
    10d0:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <nrk_start>
  
  	return 0;
}
    10d4:	80 e0       	ldi	r24, 0x00	; 0
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	08 95       	ret

000010da <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	9c 01       	movw	r18, r24
    10de:	2b 50       	subi	r18, 0x0B	; 11
    10e0:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    10e2:	22 0f       	add	r18, r18
    10e4:	33 1f       	adc	r19, r19
    10e6:	22 0f       	add	r18, r18
    10e8:	33 1f       	adc	r19, r19
    10ea:	86 5a       	subi	r24, 0xA6	; 166
    10ec:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    10ee:	82 0f       	add	r24, r18
    10f0:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    10f2:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    10f4:	c0 98       	cbi	0x18, 0	; 24
    10f6:	28 e1       	ldi	r18, 0x18	; 24
    10f8:	2f b9       	out	0x0f, r18	; 15
    10fa:	77 9b       	sbis	0x0e, 7	; 14
    10fc:	fe cf       	rjmp	.-4      	; 0x10fa <halRfSetChannel+0x20>
    10fe:	9f b9       	out	0x0f, r25	; 15
    1100:	77 9b       	sbis	0x0e, 7	; 14
    1102:	fe cf       	rjmp	.-4      	; 0x1100 <__stack+0x1>
    1104:	8f b9       	out	0x0f, r24	; 15
    1106:	77 9b       	sbis	0x0e, 7	; 14
    1108:	fe cf       	rjmp	.-4      	; 0x1106 <__stack+0x7>
    110a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    110c:	78 94       	sei

} // rfSetChannel
    110e:	08 95       	ret

00001110 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    1110:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    1112:	c0 98       	cbi	0x18, 0	; 24
    1114:	1f b8       	out	0x0f, r1	; 15
    1116:	77 9b       	sbis	0x0e, 7	; 14
    1118:	fe cf       	rjmp	.-4      	; 0x1116 <halRfWaitForCrystalOscillator+0x6>
    111a:	8f b1       	in	r24, 0x0f	; 15
    111c:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    111e:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    1120:	86 ff       	sbrs	r24, 6
    1122:	f6 cf       	rjmp	.-20     	; 0x1110 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    1124:	08 95       	ret

00001126 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    1126:	80 91 58 01 	lds	r24, 0x0158
    112a:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    112e:	80 91 57 01 	lds	r24, 0x0157
    1132:	0e 94 b3 11 	call	0x2366	; 0x2366 <nrk_gpio_clr>
}
    1136:	08 95       	ret

00001138 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    1138:	80 91 58 01 	lds	r24, 0x0158
    113c:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    1140:	80 91 57 01 	lds	r24, 0x0157
    1144:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_gpio_set>
}
    1148:	08 95       	ret

0000114a <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    114a:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    114c:	c0 98       	cbi	0x18, 0	; 24
    114e:	87 e0       	ldi	r24, 0x07	; 7
    1150:	8f b9       	out	0x0f, r24	; 15
    1152:	77 9b       	sbis	0x0e, 7	; 14
    1154:	fe cf       	rjmp	.-4      	; 0x1152 <rf_power_down+0x8>
    1156:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1158:	c0 98       	cbi	0x18, 0	; 24
    115a:	86 e0       	ldi	r24, 0x06	; 6
    115c:	8f b9       	out	0x0f, r24	; 15
    115e:	77 9b       	sbis	0x0e, 7	; 14
    1160:	fe cf       	rjmp	.-4      	; 0x115e <rf_power_down+0x14>
    1162:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1164:	78 94       	sei
}
    1166:	08 95       	ret

00001168 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    1168:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    116a:	c0 98       	cbi	0x18, 0	; 24
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	8f b9       	out	0x0f, r24	; 15
    1170:	77 9b       	sbis	0x0e, 7	; 14
    1172:	fe cf       	rjmp	.-4      	; 0x1170 <rf_power_up+0x8>
    1174:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    1176:	88 ee       	ldi	r24, 0xE8	; 232
    1178:	93 e0       	ldi	r25, 0x03	; 3
    117a:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    117e:	78 94       	sei

}
    1180:	08 95       	ret

00001182 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    1182:	80 91 6c 06 	lds	r24, 0x066C
    1186:	08 95       	ret

00001188 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    1188:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    118a:	c0 98       	cbi	0x18, 0	; 24
    118c:	89 ec       	ldi	r24, 0xC9	; 201
    118e:	8f b9       	out	0x0f, r24	; 15
    1190:	77 9b       	sbis	0x0e, 7	; 14
    1192:	fe cf       	rjmp	.-4      	; 0x1190 <rf_security_set_ctr_counter+0x8>
    1194:	80 e8       	ldi	r24, 0x80	; 128
    1196:	8f b9       	out	0x0f, r24	; 15
    1198:	77 9b       	sbis	0x0e, 7	; 14
    119a:	fe cf       	rjmp	.-4      	; 0x1198 <rf_security_set_ctr_counter+0x10>
    119c:	82 e0       	ldi	r24, 0x02	; 2
    119e:	81 50       	subi	r24, 0x01	; 1
    11a0:	df 01       	movw	r26, r30
    11a2:	a8 0f       	add	r26, r24
    11a4:	b1 1d       	adc	r27, r1
    11a6:	9c 91       	ld	r25, X
    11a8:	9f b9       	out	0x0f, r25	; 15
    11aa:	77 9b       	sbis	0x0e, 7	; 14
    11ac:	fe cf       	rjmp	.-4      	; 0x11aa <rf_security_set_ctr_counter+0x22>
    11ae:	88 23       	and	r24, r24
    11b0:	b1 f7       	brne	.-20     	; 0x119e <rf_security_set_ctr_counter+0x16>
    11b2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    11b4:	c0 98       	cbi	0x18, 0	; 24
    11b6:	8b ec       	ldi	r24, 0xCB	; 203
    11b8:	8f b9       	out	0x0f, r24	; 15
    11ba:	77 9b       	sbis	0x0e, 7	; 14
    11bc:	fe cf       	rjmp	.-4      	; 0x11ba <rf_security_set_ctr_counter+0x32>
    11be:	80 e8       	ldi	r24, 0x80	; 128
    11c0:	8f b9       	out	0x0f, r24	; 15
    11c2:	77 9b       	sbis	0x0e, 7	; 14
    11c4:	fe cf       	rjmp	.-4      	; 0x11c2 <rf_security_set_ctr_counter+0x3a>
    11c6:	82 e0       	ldi	r24, 0x02	; 2
    11c8:	81 50       	subi	r24, 0x01	; 1
    11ca:	df 01       	movw	r26, r30
    11cc:	a8 0f       	add	r26, r24
    11ce:	b1 1d       	adc	r27, r1
    11d0:	12 96       	adiw	r26, 0x02	; 2
    11d2:	9c 91       	ld	r25, X
    11d4:	12 97       	sbiw	r26, 0x02	; 2
    11d6:	9f b9       	out	0x0f, r25	; 15
    11d8:	77 9b       	sbis	0x0e, 7	; 14
    11da:	fe cf       	rjmp	.-4      	; 0x11d8 <rf_security_set_ctr_counter+0x50>
    11dc:	88 23       	and	r24, r24
    11de:	a1 f7       	brne	.-24     	; 0x11c8 <rf_security_set_ctr_counter+0x40>
    11e0:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    11e2:	80 81       	ld	r24, Z
    11e4:	80 93 6d 06 	sts	0x066D, r24
    tx_ctr[1]=counter[1];
    11e8:	81 81       	ldd	r24, Z+1	; 0x01
    11ea:	80 93 6e 06 	sts	0x066E, r24
    tx_ctr[2]=counter[2];
    11ee:	82 81       	ldd	r24, Z+2	; 0x02
    11f0:	80 93 6f 06 	sts	0x066F, r24
    tx_ctr[3]=counter[3];
    11f4:	83 81       	ldd	r24, Z+3	; 0x03
    11f6:	80 93 70 06 	sts	0x0670, r24
}
    11fa:	08 95       	ret

000011fc <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
    11fc:	8f 92       	push	r8
    11fe:	9f 92       	push	r9
    1200:	af 92       	push	r10
    1202:	bf 92       	push	r11
    1204:	cf 92       	push	r12
    1206:	df 92       	push	r13
    1208:	ef 92       	push	r14
    120a:	ff 92       	push	r15
    120c:	0f 93       	push	r16
    120e:	1f 93       	push	r17
    1210:	df 93       	push	r29
    1212:	cf 93       	push	r28
    1214:	00 d0       	rcall	.+0      	; 0x1216 <rf_security_set_key+0x1a>
    1216:	00 d0       	rcall	.+0      	; 0x1218 <rf_security_set_key+0x1c>
    1218:	cd b7       	in	r28, 0x3d	; 61
    121a:	de b7       	in	r29, 0x3e	; 62
    121c:	e8 2e       	mov	r14, r24
    121e:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1220:	84 e6       	ldi	r24, 0x64	; 100
    1222:	90 e0       	ldi	r25, 0x00	; 0
    1224:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
    1228:	f0 2e       	mov	r15, r16
    122a:	20 e0       	ldi	r18, 0x00	; 0
    122c:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    122e:	8e 01       	movw	r16, r28
    1230:	0f 5f       	subi	r16, 0xFF	; 255
    1232:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1234:	f3 e0       	ldi	r31, 0x03	; 3
    1236:	cf 2e       	mov	r12, r31
    1238:	d1 2c       	mov	r13, r1
    123a:	cc 0e       	add	r12, r28
    123c:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    123e:	f7 01       	movw	r30, r14
    1240:	91 90       	ld	r9, Z+
    1242:	7f 01       	movw	r14, r30
    1244:	88 24       	eor	r8, r8
    1246:	80 81       	ld	r24, Z
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	88 29       	or	r24, r8
    124c:	99 29       	or	r25, r9
    124e:	9a 83       	std	Y+2, r25	; 0x02
    1250:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1252:	84 e6       	ldi	r24, 0x64	; 100
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	2b 83       	std	Y+3, r18	; 0x03
    1258:	3c 83       	std	Y+4, r19	; 0x04
    125a:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    125e:	c0 98       	cbi	0x18, 0	; 24
    1260:	2b 81       	ldd	r18, Y+3	; 0x03
    1262:	3c 81       	ldd	r19, Y+4	; 0x04
    1264:	82 2f       	mov	r24, r18
    1266:	80 68       	ori	r24, 0x80	; 128
    1268:	8f b9       	out	0x0f, r24	; 15
    126a:	77 9b       	sbis	0x0e, 7	; 14
    126c:	fe cf       	rjmp	.-4      	; 0x126a <rf_security_set_key+0x6e>
    126e:	c9 01       	movw	r24, r18
    1270:	95 95       	asr	r25
    1272:	87 95       	ror	r24
    1274:	80 7c       	andi	r24, 0xC0	; 192
    1276:	8f b9       	out	0x0f, r24	; 15
    1278:	77 9b       	sbis	0x0e, 7	; 14
    127a:	fe cf       	rjmp	.-4      	; 0x1278 <rf_security_set_key+0x7c>
    127c:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    127e:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1280:	81 91       	ld	r24, Z+
    1282:	8f b9       	out	0x0f, r24	; 15
    1284:	77 9b       	sbis	0x0e, 7	; 14
    1286:	fe cf       	rjmp	.-4      	; 0x1284 <rf_security_set_key+0x88>
    1288:	ec 15       	cp	r30, r12
    128a:	fd 05       	cpc	r31, r13
    128c:	c9 f7       	brne	.-14     	; 0x1280 <rf_security_set_key+0x84>
    128e:	c0 9a       	sbi	0x18, 0	; 24
    1290:	2e 5f       	subi	r18, 0xFE	; 254
    1292:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    1294:	f1 e0       	ldi	r31, 0x01	; 1
    1296:	20 31       	cpi	r18, 0x10	; 16
    1298:	3f 07       	cpc	r19, r31
    129a:	89 f6       	brne	.-94     	; 0x123e <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    129c:	84 e6       	ldi	r24, 0x64	; 100
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
    12a4:	20 e4       	ldi	r18, 0x40	; 64
    12a6:	31 e0       	ldi	r19, 0x01	; 1
    12a8:	80 e1       	ldi	r24, 0x10	; 16
    12aa:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    12ac:	1a 82       	std	Y+2, r1	; 0x02
    12ae:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    12b0:	c0 98       	cbi	0x18, 0	; 24
    12b2:	42 2f       	mov	r20, r18
    12b4:	40 68       	ori	r20, 0x80	; 128
    12b6:	4f b9       	out	0x0f, r20	; 15
    12b8:	77 9b       	sbis	0x0e, 7	; 14
    12ba:	fe cf       	rjmp	.-4      	; 0x12b8 <rf_security_set_key+0xbc>
    12bc:	a9 01       	movw	r20, r18
    12be:	55 95       	asr	r21
    12c0:	47 95       	ror	r20
    12c2:	40 7c       	andi	r20, 0xC0	; 192
    12c4:	4f b9       	out	0x0f, r20	; 15
    12c6:	77 9b       	sbis	0x0e, 7	; 14
    12c8:	fe cf       	rjmp	.-4      	; 0x12c6 <rf_security_set_key+0xca>
    12ca:	f8 01       	movw	r30, r16
    12cc:	41 91       	ld	r20, Z+
    12ce:	4f b9       	out	0x0f, r20	; 15
    12d0:	77 9b       	sbis	0x0e, 7	; 14
    12d2:	fe cf       	rjmp	.-4      	; 0x12d0 <rf_security_set_key+0xd4>
    12d4:	ec 15       	cp	r30, r12
    12d6:	fd 05       	cpc	r31, r13
    12d8:	c9 f7       	brne	.-14     	; 0x12cc <rf_security_set_key+0xd0>
    12da:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    12dc:	c0 98       	cbi	0x18, 0	; 24
    12de:	48 2f       	mov	r20, r24
    12e0:	40 68       	ori	r20, 0x80	; 128
    12e2:	4f b9       	out	0x0f, r20	; 15
    12e4:	77 9b       	sbis	0x0e, 7	; 14
    12e6:	fe cf       	rjmp	.-4      	; 0x12e4 <rf_security_set_key+0xe8>
    12e8:	ac 01       	movw	r20, r24
    12ea:	55 95       	asr	r21
    12ec:	47 95       	ror	r20
    12ee:	40 7c       	andi	r20, 0xC0	; 192
    12f0:	4f b9       	out	0x0f, r20	; 15
    12f2:	77 9b       	sbis	0x0e, 7	; 14
    12f4:	fe cf       	rjmp	.-4      	; 0x12f2 <rf_security_set_key+0xf6>
    12f6:	f8 01       	movw	r30, r16
    12f8:	41 91       	ld	r20, Z+
    12fa:	4f b9       	out	0x0f, r20	; 15
    12fc:	77 9b       	sbis	0x0e, 7	; 14
    12fe:	fe cf       	rjmp	.-4      	; 0x12fc <rf_security_set_key+0x100>
    1300:	ec 15       	cp	r30, r12
    1302:	fd 05       	cpc	r31, r13
    1304:	c9 f7       	brne	.-14     	; 0x12f8 <rf_security_set_key+0xfc>
    1306:	c0 9a       	sbi	0x18, 0	; 24
    1308:	02 96       	adiw	r24, 0x02	; 2
    130a:	2e 5f       	subi	r18, 0xFE	; 254
    130c:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    130e:	41 e0       	ldi	r20, 0x01	; 1
    1310:	8e 31       	cpi	r24, 0x1E	; 30
    1312:	94 07       	cpc	r25, r20
    1314:	59 f6       	brne	.-106    	; 0x12ac <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    1316:	81 e0       	ldi	r24, 0x01	; 1
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	9a 83       	std	Y+2, r25	; 0x02
    131c:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    131e:	c0 98       	cbi	0x18, 0	; 24
    1320:	8e ec       	ldi	r24, 0xCE	; 206
    1322:	8f b9       	out	0x0f, r24	; 15
    1324:	77 9b       	sbis	0x0e, 7	; 14
    1326:	fe cf       	rjmp	.-4      	; 0x1324 <rf_security_set_key+0x128>
    1328:	80 e8       	ldi	r24, 0x80	; 128
    132a:	8f b9       	out	0x0f, r24	; 15
    132c:	77 9b       	sbis	0x0e, 7	; 14
    132e:	fe cf       	rjmp	.-4      	; 0x132c <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1330:	c8 01       	movw	r24, r16
    1332:	02 96       	adiw	r24, 0x02	; 2
    1334:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1336:	21 91       	ld	r18, Z+
    1338:	2f b9       	out	0x0f, r18	; 15
    133a:	77 9b       	sbis	0x0e, 7	; 14
    133c:	fe cf       	rjmp	.-4      	; 0x133a <rf_security_set_key+0x13e>
    133e:	e8 17       	cp	r30, r24
    1340:	f9 07       	cpc	r31, r25
    1342:	c9 f7       	brne	.-14     	; 0x1336 <rf_security_set_key+0x13a>
    1344:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1346:	c0 98       	cbi	0x18, 0	; 24
    1348:	8e e9       	ldi	r24, 0x9E	; 158
    134a:	8f b9       	out	0x0f, r24	; 15
    134c:	77 9b       	sbis	0x0e, 7	; 14
    134e:	fe cf       	rjmp	.-4      	; 0x134c <rf_security_set_key+0x150>
    1350:	80 e8       	ldi	r24, 0x80	; 128
    1352:	8f b9       	out	0x0f, r24	; 15
    1354:	77 9b       	sbis	0x0e, 7	; 14
    1356:	fe cf       	rjmp	.-4      	; 0x1354 <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1358:	0e 5f       	subi	r16, 0xFE	; 254
    135a:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    135c:	f5 01       	movw	r30, r10
    135e:	81 91       	ld	r24, Z+
    1360:	5f 01       	movw	r10, r30
    1362:	8f b9       	out	0x0f, r24	; 15
    1364:	77 9b       	sbis	0x0e, 7	; 14
    1366:	fe cf       	rjmp	.-4      	; 0x1364 <rf_security_set_key+0x168>
    1368:	a0 16       	cp	r10, r16
    136a:	b1 06       	cpc	r11, r17
    136c:	b9 f7       	brne	.-18     	; 0x135c <rf_security_set_key+0x160>
    136e:	c0 9a       	sbi	0x18, 0	; 24
}
    1370:	0f 90       	pop	r0
    1372:	0f 90       	pop	r0
    1374:	0f 90       	pop	r0
    1376:	0f 90       	pop	r0
    1378:	cf 91       	pop	r28
    137a:	df 91       	pop	r29
    137c:	1f 91       	pop	r17
    137e:	0f 91       	pop	r16
    1380:	ff 90       	pop	r15
    1382:	ef 90       	pop	r14
    1384:	df 90       	pop	r13
    1386:	cf 90       	pop	r12
    1388:	bf 90       	pop	r11
    138a:	af 90       	pop	r10
    138c:	9f 90       	pop	r9
    138e:	8f 90       	pop	r8
    1390:	08 95       	ret

00001392 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    1392:	c0 98       	cbi	0x18, 0	; 24
    1394:	89 e1       	ldi	r24, 0x19	; 25
    1396:	8f b9       	out	0x0f, r24	; 15
    1398:	77 9b       	sbis	0x0e, 7	; 14
    139a:	fe cf       	rjmp	.-4      	; 0x1398 <rf_security_enable+0x6>
    139c:	83 e0       	ldi	r24, 0x03	; 3
    139e:	8f b9       	out	0x0f, r24	; 15
    13a0:	77 9b       	sbis	0x0e, 7	; 14
    13a2:	fe cf       	rjmp	.-4      	; 0x13a0 <rf_security_enable+0xe>
    13a4:	86 e0       	ldi	r24, 0x06	; 6
    13a6:	8f b9       	out	0x0f, r24	; 15
    13a8:	77 9b       	sbis	0x0e, 7	; 14
    13aa:	fe cf       	rjmp	.-4      	; 0x13a8 <rf_security_enable+0x16>
    13ac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    13ae:	c0 98       	cbi	0x18, 0	; 24
    13b0:	8a e1       	ldi	r24, 0x1A	; 26
    13b2:	8f b9       	out	0x0f, r24	; 15
    13b4:	77 9b       	sbis	0x0e, 7	; 14
    13b6:	fe cf       	rjmp	.-4      	; 0x13b4 <rf_security_enable+0x22>
    13b8:	8e e0       	ldi	r24, 0x0E	; 14
    13ba:	8f b9       	out	0x0f, r24	; 15
    13bc:	77 9b       	sbis	0x0e, 7	; 14
    13be:	fe cf       	rjmp	.-4      	; 0x13bc <rf_security_enable+0x2a>
    13c0:	8e e0       	ldi	r24, 0x0E	; 14
    13c2:	8f b9       	out	0x0f, r24	; 15
    13c4:	77 9b       	sbis	0x0e, 7	; 14
    13c6:	fe cf       	rjmp	.-4      	; 0x13c4 <rf_security_enable+0x32>
    13c8:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    13ca:	81 e0       	ldi	r24, 0x01	; 1
    13cc:	80 93 5d 06 	sts	0x065D, r24
}
    13d0:	08 95       	ret

000013d2 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    13d2:	c0 98       	cbi	0x18, 0	; 24
    13d4:	89 e1       	ldi	r24, 0x19	; 25
    13d6:	8f b9       	out	0x0f, r24	; 15
    13d8:	77 9b       	sbis	0x0e, 7	; 14
    13da:	fe cf       	rjmp	.-4      	; 0x13d8 <rf_security_disable+0x6>
    13dc:	81 e0       	ldi	r24, 0x01	; 1
    13de:	8f b9       	out	0x0f, r24	; 15
    13e0:	77 9b       	sbis	0x0e, 7	; 14
    13e2:	fe cf       	rjmp	.-4      	; 0x13e0 <rf_security_disable+0xe>
    13e4:	84 ec       	ldi	r24, 0xC4	; 196
    13e6:	8f b9       	out	0x0f, r24	; 15
    13e8:	77 9b       	sbis	0x0e, 7	; 14
    13ea:	fe cf       	rjmp	.-4      	; 0x13e8 <rf_security_disable+0x16>
    13ec:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    13ee:	10 92 5d 06 	sts	0x065D, r1
}
    13f2:	08 95       	ret

000013f4 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    13f4:	80 91 5b 06 	lds	r24, 0x065B
    13f8:	90 91 5c 06 	lds	r25, 0x065C
    13fc:	08 95       	ret

000013fe <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	8f 71       	andi	r24, 0x1F	; 31
    1402:	90 70       	andi	r25, 0x00	; 0
    1404:	80 6e       	ori	r24, 0xE0	; 224
    1406:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    1408:	c0 98       	cbi	0x18, 0	; 24
    140a:	25 e1       	ldi	r18, 0x15	; 21
    140c:	2f b9       	out	0x0f, r18	; 15
    140e:	77 9b       	sbis	0x0e, 7	; 14
    1410:	fe cf       	rjmp	.-4      	; 0x140e <rf_tx_power+0x10>
    1412:	9f b9       	out	0x0f, r25	; 15
    1414:	77 9b       	sbis	0x0e, 7	; 14
    1416:	fe cf       	rjmp	.-4      	; 0x1414 <rf_tx_power+0x16>
    1418:	8f b9       	out	0x0f, r24	; 15
    141a:	77 9b       	sbis	0x0e, 7	; 14
    141c:	fe cf       	rjmp	.-4      	; 0x141a <rf_tx_power+0x1c>
    141e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1420:	08 95       	ret

00001422 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    1422:	0e 94 6d 08 	call	0x10da	; 0x10da <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1426:	08 95       	ret

00001428 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    1428:	80 91 5e 06 	lds	r24, 0x065E
    142c:	90 91 5f 06 	lds	r25, 0x065F
    1430:	98 60       	ori	r25, 0x08	; 8
    1432:	90 93 5f 06 	sts	0x065F, r25
    1436:	80 93 5e 06 	sts	0x065E, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    143a:	c0 98       	cbi	0x18, 0	; 24
    143c:	81 e1       	ldi	r24, 0x11	; 17
    143e:	8f b9       	out	0x0f, r24	; 15
    1440:	77 9b       	sbis	0x0e, 7	; 14
    1442:	fe cf       	rjmp	.-4      	; 0x1440 <rf_addr_decode_enable+0x18>
    1444:	80 91 5f 06 	lds	r24, 0x065F
    1448:	8f b9       	out	0x0f, r24	; 15
    144a:	77 9b       	sbis	0x0e, 7	; 14
    144c:	fe cf       	rjmp	.-4      	; 0x144a <rf_addr_decode_enable+0x22>
    144e:	80 91 5e 06 	lds	r24, 0x065E
    1452:	8f b9       	out	0x0f, r24	; 15
    1454:	77 9b       	sbis	0x0e, 7	; 14
    1456:	fe cf       	rjmp	.-4      	; 0x1454 <rf_addr_decode_enable+0x2c>
    1458:	c0 9a       	sbi	0x18, 0	; 24
}
    145a:	08 95       	ret

0000145c <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    145c:	80 91 5e 06 	lds	r24, 0x065E
    1460:	90 91 5f 06 	lds	r25, 0x065F
    1464:	97 7f       	andi	r25, 0xF7	; 247
    1466:	90 93 5f 06 	sts	0x065F, r25
    146a:	80 93 5e 06 	sts	0x065E, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    146e:	c0 98       	cbi	0x18, 0	; 24
    1470:	81 e1       	ldi	r24, 0x11	; 17
    1472:	8f b9       	out	0x0f, r24	; 15
    1474:	77 9b       	sbis	0x0e, 7	; 14
    1476:	fe cf       	rjmp	.-4      	; 0x1474 <rf_addr_decode_disable+0x18>
    1478:	80 91 5f 06 	lds	r24, 0x065F
    147c:	8f b9       	out	0x0f, r24	; 15
    147e:	77 9b       	sbis	0x0e, 7	; 14
    1480:	fe cf       	rjmp	.-4      	; 0x147e <rf_addr_decode_disable+0x22>
    1482:	80 91 5e 06 	lds	r24, 0x065E
    1486:	8f b9       	out	0x0f, r24	; 15
    1488:	77 9b       	sbis	0x0e, 7	; 14
    148a:	fe cf       	rjmp	.-4      	; 0x1488 <rf_addr_decode_disable+0x2c>
    148c:	c0 9a       	sbi	0x18, 0	; 24
}
    148e:	08 95       	ret

00001490 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    1490:	81 e0       	ldi	r24, 0x01	; 1
    1492:	80 93 6b 06 	sts	0x066B, r24
    mdmctrl0 |= 0x0010;
    1496:	80 91 5e 06 	lds	r24, 0x065E
    149a:	90 91 5f 06 	lds	r25, 0x065F
    149e:	80 61       	ori	r24, 0x10	; 16
    14a0:	90 93 5f 06 	sts	0x065F, r25
    14a4:	80 93 5e 06 	sts	0x065E, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    14a8:	c0 98       	cbi	0x18, 0	; 24
    14aa:	81 e1       	ldi	r24, 0x11	; 17
    14ac:	8f b9       	out	0x0f, r24	; 15
    14ae:	77 9b       	sbis	0x0e, 7	; 14
    14b0:	fe cf       	rjmp	.-4      	; 0x14ae <rf_auto_ack_enable+0x1e>
    14b2:	80 91 5f 06 	lds	r24, 0x065F
    14b6:	8f b9       	out	0x0f, r24	; 15
    14b8:	77 9b       	sbis	0x0e, 7	; 14
    14ba:	fe cf       	rjmp	.-4      	; 0x14b8 <rf_auto_ack_enable+0x28>
    14bc:	80 91 5e 06 	lds	r24, 0x065E
    14c0:	8f b9       	out	0x0f, r24	; 15
    14c2:	77 9b       	sbis	0x0e, 7	; 14
    14c4:	fe cf       	rjmp	.-4      	; 0x14c2 <rf_auto_ack_enable+0x32>
    14c6:	c0 9a       	sbi	0x18, 0	; 24
}
    14c8:	08 95       	ret

000014ca <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    14ca:	10 92 6b 06 	sts	0x066B, r1
    mdmctrl0 &= (~0x0010);
    14ce:	80 91 5e 06 	lds	r24, 0x065E
    14d2:	90 91 5f 06 	lds	r25, 0x065F
    14d6:	8f 7e       	andi	r24, 0xEF	; 239
    14d8:	90 93 5f 06 	sts	0x065F, r25
    14dc:	80 93 5e 06 	sts	0x065E, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    14e0:	c0 98       	cbi	0x18, 0	; 24
    14e2:	81 e1       	ldi	r24, 0x11	; 17
    14e4:	8f b9       	out	0x0f, r24	; 15
    14e6:	77 9b       	sbis	0x0e, 7	; 14
    14e8:	fe cf       	rjmp	.-4      	; 0x14e6 <rf_auto_ack_disable+0x1c>
    14ea:	80 91 5f 06 	lds	r24, 0x065F
    14ee:	8f b9       	out	0x0f, r24	; 15
    14f0:	77 9b       	sbis	0x0e, 7	; 14
    14f2:	fe cf       	rjmp	.-4      	; 0x14f0 <rf_auto_ack_disable+0x26>
    14f4:	80 91 5e 06 	lds	r24, 0x065E
    14f8:	8f b9       	out	0x0f, r24	; 15
    14fa:	77 9b       	sbis	0x0e, 7	; 14
    14fc:	fe cf       	rjmp	.-4      	; 0x14fa <rf_auto_ack_disable+0x30>
    14fe:	c0 9a       	sbi	0x18, 0	; 24
}
    1500:	08 95       	ret

00001502 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1502:	df 93       	push	r29
    1504:	cf 93       	push	r28
    1506:	00 d0       	rcall	.+0      	; 0x1508 <rf_addr_decode_set_my_mac+0x6>
    1508:	cd b7       	in	r28, 0x3d	; 61
    150a:	de b7       	in	r29, 0x3e	; 62
    150c:	9a 83       	std	Y+2, r25	; 0x02
    150e:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1510:	90 93 67 06 	sts	0x0667, r25
    1514:	80 93 66 06 	sts	0x0666, r24
    nrk_spin_wait_us(500);
    1518:	84 ef       	ldi	r24, 0xF4	; 244
    151a:	91 e0       	ldi	r25, 0x01	; 1
    151c:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1520:	c0 98       	cbi	0x18, 0	; 24
    1522:	8a ee       	ldi	r24, 0xEA	; 234
    1524:	8f b9       	out	0x0f, r24	; 15
    1526:	77 9b       	sbis	0x0e, 7	; 14
    1528:	fe cf       	rjmp	.-4      	; 0x1526 <rf_addr_decode_set_my_mac+0x24>
    152a:	80 e8       	ldi	r24, 0x80	; 128
    152c:	8f b9       	out	0x0f, r24	; 15
    152e:	77 9b       	sbis	0x0e, 7	; 14
    1530:	fe cf       	rjmp	.-4      	; 0x152e <rf_addr_decode_set_my_mac+0x2c>
    1532:	fe 01       	movw	r30, r28
    1534:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    1536:	ce 01       	movw	r24, r28
    1538:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    153a:	21 91       	ld	r18, Z+
    153c:	2f b9       	out	0x0f, r18	; 15
    153e:	77 9b       	sbis	0x0e, 7	; 14
    1540:	fe cf       	rjmp	.-4      	; 0x153e <rf_addr_decode_set_my_mac+0x3c>
    1542:	e8 17       	cp	r30, r24
    1544:	f9 07       	cpc	r31, r25
    1546:	c9 f7       	brne	.-14     	; 0x153a <rf_addr_decode_set_my_mac+0x38>
    1548:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    154a:	84 ef       	ldi	r24, 0xF4	; 244
    154c:	91 e0       	ldi	r25, 0x01	; 1
    154e:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
}
    1552:	0f 90       	pop	r0
    1554:	0f 90       	pop	r0
    1556:	cf 91       	pop	r28
    1558:	df 91       	pop	r29
    155a:	08 95       	ret

0000155c <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    155c:	cf 93       	push	r28
    155e:	df 93       	push	r29
    1560:	ec 01       	movw	r28, r24
    1562:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1564:	c0 98       	cbi	0x18, 0	; 24
    1566:	98 e0       	ldi	r25, 0x08	; 8
    1568:	9f b9       	out	0x0f, r25	; 15
    156a:	77 9b       	sbis	0x0e, 7	; 14
    156c:	fe cf       	rjmp	.-4      	; 0x156a <rf_set_rx+0xe>
    156e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1570:	c0 98       	cbi	0x18, 0	; 24
    1572:	98 e0       	ldi	r25, 0x08	; 8
    1574:	9f b9       	out	0x0f, r25	; 15
    1576:	77 9b       	sbis	0x0e, 7	; 14
    1578:	fe cf       	rjmp	.-4      	; 0x1576 <rf_set_rx+0x1a>
    157a:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    157c:	0e 94 6d 08 	call	0x10da	; 0x10da <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    1580:	d0 93 61 06 	sts	0x0661, r29
    1584:	c0 93 60 06 	sts	0x0660, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1588:	df 91       	pop	r29
    158a:	cf 91       	pop	r28
    158c:	08 95       	ret

0000158e <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    158e:	df 92       	push	r13
    1590:	ef 92       	push	r14
    1592:	ff 92       	push	r15
    1594:	0f 93       	push	r16
    1596:	1f 93       	push	r17
    1598:	df 93       	push	r29
    159a:	cf 93       	push	r28
    159c:	00 d0       	rcall	.+0      	; 0x159e <rf_init+0x10>
    159e:	cd b7       	in	r28, 0x3d	; 61
    15a0:	de b7       	in	r29, 0x3e	; 62
    15a2:	8c 01       	movw	r16, r24
    15a4:	d6 2e       	mov	r13, r22
    15a6:	5a 83       	std	Y+2, r21	; 0x02
    15a8:	49 83       	std	Y+1, r20	; 0x01
    15aa:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    15ac:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    15ae:	88 ee       	ldi	r24, 0xE8	; 232
    15b0:	93 e0       	ldi	r25, 0x03	; 3
    15b2:	0e 94 ca 13 	call	0x2794	; 0x2794 <halWait>
    SET_RESET_ACTIVE();
    15b6:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    15b8:	81 e0       	ldi	r24, 0x01	; 1
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	0e 94 ca 13 	call	0x2794	; 0x2794 <halWait>
    SET_RESET_INACTIVE();
    15c0:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    15c2:	84 e6       	ldi	r24, 0x64	; 100
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	0e 94 ca 13 	call	0x2794	; 0x2794 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    15ca:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    15cc:	c0 98       	cbi	0x18, 0	; 24
    15ce:	81 e0       	ldi	r24, 0x01	; 1
    15d0:	8f b9       	out	0x0f, r24	; 15
    15d2:	77 9b       	sbis	0x0e, 7	; 14
    15d4:	fe cf       	rjmp	.-4      	; 0x15d2 <rf_init+0x44>
    15d6:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    15d8:	82 ee       	ldi	r24, 0xE2	; 226
    15da:	92 e0       	ldi	r25, 0x02	; 2
    15dc:	90 93 5f 06 	sts	0x065F, r25
    15e0:	80 93 5e 06 	sts	0x065E, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    15e4:	c0 98       	cbi	0x18, 0	; 24
    15e6:	81 e1       	ldi	r24, 0x11	; 17
    15e8:	8f b9       	out	0x0f, r24	; 15
    15ea:	77 9b       	sbis	0x0e, 7	; 14
    15ec:	fe cf       	rjmp	.-4      	; 0x15ea <rf_init+0x5c>
    15ee:	80 91 5f 06 	lds	r24, 0x065F
    15f2:	8f b9       	out	0x0f, r24	; 15
    15f4:	77 9b       	sbis	0x0e, 7	; 14
    15f6:	fe cf       	rjmp	.-4      	; 0x15f4 <rf_init+0x66>
    15f8:	80 91 5e 06 	lds	r24, 0x065E
    15fc:	8f b9       	out	0x0f, r24	; 15
    15fe:	77 9b       	sbis	0x0e, 7	; 14
    1600:	fe cf       	rjmp	.-4      	; 0x15fe <rf_init+0x70>
    1602:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    1604:	c0 98       	cbi	0x18, 0	; 24
    1606:	82 e1       	ldi	r24, 0x12	; 18
    1608:	8f b9       	out	0x0f, r24	; 15
    160a:	77 9b       	sbis	0x0e, 7	; 14
    160c:	fe cf       	rjmp	.-4      	; 0x160a <rf_init+0x7c>
    160e:	85 e0       	ldi	r24, 0x05	; 5
    1610:	8f b9       	out	0x0f, r24	; 15
    1612:	77 9b       	sbis	0x0e, 7	; 14
    1614:	fe cf       	rjmp	.-4      	; 0x1612 <rf_init+0x84>
    1616:	1f b8       	out	0x0f, r1	; 15
    1618:	77 9b       	sbis	0x0e, 7	; 14
    161a:	fe cf       	rjmp	.-4      	; 0x1618 <rf_init+0x8a>
    161c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    161e:	c0 98       	cbi	0x18, 0	; 24
    1620:	8c e1       	ldi	r24, 0x1C	; 28
    1622:	8f b9       	out	0x0f, r24	; 15
    1624:	77 9b       	sbis	0x0e, 7	; 14
    1626:	fe cf       	rjmp	.-4      	; 0x1624 <rf_init+0x96>
    1628:	1f b8       	out	0x0f, r1	; 15
    162a:	77 9b       	sbis	0x0e, 7	; 14
    162c:	fe cf       	rjmp	.-4      	; 0x162a <rf_init+0x9c>
    162e:	8f e7       	ldi	r24, 0x7F	; 127
    1630:	8f b9       	out	0x0f, r24	; 15
    1632:	77 9b       	sbis	0x0e, 7	; 14
    1634:	fe cf       	rjmp	.-4      	; 0x1632 <rf_init+0xa4>
    1636:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    1638:	c0 98       	cbi	0x18, 0	; 24
    163a:	89 e1       	ldi	r24, 0x19	; 25
    163c:	8f b9       	out	0x0f, r24	; 15
    163e:	77 9b       	sbis	0x0e, 7	; 14
    1640:	fe cf       	rjmp	.-4      	; 0x163e <rf_init+0xb0>
    1642:	81 e0       	ldi	r24, 0x01	; 1
    1644:	8f b9       	out	0x0f, r24	; 15
    1646:	77 9b       	sbis	0x0e, 7	; 14
    1648:	fe cf       	rjmp	.-4      	; 0x1646 <rf_init+0xb8>
    164a:	84 ec       	ldi	r24, 0xC4	; 196
    164c:	8f b9       	out	0x0f, r24	; 15
    164e:	77 9b       	sbis	0x0e, 7	; 14
    1650:	fe cf       	rjmp	.-4      	; 0x164e <rf_init+0xc0>
    1652:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    1654:	c0 98       	cbi	0x18, 0	; 24
    1656:	87 e1       	ldi	r24, 0x17	; 23
    1658:	8f b9       	out	0x0f, r24	; 15
    165a:	77 9b       	sbis	0x0e, 7	; 14
    165c:	fe cf       	rjmp	.-4      	; 0x165a <rf_init+0xcc>
    165e:	8a e1       	ldi	r24, 0x1A	; 26
    1660:	8f b9       	out	0x0f, r24	; 15
    1662:	77 9b       	sbis	0x0e, 7	; 14
    1664:	fe cf       	rjmp	.-4      	; 0x1662 <rf_init+0xd4>
    1666:	86 e5       	ldi	r24, 0x56	; 86
    1668:	8f b9       	out	0x0f, r24	; 15
    166a:	77 9b       	sbis	0x0e, 7	; 14
    166c:	fe cf       	rjmp	.-4      	; 0x166a <rf_init+0xdc>
    166e:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1670:	84 ef       	ldi	r24, 0xF4	; 244
    1672:	91 e0       	ldi	r25, 0x01	; 1
    1674:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1678:	c0 98       	cbi	0x18, 0	; 24
    167a:	88 ee       	ldi	r24, 0xE8	; 232
    167c:	8f b9       	out	0x0f, r24	; 15
    167e:	77 9b       	sbis	0x0e, 7	; 14
    1680:	fe cf       	rjmp	.-4      	; 0x167e <rf_init+0xf0>
    1682:	80 e8       	ldi	r24, 0x80	; 128
    1684:	8f b9       	out	0x0f, r24	; 15
    1686:	77 9b       	sbis	0x0e, 7	; 14
    1688:	fe cf       	rjmp	.-4      	; 0x1686 <rf_init+0xf8>
    168a:	fe 01       	movw	r30, r28
    168c:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    168e:	ce 01       	movw	r24, r28
    1690:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1692:	21 91       	ld	r18, Z+
    1694:	2f b9       	out	0x0f, r18	; 15
    1696:	77 9b       	sbis	0x0e, 7	; 14
    1698:	fe cf       	rjmp	.-4      	; 0x1696 <rf_init+0x108>
    169a:	e8 17       	cp	r30, r24
    169c:	f9 07       	cpc	r31, r25
    169e:	c9 f7       	brne	.-14     	; 0x1692 <rf_init+0x104>
    16a0:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    16a2:	84 ef       	ldi	r24, 0xF4	; 244
    16a4:	91 e0       	ldi	r25, 0x01	; 1
    16a6:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    16aa:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    16ac:	8d 2d       	mov	r24, r13
    16ae:	0e 94 6d 08 	call	0x10da	; 0x10da <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    16b2:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    16b4:	10 93 61 06 	sts	0x0661, r17
    16b8:	00 93 60 06 	sts	0x0660, r16
    rfSettings.panId = panId;
    16bc:	89 81       	ldd	r24, Y+1	; 0x01
    16be:	9a 81       	ldd	r25, Y+2	; 0x02
    16c0:	90 93 65 06 	sts	0x0665, r25
    16c4:	80 93 64 06 	sts	0x0664, r24
    rfSettings.myAddr = myAddr;
    16c8:	f0 92 67 06 	sts	0x0667, r15
    16cc:	e0 92 66 06 	sts	0x0666, r14
    rfSettings.txSeqNumber = 0;
    16d0:	10 92 62 06 	sts	0x0662, r1
    rfSettings.receiveOn = FALSE;
    16d4:	10 92 68 06 	sts	0x0668, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    16d8:	0e 94 88 08 	call	0x1110	; 0x1110 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    16dc:	10 92 6b 06 	sts	0x066B, r1
    security_enable=0;
    16e0:	10 92 5d 06 	sts	0x065D, r1
    last_pkt_encrypted=0;
    16e4:	10 92 6c 06 	sts	0x066C, r1
} // rf_init()
    16e8:	0f 90       	pop	r0
    16ea:	0f 90       	pop	r0
    16ec:	cf 91       	pop	r28
    16ee:	df 91       	pop	r29
    16f0:	1f 91       	pop	r17
    16f2:	0f 91       	pop	r16
    16f4:	ff 90       	pop	r15
    16f6:	ef 90       	pop	r14
    16f8:	df 90       	pop	r13
    16fa:	08 95       	ret

000016fc <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    16fc:	81 e0       	ldi	r24, 0x01	; 1
    16fe:	80 93 68 06 	sts	0x0668, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1702:	c0 98       	cbi	0x18, 0	; 24
    1704:	83 e0       	ldi	r24, 0x03	; 3
    1706:	8f b9       	out	0x0f, r24	; 15
    1708:	77 9b       	sbis	0x0e, 7	; 14
    170a:	fe cf       	rjmp	.-4      	; 0x1708 <rf_rx_on+0xc>
    170c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    170e:	c0 98       	cbi	0x18, 0	; 24
    1710:	88 e0       	ldi	r24, 0x08	; 8
    1712:	8f b9       	out	0x0f, r24	; 15
    1714:	77 9b       	sbis	0x0e, 7	; 14
    1716:	fe cf       	rjmp	.-4      	; 0x1714 <rf_rx_on+0x18>
    1718:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    171a:	10 92 71 06 	sts	0x0671, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    171e:	08 95       	ret

00001720 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1720:	81 e0       	ldi	r24, 0x01	; 1
    1722:	80 93 68 06 	sts	0x0668, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1726:	c0 98       	cbi	0x18, 0	; 24
    1728:	83 e0       	ldi	r24, 0x03	; 3
    172a:	8f b9       	out	0x0f, r24	; 15
    172c:	77 9b       	sbis	0x0e, 7	; 14
    172e:	fe cf       	rjmp	.-4      	; 0x172c <rf_polling_rx_on+0xc>
    1730:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1732:	c0 98       	cbi	0x18, 0	; 24
    1734:	88 e0       	ldi	r24, 0x08	; 8
    1736:	8f b9       	out	0x0f, r24	; 15
    1738:	77 9b       	sbis	0x0e, 7	; 14
    173a:	fe cf       	rjmp	.-4      	; 0x1738 <rf_polling_rx_on+0x18>
    173c:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    173e:	10 92 71 06 	sts	0x0671, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    1742:	08 95       	ret

00001744 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    1744:	10 92 68 06 	sts	0x0668, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    1748:	c0 98       	cbi	0x18, 0	; 24
    174a:	86 e0       	ldi	r24, 0x06	; 6
    174c:	8f b9       	out	0x0f, r24	; 15
    174e:	77 9b       	sbis	0x0e, 7	; 14
    1750:	fe cf       	rjmp	.-4      	; 0x174e <rf_rx_off+0xa>
    1752:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1754:	10 92 71 06 	sts	0x0671, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1758:	08 95       	ret

0000175a <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    175a:	bf 92       	push	r11
    175c:	cf 92       	push	r12
    175e:	df 92       	push	r13
    1760:	ef 92       	push	r14
    1762:	ff 92       	push	r15
    1764:	0f 93       	push	r16
    1766:	1f 93       	push	r17
    1768:	df 93       	push	r29
    176a:	cf 93       	push	r28
    176c:	00 d0       	rcall	.+0      	; 0x176e <rf_tx_tdma_packet+0x14>
    176e:	0f 92       	push	r0
    1770:	cd b7       	in	r28, 0x3d	; 61
    1772:	de b7       	in	r29, 0x3e	; 62
    1774:	8c 01       	movw	r16, r24
    1776:	6b 01       	movw	r12, r22
    1778:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    177a:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    177e:	c0 98       	cbi	0x18, 0	; 24
    1780:	88 e0       	ldi	r24, 0x08	; 8
    1782:	8f b9       	out	0x0f, r24	; 15
    1784:	77 9b       	sbis	0x0e, 7	; 14
    1786:	fe cf       	rjmp	.-4      	; 0x1784 <rf_tx_tdma_packet+0x2a>
    1788:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    178a:	c0 98       	cbi	0x18, 0	; 24
    178c:	88 e0       	ldi	r24, 0x08	; 8
    178e:	8f b9       	out	0x0f, r24	; 15
    1790:	77 9b       	sbis	0x0e, 7	; 14
    1792:	fe cf       	rjmp	.-4      	; 0x1790 <rf_tx_tdma_packet+0x36>
    1794:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1796:	0e 99       	sbic	0x01, 6	; 1
    1798:	fe cf       	rjmp	.-4      	; 0x1796 <rf_tx_tdma_packet+0x3c>
    179a:	84 99       	sbic	0x10, 4	; 16
    179c:	fc cf       	rjmp	.-8      	; 0x1796 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    179e:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17a0:	c0 98       	cbi	0x18, 0	; 24
    17a2:	89 e0       	ldi	r24, 0x09	; 9
    17a4:	8f b9       	out	0x0f, r24	; 15
    17a6:	77 9b       	sbis	0x0e, 7	; 14
    17a8:	fe cf       	rjmp	.-4      	; 0x17a6 <rf_tx_tdma_packet+0x4c>
    17aa:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17ac:	c0 98       	cbi	0x18, 0	; 24
    17ae:	89 e0       	ldi	r24, 0x09	; 9
    17b0:	8f b9       	out	0x0f, r24	; 15
    17b2:	77 9b       	sbis	0x0e, 7	; 14
    17b4:	fe cf       	rjmp	.-4      	; 0x17b2 <rf_tx_tdma_packet+0x58>
    17b6:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    17b8:	d8 01       	movw	r26, r16
    17ba:	12 96       	adiw	r26, 0x02	; 2
    17bc:	5c 91       	ld	r21, X
    17be:	12 97       	sbiw	r26, 0x02	; 2
    17c0:	25 2f       	mov	r18, r21
    17c2:	33 27       	eor	r19, r19
    17c4:	27 fd       	sbrc	r18, 7
    17c6:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    17c8:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    17ca:	40 e0       	ldi	r20, 0x00	; 0
    17cc:	0a c0       	rjmp	.+20     	; 0x17e2 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    17ce:	d8 01       	movw	r26, r16
    17d0:	13 96       	adiw	r26, 0x03	; 3
    17d2:	ed 91       	ld	r30, X+
    17d4:	fc 91       	ld	r31, X
    17d6:	14 97       	sbiw	r26, 0x04	; 4
    17d8:	e8 0f       	add	r30, r24
    17da:	f9 1f       	adc	r31, r25
    17dc:	80 81       	ld	r24, Z
    17de:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    17e0:	4f 5f       	subi	r20, 0xFF	; 255
    17e2:	84 2f       	mov	r24, r20
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	82 17       	cp	r24, r18
    17e8:	93 07       	cpc	r25, r19
    17ea:	8c f3       	brlt	.-30     	; 0x17ce <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    17ec:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    17ee:	c0 98       	cbi	0x18, 0	; 24
    17f0:	8e e3       	ldi	r24, 0x3E	; 62
    17f2:	8f b9       	out	0x0f, r24	; 15
    17f4:	77 9b       	sbis	0x0e, 7	; 14
    17f6:	fe cf       	rjmp	.-4      	; 0x17f4 <rf_tx_tdma_packet+0x9a>
    17f8:	5f b9       	out	0x0f, r21	; 15
    17fa:	77 9b       	sbis	0x0e, 7	; 14
    17fc:	fe cf       	rjmp	.-4      	; 0x17fa <rf_tx_tdma_packet+0xa0>
    17fe:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1800:	f8 01       	movw	r30, r16
    1802:	86 81       	ldd	r24, Z+6	; 0x06
    1804:	88 23       	and	r24, r24
    1806:	19 f0       	breq	.+6      	; 0x180e <rf_tx_tdma_packet+0xb4>
    1808:	81 e6       	ldi	r24, 0x61	; 97
    180a:	98 e8       	ldi	r25, 0x88	; 136
    180c:	02 c0       	rjmp	.+4      	; 0x1812 <rf_tx_tdma_packet+0xb8>
    180e:	81 e4       	ldi	r24, 0x41	; 65
    1810:	98 e8       	ldi	r25, 0x88	; 136
    1812:	9a 83       	std	Y+2, r25	; 0x02
    1814:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1816:	c0 98       	cbi	0x18, 0	; 24
    1818:	8e e3       	ldi	r24, 0x3E	; 62
    181a:	8f b9       	out	0x0f, r24	; 15
    181c:	77 9b       	sbis	0x0e, 7	; 14
    181e:	fe cf       	rjmp	.-4      	; 0x181c <rf_tx_tdma_packet+0xc2>
    1820:	fe 01       	movw	r30, r28
    1822:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1824:	ce 01       	movw	r24, r28
    1826:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1828:	21 91       	ld	r18, Z+
    182a:	2f b9       	out	0x0f, r18	; 15
    182c:	77 9b       	sbis	0x0e, 7	; 14
    182e:	fe cf       	rjmp	.-4      	; 0x182c <rf_tx_tdma_packet+0xd2>
    1830:	e8 17       	cp	r30, r24
    1832:	f9 07       	cpc	r31, r25
    1834:	c9 f7       	brne	.-14     	; 0x1828 <rf_tx_tdma_packet+0xce>
    1836:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1838:	c0 98       	cbi	0x18, 0	; 24
    183a:	8e e3       	ldi	r24, 0x3E	; 62
    183c:	8f b9       	out	0x0f, r24	; 15
    183e:	77 9b       	sbis	0x0e, 7	; 14
    1840:	fe cf       	rjmp	.-4      	; 0x183e <rf_tx_tdma_packet+0xe4>
    1842:	80 91 62 06 	lds	r24, 0x0662
    1846:	8f b9       	out	0x0f, r24	; 15
    1848:	77 9b       	sbis	0x0e, 7	; 14
    184a:	fe cf       	rjmp	.-4      	; 0x1848 <rf_tx_tdma_packet+0xee>
    184c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    184e:	c0 98       	cbi	0x18, 0	; 24
    1850:	8e e3       	ldi	r24, 0x3E	; 62
    1852:	8f b9       	out	0x0f, r24	; 15
    1854:	77 9b       	sbis	0x0e, 7	; 14
    1856:	fe cf       	rjmp	.-4      	; 0x1854 <rf_tx_tdma_packet+0xfa>
    1858:	80 e0       	ldi	r24, 0x00	; 0
    185a:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    185c:	fc 01       	movw	r30, r24
    185e:	e0 5a       	subi	r30, 0xA0	; 160
    1860:	f9 4f       	sbci	r31, 0xF9	; 249

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1862:	24 81       	ldd	r18, Z+4	; 0x04
    1864:	2f b9       	out	0x0f, r18	; 15
    1866:	77 9b       	sbis	0x0e, 7	; 14
    1868:	fe cf       	rjmp	.-4      	; 0x1866 <rf_tx_tdma_packet+0x10c>
    186a:	01 96       	adiw	r24, 0x01	; 1
    186c:	82 30       	cpi	r24, 0x02	; 2
    186e:	91 05       	cpc	r25, r1
    1870:	a9 f7       	brne	.-22     	; 0x185c <rf_tx_tdma_packet+0x102>
    1872:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1874:	c0 98       	cbi	0x18, 0	; 24
    1876:	8e e3       	ldi	r24, 0x3E	; 62
    1878:	8f b9       	out	0x0f, r24	; 15
    187a:	77 9b       	sbis	0x0e, 7	; 14
    187c:	fe cf       	rjmp	.-4      	; 0x187a <rf_tx_tdma_packet+0x120>
    187e:	80 e0       	ldi	r24, 0x00	; 0
    1880:	90 e0       	ldi	r25, 0x00	; 0
    1882:	f8 01       	movw	r30, r16
    1884:	e8 0f       	add	r30, r24
    1886:	f9 1f       	adc	r31, r25
    1888:	20 81       	ld	r18, Z
    188a:	2f b9       	out	0x0f, r18	; 15
    188c:	77 9b       	sbis	0x0e, 7	; 14
    188e:	fe cf       	rjmp	.-4      	; 0x188c <rf_tx_tdma_packet+0x132>
    1890:	01 96       	adiw	r24, 0x01	; 1
    1892:	82 30       	cpi	r24, 0x02	; 2
    1894:	91 05       	cpc	r25, r1
    1896:	a9 f7       	brne	.-22     	; 0x1882 <rf_tx_tdma_packet+0x128>
    1898:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    189a:	c0 98       	cbi	0x18, 0	; 24
    189c:	8e e3       	ldi	r24, 0x3E	; 62
    189e:	8f b9       	out	0x0f, r24	; 15
    18a0:	77 9b       	sbis	0x0e, 7	; 14
    18a2:	fe cf       	rjmp	.-4      	; 0x18a0 <rf_tx_tdma_packet+0x146>
    18a4:	80 e0       	ldi	r24, 0x00	; 0
    18a6:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    18a8:	fc 01       	movw	r30, r24
    18aa:	e0 5a       	subi	r30, 0xA0	; 160
    18ac:	f9 4f       	sbci	r31, 0xF9	; 249
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    18ae:	26 81       	ldd	r18, Z+6	; 0x06
    18b0:	2f b9       	out	0x0f, r18	; 15
    18b2:	77 9b       	sbis	0x0e, 7	; 14
    18b4:	fe cf       	rjmp	.-4      	; 0x18b2 <rf_tx_tdma_packet+0x158>
    18b6:	01 96       	adiw	r24, 0x01	; 1
    18b8:	82 30       	cpi	r24, 0x02	; 2
    18ba:	91 05       	cpc	r25, r1
    18bc:	a9 f7       	brne	.-22     	; 0x18a8 <rf_tx_tdma_packet+0x14e>
    18be:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    18c0:	c6 01       	movw	r24, r12
    18c2:	b7 01       	movw	r22, r14
    18c4:	0e 94 26 2f 	call	0x5e4c	; 0x5e4c <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    18c8:	d8 01       	movw	r26, r16
    18ca:	15 96       	adiw	r26, 0x05	; 5
    18cc:	8c 91       	ld	r24, X
    18ce:	15 97       	sbiw	r26, 0x05	; 5
    18d0:	88 23       	and	r24, r24
    18d2:	a9 f1       	breq	.+106    	; 0x193e <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    18d4:	80 91 68 06 	lds	r24, 0x0668
    18d8:	88 23       	and	r24, r24
    18da:	31 f4       	brne	.+12     	; 0x18e8 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    18dc:	c0 98       	cbi	0x18, 0	; 24
    18de:	83 e0       	ldi	r24, 0x03	; 3
    18e0:	8f b9       	out	0x0f, r24	; 15
    18e2:	77 9b       	sbis	0x0e, 7	; 14
    18e4:	fe cf       	rjmp	.-4      	; 0x18e2 <rf_tx_tdma_packet+0x188>
    18e6:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    18e8:	c0 98       	cbi	0x18, 0	; 24
    18ea:	1f b8       	out	0x0f, r1	; 15
    18ec:	77 9b       	sbis	0x0e, 7	; 14
    18ee:	fe cf       	rjmp	.-4      	; 0x18ec <rf_tx_tdma_packet+0x192>
    18f0:	8f b1       	in	r24, 0x0f	; 15
    18f2:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    18f4:	81 ff       	sbrs	r24, 1
    18f6:	f8 cf       	rjmp	.-16     	; 0x18e8 <rf_tx_tdma_packet+0x18e>
    18f8:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    18fa:	a5 e0       	ldi	r26, 0x05	; 5
    18fc:	ea 2e       	mov	r14, r26
    18fe:	c0 98       	cbi	0x18, 0	; 24
    1900:	ef b8       	out	0x0f, r14	; 15
    1902:	77 9b       	sbis	0x0e, 7	; 14
    1904:	fe cf       	rjmp	.-4      	; 0x1902 <rf_tx_tdma_packet+0x1a8>
    1906:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1908:	c0 98       	cbi	0x18, 0	; 24
    190a:	1f b8       	out	0x0f, r1	; 15
    190c:	77 9b       	sbis	0x0e, 7	; 14
    190e:	fe cf       	rjmp	.-4      	; 0x190c <rf_tx_tdma_packet+0x1b2>
    1910:	cf b0       	in	r12, 0x0f	; 15
    1912:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1914:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    1916:	25 36       	cpi	r18, 0x65	; 101
    1918:	49 f4       	brne	.+18     	; 0x192c <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    191a:	78 94       	sei
                nrk_sem_post(radio_sem);
    191c:	80 91 5b 06 	lds	r24, 0x065B
    1920:	90 91 5c 06 	lds	r25, 0x065C
    1924:	0e 94 ba 23 	call	0x4774	; 0x4774 <nrk_sem_post>
                return FALSE;
    1928:	80 e0       	ldi	r24, 0x00	; 0
    192a:	60 c0       	rjmp	.+192    	; 0x19ec <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    192c:	84 e6       	ldi	r24, 0x64	; 100
    192e:	90 e0       	ldi	r25, 0x00	; 0
    1930:	2b 83       	std	Y+3, r18	; 0x03
    1932:	0e 94 ca 13 	call	0x2794	; 0x2794 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1936:	2b 81       	ldd	r18, Y+3	; 0x03
    1938:	c3 fe       	sbrs	r12, 3
    193a:	e1 cf       	rjmp	.-62     	; 0x18fe <rf_tx_tdma_packet+0x1a4>
    193c:	06 c0       	rjmp	.+12     	; 0x194a <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    193e:	c0 98       	cbi	0x18, 0	; 24
    1940:	84 e0       	ldi	r24, 0x04	; 4
    1942:	8f b9       	out	0x0f, r24	; 15
    1944:	77 9b       	sbis	0x0e, 7	; 14
    1946:	fe cf       	rjmp	.-4      	; 0x1944 <rf_tx_tdma_packet+0x1ea>
    1948:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    194a:	c0 98       	cbi	0x18, 0	; 24
    194c:	8e e3       	ldi	r24, 0x3E	; 62
    194e:	8f b9       	out	0x0f, r24	; 15
    1950:	77 9b       	sbis	0x0e, 7	; 14
    1952:	fe cf       	rjmp	.-4      	; 0x1950 <rf_tx_tdma_packet+0x1f6>
    1954:	40 e0       	ldi	r20, 0x00	; 0
    1956:	0c c0       	rjmp	.+24     	; 0x1970 <rf_tx_tdma_packet+0x216>
    1958:	d8 01       	movw	r26, r16
    195a:	13 96       	adiw	r26, 0x03	; 3
    195c:	ed 91       	ld	r30, X+
    195e:	fc 91       	ld	r31, X
    1960:	14 97       	sbiw	r26, 0x04	; 4
    1962:	e8 0f       	add	r30, r24
    1964:	f9 1f       	adc	r31, r25
    1966:	80 81       	ld	r24, Z
    1968:	8f b9       	out	0x0f, r24	; 15
    196a:	77 9b       	sbis	0x0e, 7	; 14
    196c:	fe cf       	rjmp	.-4      	; 0x196a <rf_tx_tdma_packet+0x210>
    196e:	4f 5f       	subi	r20, 0xFF	; 255
    1970:	84 2f       	mov	r24, r20
    1972:	90 e0       	ldi	r25, 0x00	; 0
    1974:	f8 01       	movw	r30, r16
    1976:	22 81       	ldd	r18, Z+2	; 0x02
    1978:	33 27       	eor	r19, r19
    197a:	27 fd       	sbrc	r18, 7
    197c:	30 95       	com	r19
    197e:	82 17       	cp	r24, r18
    1980:	93 07       	cpc	r25, r19
    1982:	54 f3       	brlt	.-44     	; 0x1958 <rf_tx_tdma_packet+0x1fe>
    1984:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1986:	c0 98       	cbi	0x18, 0	; 24
    1988:	8e e3       	ldi	r24, 0x3E	; 62
    198a:	8f b9       	out	0x0f, r24	; 15
    198c:	77 9b       	sbis	0x0e, 7	; 14
    198e:	fe cf       	rjmp	.-4      	; 0x198c <rf_tx_tdma_packet+0x232>
    1990:	bf b8       	out	0x0f, r11	; 15
    1992:	77 9b       	sbis	0x0e, 7	; 14
    1994:	fe cf       	rjmp	.-4      	; 0x1992 <rf_tx_tdma_packet+0x238>
    1996:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1998:	84 9b       	sbis	0x10, 4	; 16
    199a:	fe cf       	rjmp	.-4      	; 0x1998 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    199c:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    199e:	84 99       	sbic	0x10, 4	; 16
    19a0:	fe cf       	rjmp	.-4      	; 0x199e <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19a2:	c0 98       	cbi	0x18, 0	; 24
    19a4:	88 e0       	ldi	r24, 0x08	; 8
    19a6:	8f b9       	out	0x0f, r24	; 15
    19a8:	77 9b       	sbis	0x0e, 7	; 14
    19aa:	fe cf       	rjmp	.-4      	; 0x19a8 <rf_tx_tdma_packet+0x24e>
    19ac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19ae:	c0 98       	cbi	0x18, 0	; 24
    19b0:	88 e0       	ldi	r24, 0x08	; 8
    19b2:	8f b9       	out	0x0f, r24	; 15
    19b4:	77 9b       	sbis	0x0e, 7	; 14
    19b6:	fe cf       	rjmp	.-4      	; 0x19b4 <rf_tx_tdma_packet+0x25a>
    19b8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19ba:	c0 98       	cbi	0x18, 0	; 24
    19bc:	89 e0       	ldi	r24, 0x09	; 9
    19be:	8f b9       	out	0x0f, r24	; 15
    19c0:	77 9b       	sbis	0x0e, 7	; 14
    19c2:	fe cf       	rjmp	.-4      	; 0x19c0 <rf_tx_tdma_packet+0x266>
    19c4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19c6:	c0 98       	cbi	0x18, 0	; 24
    19c8:	89 e0       	ldi	r24, 0x09	; 9
    19ca:	8f b9       	out	0x0f, r24	; 15
    19cc:	77 9b       	sbis	0x0e, 7	; 14
    19ce:	fe cf       	rjmp	.-4      	; 0x19cc <rf_tx_tdma_packet+0x272>
    19d0:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    19d2:	c0 98       	cbi	0x18, 0	; 24
    19d4:	86 e0       	ldi	r24, 0x06	; 6
    19d6:	8f b9       	out	0x0f, r24	; 15
    19d8:	77 9b       	sbis	0x0e, 7	; 14
    19da:	fe cf       	rjmp	.-4      	; 0x19d8 <rf_tx_tdma_packet+0x27e>
    19dc:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    19de:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    19e0:	80 91 62 06 	lds	r24, 0x0662
    19e4:	8f 5f       	subi	r24, 0xFF	; 255
    19e6:	80 93 62 06 	sts	0x0662, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    19ea:	81 e0       	ldi	r24, 0x01	; 1

}
    19ec:	0f 90       	pop	r0
    19ee:	0f 90       	pop	r0
    19f0:	0f 90       	pop	r0
    19f2:	cf 91       	pop	r28
    19f4:	df 91       	pop	r29
    19f6:	1f 91       	pop	r17
    19f8:	0f 91       	pop	r16
    19fa:	ff 90       	pop	r15
    19fc:	ef 90       	pop	r14
    19fe:	df 90       	pop	r13
    1a00:	cf 90       	pop	r12
    1a02:	bf 90       	pop	r11
    1a04:	08 95       	ret

00001a06 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1a06:	ff 92       	push	r15
    1a08:	0f 93       	push	r16
    1a0a:	1f 93       	push	r17
    1a0c:	df 93       	push	r29
    1a0e:	cf 93       	push	r28
    1a10:	00 d0       	rcall	.+0      	; 0x1a12 <rf_tx_packet+0xc>
    1a12:	cd b7       	in	r28, 0x3d	; 61
    1a14:	de b7       	in	r29, 0x3e	; 62
    1a16:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1a18:	80 91 5d 06 	lds	r24, 0x065D
    1a1c:	88 23       	and	r24, r24
    1a1e:	31 f0       	breq	.+12     	; 0x1a2c <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    1a20:	c0 98       	cbi	0x18, 0	; 24
    1a22:	8d e0       	ldi	r24, 0x0D	; 13
    1a24:	8f b9       	out	0x0f, r24	; 15
    1a26:	77 9b       	sbis	0x0e, 7	; 14
    1a28:	fe cf       	rjmp	.-4      	; 0x1a26 <rf_tx_packet+0x20>
    1a2a:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a2c:	32 81       	ldd	r19, Z+2	; 0x02
    1a2e:	43 2f       	mov	r20, r19
    1a30:	55 27       	eor	r21, r21
    1a32:	47 fd       	sbrc	r20, 7
    1a34:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    1a36:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    1a38:	60 e0       	ldi	r22, 0x00	; 0
    1a3a:	07 c0       	rjmp	.+14     	; 0x1a4a <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1a3c:	a3 81       	ldd	r26, Z+3	; 0x03
    1a3e:	b4 81       	ldd	r27, Z+4	; 0x04
    1a40:	a8 0f       	add	r26, r24
    1a42:	b9 1f       	adc	r27, r25
    1a44:	8c 91       	ld	r24, X
    1a46:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a48:	6f 5f       	subi	r22, 0xFF	; 255
    1a4a:	86 2f       	mov	r24, r22
    1a4c:	90 e0       	ldi	r25, 0x00	; 0
    1a4e:	84 17       	cp	r24, r20
    1a50:	95 07       	cpc	r25, r21
    1a52:	a4 f3       	brlt	.-24     	; 0x1a3c <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1a54:	83 2f       	mov	r24, r19
    1a56:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1a58:	90 91 5d 06 	lds	r25, 0x065D
    1a5c:	91 11       	cpse	r25, r1
    1a5e:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a60:	c0 98       	cbi	0x18, 0	; 24
    1a62:	98 e0       	ldi	r25, 0x08	; 8
    1a64:	9f b9       	out	0x0f, r25	; 15
    1a66:	77 9b       	sbis	0x0e, 7	; 14
    1a68:	fe cf       	rjmp	.-4      	; 0x1a66 <rf_tx_packet+0x60>
    1a6a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a6c:	c0 98       	cbi	0x18, 0	; 24
    1a6e:	98 e0       	ldi	r25, 0x08	; 8
    1a70:	9f b9       	out	0x0f, r25	; 15
    1a72:	77 9b       	sbis	0x0e, 7	; 14
    1a74:	fe cf       	rjmp	.-4      	; 0x1a72 <rf_tx_packet+0x6c>
    1a76:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1a78:	0e 99       	sbic	0x01, 6	; 1
    1a7a:	fe cf       	rjmp	.-4      	; 0x1a78 <rf_tx_packet+0x72>
    1a7c:	84 99       	sbic	0x10, 4	; 16
    1a7e:	fc cf       	rjmp	.-8      	; 0x1a78 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1a80:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1a82:	c0 98       	cbi	0x18, 0	; 24
    1a84:	99 e0       	ldi	r25, 0x09	; 9
    1a86:	9f b9       	out	0x0f, r25	; 15
    1a88:	77 9b       	sbis	0x0e, 7	; 14
    1a8a:	fe cf       	rjmp	.-4      	; 0x1a88 <rf_tx_packet+0x82>
    1a8c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1a8e:	c0 98       	cbi	0x18, 0	; 24
    1a90:	99 e0       	ldi	r25, 0x09	; 9
    1a92:	9f b9       	out	0x0f, r25	; 15
    1a94:	77 9b       	sbis	0x0e, 7	; 14
    1a96:	fe cf       	rjmp	.-4      	; 0x1a94 <rf_tx_packet+0x8e>
    1a98:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1a9a:	c0 98       	cbi	0x18, 0	; 24
    1a9c:	9e e3       	ldi	r25, 0x3E	; 62
    1a9e:	9f b9       	out	0x0f, r25	; 15
    1aa0:	77 9b       	sbis	0x0e, 7	; 14
    1aa2:	fe cf       	rjmp	.-4      	; 0x1aa0 <rf_tx_packet+0x9a>
    1aa4:	8f b9       	out	0x0f, r24	; 15
    1aa6:	77 9b       	sbis	0x0e, 7	; 14
    1aa8:	fe cf       	rjmp	.-4      	; 0x1aa6 <rf_tx_packet+0xa0>
    1aaa:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    1aac:	81 e4       	ldi	r24, 0x41	; 65
    1aae:	98 e8       	ldi	r25, 0x88	; 136
    1ab0:	9a 83       	std	Y+2, r25	; 0x02
    1ab2:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1ab4:	80 91 6b 06 	lds	r24, 0x066B
    1ab8:	88 23       	and	r24, r24
    1aba:	21 f0       	breq	.+8      	; 0x1ac4 <rf_tx_packet+0xbe>
    1abc:	81 e6       	ldi	r24, 0x61	; 97
    1abe:	98 e8       	ldi	r25, 0x88	; 136
    1ac0:	9a 83       	std	Y+2, r25	; 0x02
    1ac2:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1ac4:	80 91 5d 06 	lds	r24, 0x065D
    1ac8:	88 23       	and	r24, r24
    1aca:	29 f0       	breq	.+10     	; 0x1ad6 <rf_tx_packet+0xd0>
    1acc:	89 81       	ldd	r24, Y+1	; 0x01
    1ace:	9a 81       	ldd	r25, Y+2	; 0x02
    1ad0:	88 60       	ori	r24, 0x08	; 8
    1ad2:	9a 83       	std	Y+2, r25	; 0x02
    1ad4:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1ad6:	c0 98       	cbi	0x18, 0	; 24
    1ad8:	8e e3       	ldi	r24, 0x3E	; 62
    1ada:	8f b9       	out	0x0f, r24	; 15
    1adc:	77 9b       	sbis	0x0e, 7	; 14
    1ade:	fe cf       	rjmp	.-4      	; 0x1adc <rf_tx_packet+0xd6>
    1ae0:	de 01       	movw	r26, r28
    1ae2:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1ae4:	ce 01       	movw	r24, r28
    1ae6:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1ae8:	3d 91       	ld	r19, X+
    1aea:	3f b9       	out	0x0f, r19	; 15
    1aec:	77 9b       	sbis	0x0e, 7	; 14
    1aee:	fe cf       	rjmp	.-4      	; 0x1aec <rf_tx_packet+0xe6>
    1af0:	a8 17       	cp	r26, r24
    1af2:	b9 07       	cpc	r27, r25
    1af4:	c9 f7       	brne	.-14     	; 0x1ae8 <rf_tx_packet+0xe2>
    1af6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1af8:	c0 98       	cbi	0x18, 0	; 24
    1afa:	8e e3       	ldi	r24, 0x3E	; 62
    1afc:	8f b9       	out	0x0f, r24	; 15
    1afe:	77 9b       	sbis	0x0e, 7	; 14
    1b00:	fe cf       	rjmp	.-4      	; 0x1afe <rf_tx_packet+0xf8>
    1b02:	80 91 62 06 	lds	r24, 0x0662
    1b06:	8f b9       	out	0x0f, r24	; 15
    1b08:	77 9b       	sbis	0x0e, 7	; 14
    1b0a:	fe cf       	rjmp	.-4      	; 0x1b08 <rf_tx_packet+0x102>
    1b0c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b0e:	c0 98       	cbi	0x18, 0	; 24
    1b10:	8e e3       	ldi	r24, 0x3E	; 62
    1b12:	8f b9       	out	0x0f, r24	; 15
    1b14:	77 9b       	sbis	0x0e, 7	; 14
    1b16:	fe cf       	rjmp	.-4      	; 0x1b14 <rf_tx_packet+0x10e>
    1b18:	80 e0       	ldi	r24, 0x00	; 0
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b1c:	dc 01       	movw	r26, r24
    1b1e:	a0 5a       	subi	r26, 0xA0	; 160
    1b20:	b9 4f       	sbci	r27, 0xF9	; 249
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b22:	14 96       	adiw	r26, 0x04	; 4
    1b24:	3c 91       	ld	r19, X
    1b26:	14 97       	sbiw	r26, 0x04	; 4
    1b28:	3f b9       	out	0x0f, r19	; 15
    1b2a:	77 9b       	sbis	0x0e, 7	; 14
    1b2c:	fe cf       	rjmp	.-4      	; 0x1b2a <rf_tx_packet+0x124>
    1b2e:	01 96       	adiw	r24, 0x01	; 1
    1b30:	82 30       	cpi	r24, 0x02	; 2
    1b32:	91 05       	cpc	r25, r1
    1b34:	99 f7       	brne	.-26     	; 0x1b1c <rf_tx_packet+0x116>
    1b36:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1b38:	c0 98       	cbi	0x18, 0	; 24
    1b3a:	8e e3       	ldi	r24, 0x3E	; 62
    1b3c:	8f b9       	out	0x0f, r24	; 15
    1b3e:	77 9b       	sbis	0x0e, 7	; 14
    1b40:	fe cf       	rjmp	.-4      	; 0x1b3e <rf_tx_packet+0x138>
    1b42:	80 e0       	ldi	r24, 0x00	; 0
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	df 01       	movw	r26, r30
    1b48:	a8 0f       	add	r26, r24
    1b4a:	b9 1f       	adc	r27, r25
    1b4c:	3c 91       	ld	r19, X
    1b4e:	3f b9       	out	0x0f, r19	; 15
    1b50:	77 9b       	sbis	0x0e, 7	; 14
    1b52:	fe cf       	rjmp	.-4      	; 0x1b50 <rf_tx_packet+0x14a>
    1b54:	01 96       	adiw	r24, 0x01	; 1
    1b56:	82 30       	cpi	r24, 0x02	; 2
    1b58:	91 05       	cpc	r25, r1
    1b5a:	a9 f7       	brne	.-22     	; 0x1b46 <rf_tx_packet+0x140>
    1b5c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b5e:	c0 98       	cbi	0x18, 0	; 24
    1b60:	8e e3       	ldi	r24, 0x3E	; 62
    1b62:	8f b9       	out	0x0f, r24	; 15
    1b64:	77 9b       	sbis	0x0e, 7	; 14
    1b66:	fe cf       	rjmp	.-4      	; 0x1b64 <rf_tx_packet+0x15e>
    1b68:	80 e0       	ldi	r24, 0x00	; 0
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b6c:	dc 01       	movw	r26, r24
    1b6e:	a0 5a       	subi	r26, 0xA0	; 160
    1b70:	b9 4f       	sbci	r27, 0xF9	; 249
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b72:	16 96       	adiw	r26, 0x06	; 6
    1b74:	3c 91       	ld	r19, X
    1b76:	16 97       	sbiw	r26, 0x06	; 6
    1b78:	3f b9       	out	0x0f, r19	; 15
    1b7a:	77 9b       	sbis	0x0e, 7	; 14
    1b7c:	fe cf       	rjmp	.-4      	; 0x1b7a <rf_tx_packet+0x174>
    1b7e:	01 96       	adiw	r24, 0x01	; 1
    1b80:	82 30       	cpi	r24, 0x02	; 2
    1b82:	91 05       	cpc	r25, r1
    1b84:	99 f7       	brne	.-26     	; 0x1b6c <rf_tx_packet+0x166>
    1b86:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1b88:	80 91 5d 06 	lds	r24, 0x065D
    1b8c:	88 23       	and	r24, r24
    1b8e:	81 f0       	breq	.+32     	; 0x1bb0 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1b90:	c0 98       	cbi	0x18, 0	; 24
    1b92:	8e e3       	ldi	r24, 0x3E	; 62
    1b94:	8f b9       	out	0x0f, r24	; 15
    1b96:	77 9b       	sbis	0x0e, 7	; 14
    1b98:	fe cf       	rjmp	.-4      	; 0x1b96 <rf_tx_packet+0x190>
    1b9a:	ad e6       	ldi	r26, 0x6D	; 109
    1b9c:	b6 e0       	ldi	r27, 0x06	; 6
    1b9e:	8d 91       	ld	r24, X+
    1ba0:	8f b9       	out	0x0f, r24	; 15
    1ba2:	77 9b       	sbis	0x0e, 7	; 14
    1ba4:	fe cf       	rjmp	.-4      	; 0x1ba2 <rf_tx_packet+0x19c>
    1ba6:	86 e0       	ldi	r24, 0x06	; 6
    1ba8:	a1 37       	cpi	r26, 0x71	; 113
    1baa:	b8 07       	cpc	r27, r24
    1bac:	c1 f7       	brne	.-16     	; 0x1b9e <rf_tx_packet+0x198>
    1bae:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1bb0:	c0 98       	cbi	0x18, 0	; 24
    1bb2:	8e e3       	ldi	r24, 0x3E	; 62
    1bb4:	8f b9       	out	0x0f, r24	; 15
    1bb6:	77 9b       	sbis	0x0e, 7	; 14
    1bb8:	fe cf       	rjmp	.-4      	; 0x1bb6 <rf_tx_packet+0x1b0>
    1bba:	30 e0       	ldi	r19, 0x00	; 0
    1bbc:	09 c0       	rjmp	.+18     	; 0x1bd0 <rf_tx_packet+0x1ca>
    1bbe:	a3 81       	ldd	r26, Z+3	; 0x03
    1bc0:	b4 81       	ldd	r27, Z+4	; 0x04
    1bc2:	a8 0f       	add	r26, r24
    1bc4:	b9 1f       	adc	r27, r25
    1bc6:	8c 91       	ld	r24, X
    1bc8:	8f b9       	out	0x0f, r24	; 15
    1bca:	77 9b       	sbis	0x0e, 7	; 14
    1bcc:	fe cf       	rjmp	.-4      	; 0x1bca <rf_tx_packet+0x1c4>
    1bce:	3f 5f       	subi	r19, 0xFF	; 255
    1bd0:	83 2f       	mov	r24, r19
    1bd2:	90 e0       	ldi	r25, 0x00	; 0
    1bd4:	42 81       	ldd	r20, Z+2	; 0x02
    1bd6:	55 27       	eor	r21, r21
    1bd8:	47 fd       	sbrc	r20, 7
    1bda:	50 95       	com	r21
    1bdc:	84 17       	cp	r24, r20
    1bde:	95 07       	cpc	r25, r21
    1be0:	74 f3       	brlt	.-36     	; 0x1bbe <rf_tx_packet+0x1b8>
    1be2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1be4:	c0 98       	cbi	0x18, 0	; 24
    1be6:	8e e3       	ldi	r24, 0x3E	; 62
    1be8:	8f b9       	out	0x0f, r24	; 15
    1bea:	77 9b       	sbis	0x0e, 7	; 14
    1bec:	fe cf       	rjmp	.-4      	; 0x1bea <rf_tx_packet+0x1e4>
    1bee:	2f b9       	out	0x0f, r18	; 15
    1bf0:	77 9b       	sbis	0x0e, 7	; 14
    1bf2:	fe cf       	rjmp	.-4      	; 0x1bf0 <rf_tx_packet+0x1ea>
    1bf4:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1bf6:	85 81       	ldd	r24, Z+5	; 0x05
    1bf8:	88 23       	and	r24, r24
    1bfa:	91 f1       	breq	.+100    	; 0x1c60 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1bfc:	80 91 68 06 	lds	r24, 0x0668
    1c00:	88 23       	and	r24, r24
    1c02:	31 f4       	brne	.+12     	; 0x1c10 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1c04:	c0 98       	cbi	0x18, 0	; 24
    1c06:	83 e0       	ldi	r24, 0x03	; 3
    1c08:	8f b9       	out	0x0f, r24	; 15
    1c0a:	77 9b       	sbis	0x0e, 7	; 14
    1c0c:	fe cf       	rjmp	.-4      	; 0x1c0a <rf_tx_packet+0x204>
    1c0e:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c10:	c0 98       	cbi	0x18, 0	; 24
    1c12:	1f b8       	out	0x0f, r1	; 15
    1c14:	77 9b       	sbis	0x0e, 7	; 14
    1c16:	fe cf       	rjmp	.-4      	; 0x1c14 <rf_tx_packet+0x20e>
    1c18:	8f b1       	in	r24, 0x0f	; 15
    1c1a:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1c1c:	81 ff       	sbrs	r24, 1
    1c1e:	f8 cf       	rjmp	.-16     	; 0x1c10 <rf_tx_packet+0x20a>
    1c20:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1c22:	05 e0       	ldi	r16, 0x05	; 5
    1c24:	c0 98       	cbi	0x18, 0	; 24
    1c26:	0f b9       	out	0x0f, r16	; 15
    1c28:	77 9b       	sbis	0x0e, 7	; 14
    1c2a:	fe cf       	rjmp	.-4      	; 0x1c28 <rf_tx_packet+0x222>
    1c2c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c2e:	c0 98       	cbi	0x18, 0	; 24
    1c30:	1f b8       	out	0x0f, r1	; 15
    1c32:	77 9b       	sbis	0x0e, 7	; 14
    1c34:	fe cf       	rjmp	.-4      	; 0x1c32 <rf_tx_packet+0x22c>
    1c36:	ff b0       	in	r15, 0x0f	; 15
    1c38:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1c3a:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1c3c:	15 36       	cpi	r17, 0x65	; 101
    1c3e:	49 f4       	brne	.+18     	; 0x1c52 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1c40:	78 94       	sei
                nrk_sem_post(radio_sem);
    1c42:	80 91 5b 06 	lds	r24, 0x065B
    1c46:	90 91 5c 06 	lds	r25, 0x065C
    1c4a:	0e 94 ba 23 	call	0x4774	; 0x4774 <nrk_sem_post>
                return FALSE;
    1c4e:	80 e0       	ldi	r24, 0x00	; 0
    1c50:	43 c0       	rjmp	.+134    	; 0x1cd8 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1c52:	84 e6       	ldi	r24, 0x64	; 100
    1c54:	90 e0       	ldi	r25, 0x00	; 0
    1c56:	0e 94 ca 13 	call	0x2794	; 0x2794 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1c5a:	f3 fe       	sbrs	r15, 3
    1c5c:	e3 cf       	rjmp	.-58     	; 0x1c24 <rf_tx_packet+0x21e>
    1c5e:	06 c0       	rjmp	.+12     	; 0x1c6c <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1c60:	c0 98       	cbi	0x18, 0	; 24
    1c62:	84 e0       	ldi	r24, 0x04	; 4
    1c64:	8f b9       	out	0x0f, r24	; 15
    1c66:	77 9b       	sbis	0x0e, 7	; 14
    1c68:	fe cf       	rjmp	.-4      	; 0x1c66 <rf_tx_packet+0x260>
    1c6a:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1c6c:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1c6e:	84 9b       	sbis	0x10, 4	; 16
    1c70:	fe cf       	rjmp	.-4      	; 0x1c6e <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1c72:	84 99       	sbic	0x10, 4	; 16
    1c74:	fe cf       	rjmp	.-4      	; 0x1c72 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1c76:	80 91 6b 06 	lds	r24, 0x066B
    1c7a:	88 23       	and	r24, r24
    1c7c:	f9 f0       	breq	.+62     	; 0x1cbc <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1c7e:	84 ea       	ldi	r24, 0xA4	; 164
    1c80:	92 e0       	ldi	r25, 0x02	; 2
    1c82:	0e 94 ca 13 	call	0x2794	; 0x2794 <halWait>

        if(FIFO_IS_1)
    1c86:	b7 9b       	sbis	0x16, 7	; 22
    1c88:	0b c0       	rjmp	.+22     	; 0x1ca0 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1c8a:	c0 98       	cbi	0x18, 0	; 24
    1c8c:	8f e7       	ldi	r24, 0x7F	; 127
    1c8e:	8f b9       	out	0x0f, r24	; 15
    1c90:	77 9b       	sbis	0x0e, 7	; 14
    1c92:	fe cf       	rjmp	.-4      	; 0x1c90 <rf_tx_packet+0x28a>
    1c94:	1f b8       	out	0x0f, r1	; 15
    1c96:	77 9b       	sbis	0x0e, 7	; 14
    1c98:	fe cf       	rjmp	.-4      	; 0x1c96 <rf_tx_packet+0x290>
    1c9a:	8f b1       	in	r24, 0x0f	; 15
    1c9c:	c0 9a       	sbi	0x18, 0	; 24
    1c9e:	0e c0       	rjmp	.+28     	; 0x1cbc <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ca0:	c0 98       	cbi	0x18, 0	; 24
    1ca2:	88 e0       	ldi	r24, 0x08	; 8
    1ca4:	8f b9       	out	0x0f, r24	; 15
    1ca6:	77 9b       	sbis	0x0e, 7	; 14
    1ca8:	fe cf       	rjmp	.-4      	; 0x1ca6 <rf_tx_packet+0x2a0>
    1caa:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cac:	c0 98       	cbi	0x18, 0	; 24
    1cae:	88 e0       	ldi	r24, 0x08	; 8
    1cb0:	8f b9       	out	0x0f, r24	; 15
    1cb2:	77 9b       	sbis	0x0e, 7	; 14
    1cb4:	fe cf       	rjmp	.-4      	; 0x1cb2 <rf_tx_packet+0x2ac>
    1cb6:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1cb8:	80 e0       	ldi	r24, 0x00	; 0
    1cba:	01 c0       	rjmp	.+2      	; 0x1cbe <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1cbe:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1cc0:	c0 98       	cbi	0x18, 0	; 24
    1cc2:	96 e0       	ldi	r25, 0x06	; 6
    1cc4:	9f b9       	out	0x0f, r25	; 15
    1cc6:	77 9b       	sbis	0x0e, 7	; 14
    1cc8:	fe cf       	rjmp	.-4      	; 0x1cc6 <rf_tx_packet+0x2c0>
    1cca:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1ccc:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1cce:	90 91 62 06 	lds	r25, 0x0662
    1cd2:	9f 5f       	subi	r25, 0xFF	; 255
    1cd4:	90 93 62 06 	sts	0x0662, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1cd8:	0f 90       	pop	r0
    1cda:	0f 90       	pop	r0
    1cdc:	cf 91       	pop	r28
    1cde:	df 91       	pop	r29
    1ce0:	1f 91       	pop	r17
    1ce2:	0f 91       	pop	r16
    1ce4:	ff 90       	pop	r15
    1ce6:	08 95       	ret

00001ce8 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1ce8:	81 e0       	ldi	r24, 0x01	; 1
    1cea:	84 9b       	sbis	0x10, 4	; 16
    1cec:	80 e0       	ldi	r24, 0x00	; 0
}
    1cee:	08 95       	ret

00001cf0 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1cf0:	81 e0       	ldi	r24, 0x01	; 1
    1cf2:	0e 9b       	sbis	0x01, 6	; 1
    1cf4:	80 e0       	ldi	r24, 0x00	; 0
}
    1cf6:	08 95       	ret

00001cf8 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1cf8:	81 e0       	ldi	r24, 0x01	; 1
    1cfa:	84 9b       	sbis	0x10, 4	; 16
    1cfc:	80 e0       	ldi	r24, 0x00	; 0
}
    1cfe:	08 95       	ret

00001d00 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1d00:	df 93       	push	r29
    1d02:	cf 93       	push	r28
    1d04:	00 d0       	rcall	.+0      	; 0x1d06 <rf_polling_rx_packet+0x6>
    1d06:	00 d0       	rcall	.+0      	; 0x1d08 <rf_polling_rx_packet+0x8>
    1d08:	cd b7       	in	r28, 0x3d	; 61
    1d0a:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1d0c:	0e 9b       	sbis	0x01, 6	; 1
    1d0e:	c7 c1       	rjmp	.+910    	; 0x209e <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1d10:	10 92 6c 06 	sts	0x066C, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1d14:	0e 9b       	sbis	0x01, 6	; 1
    1d16:	1a c0       	rjmp	.+52     	; 0x1d4c <rf_polling_rx_packet+0x4c>
    1d18:	b7 99       	sbic	0x16, 7	; 22
    1d1a:	18 c0       	rjmp	.+48     	; 0x1d4c <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d1c:	c0 98       	cbi	0x18, 0	; 24
    1d1e:	8f e7       	ldi	r24, 0x7F	; 127
    1d20:	8f b9       	out	0x0f, r24	; 15
    1d22:	77 9b       	sbis	0x0e, 7	; 14
    1d24:	fe cf       	rjmp	.-4      	; 0x1d22 <rf_polling_rx_packet+0x22>
    1d26:	1f b8       	out	0x0f, r1	; 15
    1d28:	77 9b       	sbis	0x0e, 7	; 14
    1d2a:	fe cf       	rjmp	.-4      	; 0x1d28 <rf_polling_rx_packet+0x28>
    1d2c:	8f b1       	in	r24, 0x0f	; 15
    1d2e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d30:	c0 98       	cbi	0x18, 0	; 24
    1d32:	88 e0       	ldi	r24, 0x08	; 8
    1d34:	8f b9       	out	0x0f, r24	; 15
    1d36:	77 9b       	sbis	0x0e, 7	; 14
    1d38:	fe cf       	rjmp	.-4      	; 0x1d36 <rf_polling_rx_packet+0x36>
    1d3a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d3c:	c0 98       	cbi	0x18, 0	; 24
    1d3e:	88 e0       	ldi	r24, 0x08	; 8
    1d40:	8f b9       	out	0x0f, r24	; 15
    1d42:	77 9b       	sbis	0x0e, 7	; 14
    1d44:	fe cf       	rjmp	.-4      	; 0x1d42 <rf_polling_rx_packet+0x42>
    1d46:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1d48:	8f ef       	ldi	r24, 0xFF	; 255
    1d4a:	aa c1       	rjmp	.+852    	; 0x20a0 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1d4c:	c0 98       	cbi	0x18, 0	; 24
    1d4e:	8f e7       	ldi	r24, 0x7F	; 127
    1d50:	8f b9       	out	0x0f, r24	; 15
    1d52:	77 9b       	sbis	0x0e, 7	; 14
    1d54:	fe cf       	rjmp	.-4      	; 0x1d52 <rf_polling_rx_packet+0x52>
    1d56:	1f b8       	out	0x0f, r1	; 15
    1d58:	77 9b       	sbis	0x0e, 7	; 14
    1d5a:	fe cf       	rjmp	.-4      	; 0x1d58 <rf_polling_rx_packet+0x58>
    1d5c:	4f b1       	in	r20, 0x0f	; 15
    1d5e:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1d60:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1d62:	c1 f4       	brne	.+48     	; 0x1d94 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d64:	c0 98       	cbi	0x18, 0	; 24
    1d66:	8f e7       	ldi	r24, 0x7F	; 127
    1d68:	8f b9       	out	0x0f, r24	; 15
    1d6a:	77 9b       	sbis	0x0e, 7	; 14
    1d6c:	fe cf       	rjmp	.-4      	; 0x1d6a <rf_polling_rx_packet+0x6a>
    1d6e:	1f b8       	out	0x0f, r1	; 15
    1d70:	77 9b       	sbis	0x0e, 7	; 14
    1d72:	fe cf       	rjmp	.-4      	; 0x1d70 <rf_polling_rx_packet+0x70>
    1d74:	8f b1       	in	r24, 0x0f	; 15
    1d76:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d78:	c0 98       	cbi	0x18, 0	; 24
    1d7a:	88 e0       	ldi	r24, 0x08	; 8
    1d7c:	8f b9       	out	0x0f, r24	; 15
    1d7e:	77 9b       	sbis	0x0e, 7	; 14
    1d80:	fe cf       	rjmp	.-4      	; 0x1d7e <rf_polling_rx_packet+0x7e>
    1d82:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d84:	c0 98       	cbi	0x18, 0	; 24
    1d86:	88 e0       	ldi	r24, 0x08	; 8
    1d88:	8f b9       	out	0x0f, r24	; 15
    1d8a:	77 9b       	sbis	0x0e, 7	; 14
    1d8c:	fe cf       	rjmp	.-4      	; 0x1d8a <rf_polling_rx_packet+0x8a>
    1d8e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1d90:	8e ef       	ldi	r24, 0xFE	; 254
    1d92:	86 c1       	rjmp	.+780    	; 0x20a0 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1d94:	4c 30       	cpi	r20, 0x0C	; 12
    1d96:	84 f0       	brlt	.+32     	; 0x1db8 <rf_polling_rx_packet+0xb8>
    1d98:	e0 91 60 06 	lds	r30, 0x0660
    1d9c:	f0 91 61 06 	lds	r31, 0x0661
    1da0:	84 2f       	mov	r24, r20
    1da2:	99 27       	eor	r25, r25
    1da4:	87 fd       	sbrc	r24, 7
    1da6:	90 95       	com	r25
    1da8:	0b 97       	sbiw	r24, 0x0b	; 11
    1daa:	24 81       	ldd	r18, Z+4	; 0x04
    1dac:	33 27       	eor	r19, r19
    1dae:	27 fd       	sbrc	r18, 7
    1db0:	30 95       	com	r19
    1db2:	28 17       	cp	r18, r24
    1db4:	39 07       	cpc	r19, r25
    1db6:	7c f5       	brge	.+94     	; 0x1e16 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1db8:	c0 98       	cbi	0x18, 0	; 24
    1dba:	8f e7       	ldi	r24, 0x7F	; 127
    1dbc:	8f b9       	out	0x0f, r24	; 15
    1dbe:	77 9b       	sbis	0x0e, 7	; 14
    1dc0:	fe cf       	rjmp	.-4      	; 0x1dbe <rf_polling_rx_packet+0xbe>
    1dc2:	50 e0       	ldi	r21, 0x00	; 0
    1dc4:	84 2f       	mov	r24, r20
    1dc6:	99 27       	eor	r25, r25
    1dc8:	87 fd       	sbrc	r24, 7
    1dca:	90 95       	com	r25
    1dcc:	04 c0       	rjmp	.+8      	; 0x1dd6 <rf_polling_rx_packet+0xd6>
    1dce:	1f b8       	out	0x0f, r1	; 15
    1dd0:	77 9b       	sbis	0x0e, 7	; 14
    1dd2:	fe cf       	rjmp	.-4      	; 0x1dd0 <rf_polling_rx_packet+0xd0>
    1dd4:	5f 5f       	subi	r21, 0xFF	; 255
    1dd6:	25 2f       	mov	r18, r21
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	28 17       	cp	r18, r24
    1ddc:	39 07       	cpc	r19, r25
    1dde:	14 f4       	brge	.+4      	; 0x1de4 <rf_polling_rx_packet+0xe4>
    1de0:	b7 99       	sbic	0x16, 7	; 22
    1de2:	f5 cf       	rjmp	.-22     	; 0x1dce <rf_polling_rx_packet+0xce>
    1de4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1de6:	c0 98       	cbi	0x18, 0	; 24
    1de8:	8f e7       	ldi	r24, 0x7F	; 127
    1dea:	8f b9       	out	0x0f, r24	; 15
    1dec:	77 9b       	sbis	0x0e, 7	; 14
    1dee:	fe cf       	rjmp	.-4      	; 0x1dec <rf_polling_rx_packet+0xec>
    1df0:	1f b8       	out	0x0f, r1	; 15
    1df2:	77 9b       	sbis	0x0e, 7	; 14
    1df4:	fe cf       	rjmp	.-4      	; 0x1df2 <rf_polling_rx_packet+0xf2>
    1df6:	8f b1       	in	r24, 0x0f	; 15
    1df8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1dfa:	c0 98       	cbi	0x18, 0	; 24
    1dfc:	88 e0       	ldi	r24, 0x08	; 8
    1dfe:	8f b9       	out	0x0f, r24	; 15
    1e00:	77 9b       	sbis	0x0e, 7	; 14
    1e02:	fe cf       	rjmp	.-4      	; 0x1e00 <rf_polling_rx_packet+0x100>
    1e04:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e06:	c0 98       	cbi	0x18, 0	; 24
    1e08:	88 e0       	ldi	r24, 0x08	; 8
    1e0a:	8f b9       	out	0x0f, r24	; 15
    1e0c:	77 9b       	sbis	0x0e, 7	; 14
    1e0e:	fe cf       	rjmp	.-4      	; 0x1e0c <rf_polling_rx_packet+0x10c>
    1e10:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1e12:	8d ef       	ldi	r24, 0xFD	; 253
    1e14:	45 c1       	rjmp	.+650    	; 0x20a0 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1e16:	e0 91 60 06 	lds	r30, 0x0660
    1e1a:	f0 91 61 06 	lds	r31, 0x0661
    1e1e:	4c 50       	subi	r20, 0x0C	; 12
    1e20:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e22:	c0 98       	cbi	0x18, 0	; 24
    1e24:	8f e7       	ldi	r24, 0x7F	; 127
    1e26:	8f b9       	out	0x0f, r24	; 15
    1e28:	77 9b       	sbis	0x0e, 7	; 14
    1e2a:	fe cf       	rjmp	.-4      	; 0x1e28 <rf_polling_rx_packet+0x128>
    1e2c:	fe 01       	movw	r30, r28
    1e2e:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1e30:	ce 01       	movw	r24, r28
    1e32:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e34:	1f b8       	out	0x0f, r1	; 15
    1e36:	77 9b       	sbis	0x0e, 7	; 14
    1e38:	fe cf       	rjmp	.-4      	; 0x1e36 <rf_polling_rx_packet+0x136>
    1e3a:	2f b1       	in	r18, 0x0f	; 15
    1e3c:	21 93       	st	Z+, r18
    1e3e:	e8 17       	cp	r30, r24
    1e40:	f9 07       	cpc	r31, r25
    1e42:	c1 f7       	brne	.-16     	; 0x1e34 <rf_polling_rx_packet+0x134>
    1e44:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1e46:	e0 91 60 06 	lds	r30, 0x0660
    1e4a:	f0 91 61 06 	lds	r31, 0x0661
    1e4e:	99 81       	ldd	r25, Y+1	; 0x01
    1e50:	81 e0       	ldi	r24, 0x01	; 1
    1e52:	95 ff       	sbrs	r25, 5
    1e54:	80 e0       	ldi	r24, 0x00	; 0
    1e56:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1e58:	c0 98       	cbi	0x18, 0	; 24
    1e5a:	8f e7       	ldi	r24, 0x7F	; 127
    1e5c:	8f b9       	out	0x0f, r24	; 15
    1e5e:	77 9b       	sbis	0x0e, 7	; 14
    1e60:	fe cf       	rjmp	.-4      	; 0x1e5e <rf_polling_rx_packet+0x15e>
    1e62:	1f b8       	out	0x0f, r1	; 15
    1e64:	77 9b       	sbis	0x0e, 7	; 14
    1e66:	fe cf       	rjmp	.-4      	; 0x1e64 <rf_polling_rx_packet+0x164>
    1e68:	e0 91 60 06 	lds	r30, 0x0660
    1e6c:	f0 91 61 06 	lds	r31, 0x0661
    1e70:	8f b1       	in	r24, 0x0f	; 15
    1e72:	80 83       	st	Z, r24
    1e74:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1e76:	c0 98       	cbi	0x18, 0	; 24
    1e78:	8f e7       	ldi	r24, 0x7F	; 127
    1e7a:	8f b9       	out	0x0f, r24	; 15
    1e7c:	77 9b       	sbis	0x0e, 7	; 14
    1e7e:	fe cf       	rjmp	.-4      	; 0x1e7c <rf_polling_rx_packet+0x17c>
    1e80:	84 e0       	ldi	r24, 0x04	; 4
    1e82:	05 c0       	rjmp	.+10     	; 0x1e8e <rf_polling_rx_packet+0x18e>
    1e84:	1f b8       	out	0x0f, r1	; 15
    1e86:	77 9b       	sbis	0x0e, 7	; 14
    1e88:	fe cf       	rjmp	.-4      	; 0x1e86 <rf_polling_rx_packet+0x186>
    1e8a:	81 50       	subi	r24, 0x01	; 1
    1e8c:	11 f0       	breq	.+4      	; 0x1e92 <rf_polling_rx_packet+0x192>
    1e8e:	b7 99       	sbic	0x16, 7	; 22
    1e90:	f9 cf       	rjmp	.-14     	; 0x1e84 <rf_polling_rx_packet+0x184>
    1e92:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1e94:	c0 98       	cbi	0x18, 0	; 24
    1e96:	8f e7       	ldi	r24, 0x7F	; 127
    1e98:	8f b9       	out	0x0f, r24	; 15
    1e9a:	77 9b       	sbis	0x0e, 7	; 14
    1e9c:	fe cf       	rjmp	.-4      	; 0x1e9a <rf_polling_rx_packet+0x19a>
    1e9e:	80 e0       	ldi	r24, 0x00	; 0
    1ea0:	90 e0       	ldi	r25, 0x00	; 0
    1ea2:	1f b8       	out	0x0f, r1	; 15
    1ea4:	77 9b       	sbis	0x0e, 7	; 14
    1ea6:	fe cf       	rjmp	.-4      	; 0x1ea4 <rf_polling_rx_packet+0x1a4>
    1ea8:	e0 91 60 06 	lds	r30, 0x0660
    1eac:	f0 91 61 06 	lds	r31, 0x0661
    1eb0:	2f b1       	in	r18, 0x0f	; 15
    1eb2:	e8 0f       	add	r30, r24
    1eb4:	f9 1f       	adc	r31, r25
    1eb6:	21 83       	std	Z+1, r18	; 0x01
    1eb8:	01 96       	adiw	r24, 0x01	; 1
    1eba:	82 30       	cpi	r24, 0x02	; 2
    1ebc:	91 05       	cpc	r25, r1
    1ebe:	89 f7       	brne	.-30     	; 0x1ea2 <rf_polling_rx_packet+0x1a2>
    1ec0:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1ec2:	89 81       	ldd	r24, Y+1	; 0x01
    1ec4:	83 ff       	sbrs	r24, 3
    1ec6:	4d c0       	rjmp	.+154    	; 0x1f62 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1ec8:	c0 98       	cbi	0x18, 0	; 24
    1eca:	8f e7       	ldi	r24, 0x7F	; 127
    1ecc:	8f b9       	out	0x0f, r24	; 15
    1ece:	77 9b       	sbis	0x0e, 7	; 14
    1ed0:	fe cf       	rjmp	.-4      	; 0x1ece <rf_polling_rx_packet+0x1ce>
    1ed2:	e7 e5       	ldi	r30, 0x57	; 87
    1ed4:	f6 e0       	ldi	r31, 0x06	; 6
    1ed6:	1f b8       	out	0x0f, r1	; 15
    1ed8:	77 9b       	sbis	0x0e, 7	; 14
    1eda:	fe cf       	rjmp	.-4      	; 0x1ed8 <rf_polling_rx_packet+0x1d8>
    1edc:	8f b1       	in	r24, 0x0f	; 15
    1ede:	81 93       	st	Z+, r24
    1ee0:	86 e0       	ldi	r24, 0x06	; 6
    1ee2:	eb 35       	cpi	r30, 0x5B	; 91
    1ee4:	f8 07       	cpc	r31, r24
    1ee6:	b9 f7       	brne	.-18     	; 0x1ed6 <rf_polling_rx_packet+0x1d6>
    1ee8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1eea:	c0 98       	cbi	0x18, 0	; 24
    1eec:	89 e9       	ldi	r24, 0x99	; 153
    1eee:	8f b9       	out	0x0f, r24	; 15
    1ef0:	77 9b       	sbis	0x0e, 7	; 14
    1ef2:	fe cf       	rjmp	.-4      	; 0x1ef0 <rf_polling_rx_packet+0x1f0>
    1ef4:	80 e8       	ldi	r24, 0x80	; 128
    1ef6:	8f b9       	out	0x0f, r24	; 15
    1ef8:	77 9b       	sbis	0x0e, 7	; 14
    1efa:	fe cf       	rjmp	.-4      	; 0x1ef8 <rf_polling_rx_packet+0x1f8>
    1efc:	82 e0       	ldi	r24, 0x02	; 2
    1efe:	81 50       	subi	r24, 0x01	; 1
    1f00:	e8 2f       	mov	r30, r24
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	e9 5a       	subi	r30, 0xA9	; 169
    1f06:	f9 4f       	sbci	r31, 0xF9	; 249
    1f08:	90 81       	ld	r25, Z
    1f0a:	9f b9       	out	0x0f, r25	; 15
    1f0c:	77 9b       	sbis	0x0e, 7	; 14
    1f0e:	fe cf       	rjmp	.-4      	; 0x1f0c <rf_polling_rx_packet+0x20c>
    1f10:	88 23       	and	r24, r24
    1f12:	a9 f7       	brne	.-22     	; 0x1efe <rf_polling_rx_packet+0x1fe>
    1f14:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1f16:	c0 98       	cbi	0x18, 0	; 24
    1f18:	8b e9       	ldi	r24, 0x9B	; 155
    1f1a:	8f b9       	out	0x0f, r24	; 15
    1f1c:	77 9b       	sbis	0x0e, 7	; 14
    1f1e:	fe cf       	rjmp	.-4      	; 0x1f1c <rf_polling_rx_packet+0x21c>
    1f20:	80 e8       	ldi	r24, 0x80	; 128
    1f22:	8f b9       	out	0x0f, r24	; 15
    1f24:	77 9b       	sbis	0x0e, 7	; 14
    1f26:	fe cf       	rjmp	.-4      	; 0x1f24 <rf_polling_rx_packet+0x224>
    1f28:	82 e0       	ldi	r24, 0x02	; 2
    1f2a:	81 50       	subi	r24, 0x01	; 1
    1f2c:	e8 2f       	mov	r30, r24
    1f2e:	f0 e0       	ldi	r31, 0x00	; 0
    1f30:	e7 5a       	subi	r30, 0xA7	; 167
    1f32:	f9 4f       	sbci	r31, 0xF9	; 249
    1f34:	90 81       	ld	r25, Z
    1f36:	9f b9       	out	0x0f, r25	; 15
    1f38:	77 9b       	sbis	0x0e, 7	; 14
    1f3a:	fe cf       	rjmp	.-4      	; 0x1f38 <rf_polling_rx_packet+0x238>
    1f3c:	88 23       	and	r24, r24
    1f3e:	a9 f7       	brne	.-22     	; 0x1f2a <rf_polling_rx_packet+0x22a>
    1f40:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1f42:	c0 98       	cbi	0x18, 0	; 24
    1f44:	8c e0       	ldi	r24, 0x0C	; 12
    1f46:	8f b9       	out	0x0f, r24	; 15
    1f48:	77 9b       	sbis	0x0e, 7	; 14
    1f4a:	fe cf       	rjmp	.-4      	; 0x1f48 <rf_polling_rx_packet+0x248>
    1f4c:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1f4e:	81 e0       	ldi	r24, 0x01	; 1
    1f50:	80 93 6c 06 	sts	0x066C, r24
                rfSettings.pRxInfo->length -= 4;
    1f54:	e0 91 60 06 	lds	r30, 0x0660
    1f58:	f0 91 61 06 	lds	r31, 0x0661
    1f5c:	83 81       	ldd	r24, Z+3	; 0x03
    1f5e:	84 50       	subi	r24, 0x04	; 4
    1f60:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1f62:	c0 98       	cbi	0x18, 0	; 24
    1f64:	8f e7       	ldi	r24, 0x7F	; 127
    1f66:	8f b9       	out	0x0f, r24	; 15
    1f68:	77 9b       	sbis	0x0e, 7	; 14
    1f6a:	fe cf       	rjmp	.-4      	; 0x1f68 <rf_polling_rx_packet+0x268>
    1f6c:	40 e0       	ldi	r20, 0x00	; 0
    1f6e:	0f c0       	rjmp	.+30     	; 0x1f8e <rf_polling_rx_packet+0x28e>
    1f70:	1f b8       	out	0x0f, r1	; 15
    1f72:	77 9b       	sbis	0x0e, 7	; 14
    1f74:	fe cf       	rjmp	.-4      	; 0x1f72 <rf_polling_rx_packet+0x272>
    1f76:	e0 91 60 06 	lds	r30, 0x0660
    1f7a:	f0 91 61 06 	lds	r31, 0x0661
    1f7e:	8f b1       	in	r24, 0x0f	; 15
    1f80:	05 80       	ldd	r0, Z+5	; 0x05
    1f82:	f6 81       	ldd	r31, Z+6	; 0x06
    1f84:	e0 2d       	mov	r30, r0
    1f86:	e4 0f       	add	r30, r20
    1f88:	f1 1d       	adc	r31, r1
    1f8a:	80 83       	st	Z, r24
    1f8c:	4f 5f       	subi	r20, 0xFF	; 255
    1f8e:	e0 91 60 06 	lds	r30, 0x0660
    1f92:	f0 91 61 06 	lds	r31, 0x0661
    1f96:	24 2f       	mov	r18, r20
    1f98:	30 e0       	ldi	r19, 0x00	; 0
    1f9a:	83 81       	ldd	r24, Z+3	; 0x03
    1f9c:	99 27       	eor	r25, r25
    1f9e:	87 fd       	sbrc	r24, 7
    1fa0:	90 95       	com	r25
    1fa2:	28 17       	cp	r18, r24
    1fa4:	39 07       	cpc	r19, r25
    1fa6:	24 f3       	brlt	.-56     	; 0x1f70 <rf_polling_rx_packet+0x270>
    1fa8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1faa:	c0 98       	cbi	0x18, 0	; 24
    1fac:	8f e7       	ldi	r24, 0x7F	; 127
    1fae:	8f b9       	out	0x0f, r24	; 15
    1fb0:	77 9b       	sbis	0x0e, 7	; 14
    1fb2:	fe cf       	rjmp	.-4      	; 0x1fb0 <rf_polling_rx_packet+0x2b0>
    1fb4:	1f b8       	out	0x0f, r1	; 15
    1fb6:	77 9b       	sbis	0x0e, 7	; 14
    1fb8:	fe cf       	rjmp	.-4      	; 0x1fb6 <rf_polling_rx_packet+0x2b6>
    1fba:	6f b1       	in	r22, 0x0f	; 15
    1fbc:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1fbe:	c0 98       	cbi	0x18, 0	; 24
    1fc0:	8f e7       	ldi	r24, 0x7F	; 127
    1fc2:	8f b9       	out	0x0f, r24	; 15
    1fc4:	77 9b       	sbis	0x0e, 7	; 14
    1fc6:	fe cf       	rjmp	.-4      	; 0x1fc4 <rf_polling_rx_packet+0x2c4>
    1fc8:	fe 01       	movw	r30, r28
    1fca:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1fcc:	ce 01       	movw	r24, r28
    1fce:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1fd0:	1f b8       	out	0x0f, r1	; 15
    1fd2:	77 9b       	sbis	0x0e, 7	; 14
    1fd4:	fe cf       	rjmp	.-4      	; 0x1fd2 <rf_polling_rx_packet+0x2d2>
    1fd6:	2f b1       	in	r18, 0x0f	; 15
    1fd8:	21 93       	st	Z+, r18
    1fda:	e8 17       	cp	r30, r24
    1fdc:	f9 07       	cpc	r31, r25
    1fde:	c1 f7       	brne	.-16     	; 0x1fd0 <rf_polling_rx_packet+0x2d0>
    1fe0:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1fe2:	e0 91 60 06 	lds	r30, 0x0660
    1fe6:	f0 91 61 06 	lds	r31, 0x0661
    1fea:	8b 81       	ldd	r24, Y+3	; 0x03
    1fec:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1fee:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1ff0:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1ff2:	0c c0       	rjmp	.+24     	; 0x200c <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1ff4:	e0 91 60 06 	lds	r30, 0x0660
    1ff8:	f0 91 61 06 	lds	r31, 0x0661
    1ffc:	05 80       	ldd	r0, Z+5	; 0x05
    1ffe:	f6 81       	ldd	r31, Z+6	; 0x06
    2000:	e0 2d       	mov	r30, r0
    2002:	e8 0f       	add	r30, r24
    2004:	f9 1f       	adc	r31, r25
    2006:	80 81       	ld	r24, Z
    2008:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    200a:	5f 5f       	subi	r21, 0xFF	; 255
    200c:	e0 91 60 06 	lds	r30, 0x0660
    2010:	f0 91 61 06 	lds	r31, 0x0661
    2014:	85 2f       	mov	r24, r21
    2016:	90 e0       	ldi	r25, 0x00	; 0
    2018:	23 81       	ldd	r18, Z+3	; 0x03
    201a:	33 27       	eor	r19, r19
    201c:	27 fd       	sbrc	r18, 7
    201e:	30 95       	com	r19
    2020:	82 17       	cp	r24, r18
    2022:	93 07       	cpc	r25, r19
    2024:	3c f3       	brlt	.-50     	; 0x1ff4 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    2026:	46 17       	cp	r20, r22
    2028:	c1 f0       	breq	.+48     	; 0x205a <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    202a:	c0 98       	cbi	0x18, 0	; 24
    202c:	8f e7       	ldi	r24, 0x7F	; 127
    202e:	8f b9       	out	0x0f, r24	; 15
    2030:	77 9b       	sbis	0x0e, 7	; 14
    2032:	fe cf       	rjmp	.-4      	; 0x2030 <rf_polling_rx_packet+0x330>
    2034:	1f b8       	out	0x0f, r1	; 15
    2036:	77 9b       	sbis	0x0e, 7	; 14
    2038:	fe cf       	rjmp	.-4      	; 0x2036 <rf_polling_rx_packet+0x336>
    203a:	8f b1       	in	r24, 0x0f	; 15
    203c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    203e:	c0 98       	cbi	0x18, 0	; 24
    2040:	88 e0       	ldi	r24, 0x08	; 8
    2042:	8f b9       	out	0x0f, r24	; 15
    2044:	77 9b       	sbis	0x0e, 7	; 14
    2046:	fe cf       	rjmp	.-4      	; 0x2044 <rf_polling_rx_packet+0x344>
    2048:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    204a:	c0 98       	cbi	0x18, 0	; 24
    204c:	88 e0       	ldi	r24, 0x08	; 8
    204e:	8f b9       	out	0x0f, r24	; 15
    2050:	77 9b       	sbis	0x0e, 7	; 14
    2052:	fe cf       	rjmp	.-4      	; 0x2050 <rf_polling_rx_packet+0x350>
    2054:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    2056:	8c ef       	ldi	r24, 0xFC	; 252
    2058:	23 c0       	rjmp	.+70     	; 0x20a0 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    205a:	8c 81       	ldd	r24, Y+4	; 0x04
    205c:	87 ff       	sbrs	r24, 7
    205e:	07 c0       	rjmp	.+14     	; 0x206e <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    2060:	80 91 71 06 	lds	r24, 0x0671
    2064:	8f 5f       	subi	r24, 0xFF	; 255
    2066:	80 93 71 06 	sts	0x0671, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    206a:	81 e0       	ldi	r24, 0x01	; 1
    206c:	19 c0       	rjmp	.+50     	; 0x20a0 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    206e:	c0 98       	cbi	0x18, 0	; 24
    2070:	8f e7       	ldi	r24, 0x7F	; 127
    2072:	8f b9       	out	0x0f, r24	; 15
    2074:	77 9b       	sbis	0x0e, 7	; 14
    2076:	fe cf       	rjmp	.-4      	; 0x2074 <rf_polling_rx_packet+0x374>
    2078:	1f b8       	out	0x0f, r1	; 15
    207a:	77 9b       	sbis	0x0e, 7	; 14
    207c:	fe cf       	rjmp	.-4      	; 0x207a <rf_polling_rx_packet+0x37a>
    207e:	8f b1       	in	r24, 0x0f	; 15
    2080:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    2082:	c0 98       	cbi	0x18, 0	; 24
    2084:	88 e0       	ldi	r24, 0x08	; 8
    2086:	8f b9       	out	0x0f, r24	; 15
    2088:	77 9b       	sbis	0x0e, 7	; 14
    208a:	fe cf       	rjmp	.-4      	; 0x2088 <rf_polling_rx_packet+0x388>
    208c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    208e:	c0 98       	cbi	0x18, 0	; 24
    2090:	88 e0       	ldi	r24, 0x08	; 8
    2092:	8f b9       	out	0x0f, r24	; 15
    2094:	77 9b       	sbis	0x0e, 7	; 14
    2096:	fe cf       	rjmp	.-4      	; 0x2094 <rf_polling_rx_packet+0x394>
    2098:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    209a:	8b ef       	ldi	r24, 0xFB	; 251
    209c:	01 c0       	rjmp	.+2      	; 0x20a0 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    209e:	80 e0       	ldi	r24, 0x00	; 0
}
    20a0:	0f 90       	pop	r0
    20a2:	0f 90       	pop	r0
    20a4:	0f 90       	pop	r0
    20a6:	0f 90       	pop	r0
    20a8:	cf 91       	pop	r28
    20aa:	df 91       	pop	r29
    20ac:	08 95       	ret

000020ae <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    20ae:	80 91 71 06 	lds	r24, 0x0671
    20b2:	88 23       	and	r24, r24
    20b4:	29 f0       	breq	.+10     	; 0x20c0 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    20b6:	80 91 71 06 	lds	r24, 0x0671
        rx_ready=0;
    20ba:	10 92 71 06 	sts	0x0671, r1
        return tmp;
    20be:	08 95       	ret
    }
    return 0;
    20c0:	80 e0       	ldi	r24, 0x00	; 0
}
    20c2:	08 95       	ret

000020c4 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    20c4:	c0 98       	cbi	0x18, 0	; 24
    20c6:	88 e0       	ldi	r24, 0x08	; 8
    20c8:	8f b9       	out	0x0f, r24	; 15
    20ca:	77 9b       	sbis	0x0e, 7	; 14
    20cc:	fe cf       	rjmp	.-4      	; 0x20ca <rf_flush_rx_fifo+0x6>
    20ce:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    20d0:	c0 98       	cbi	0x18, 0	; 24
    20d2:	88 e0       	ldi	r24, 0x08	; 8
    20d4:	8f b9       	out	0x0f, r24	; 15
    20d6:	77 9b       	sbis	0x0e, 7	; 14
    20d8:	fe cf       	rjmp	.-4      	; 0x20d6 <rf_flush_rx_fifo+0x12>
    20da:	c0 9a       	sbi	0x18, 0	; 24
}
    20dc:	08 95       	ret

000020de <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    20de:	99 27       	eor	r25, r25
    20e0:	87 fd       	sbrc	r24, 7
    20e2:	90 95       	com	r25
    20e4:	98 2f       	mov	r25, r24
    20e6:	88 27       	eor	r24, r24
    20e8:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    20ea:	c0 98       	cbi	0x18, 0	; 24
    20ec:	23 e1       	ldi	r18, 0x13	; 19
    20ee:	2f b9       	out	0x0f, r18	; 15
    20f0:	77 9b       	sbis	0x0e, 7	; 14
    20f2:	fe cf       	rjmp	.-4      	; 0x20f0 <rf_set_cca_thresh+0x12>
    20f4:	9f b9       	out	0x0f, r25	; 15
    20f6:	77 9b       	sbis	0x0e, 7	; 14
    20f8:	fe cf       	rjmp	.-4      	; 0x20f6 <rf_set_cca_thresh+0x18>
    20fa:	8f b9       	out	0x0f, r24	; 15
    20fc:	77 9b       	sbis	0x0e, 7	; 14
    20fe:	fe cf       	rjmp	.-4      	; 0x20fc <rf_set_cca_thresh+0x1e>
    2100:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2102:	08 95       	ret

00002104 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    2104:	c0 98       	cbi	0x18, 0	; 24
    2106:	86 e0       	ldi	r24, 0x06	; 6
    2108:	8f b9       	out	0x0f, r24	; 15
    210a:	77 9b       	sbis	0x0e, 7	; 14
    210c:	fe cf       	rjmp	.-4      	; 0x210a <rf_test_mode+0x6>
    210e:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    2110:	c0 98       	cbi	0x18, 0	; 24
    2112:	82 e1       	ldi	r24, 0x12	; 18
    2114:	8f b9       	out	0x0f, r24	; 15
    2116:	77 9b       	sbis	0x0e, 7	; 14
    2118:	fe cf       	rjmp	.-4      	; 0x2116 <rf_test_mode+0x12>
    211a:	85 e0       	ldi	r24, 0x05	; 5
    211c:	8f b9       	out	0x0f, r24	; 15
    211e:	77 9b       	sbis	0x0e, 7	; 14
    2120:	fe cf       	rjmp	.-4      	; 0x211e <rf_test_mode+0x1a>
    2122:	88 e0       	ldi	r24, 0x08	; 8
    2124:	8f b9       	out	0x0f, r24	; 15
    2126:	77 9b       	sbis	0x0e, 7	; 14
    2128:	fe cf       	rjmp	.-4      	; 0x2126 <rf_test_mode+0x22>
    212a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    212c:	c0 98       	cbi	0x18, 0	; 24
    212e:	8e e2       	ldi	r24, 0x2E	; 46
    2130:	8f b9       	out	0x0f, r24	; 15
    2132:	77 9b       	sbis	0x0e, 7	; 14
    2134:	fe cf       	rjmp	.-4      	; 0x2132 <rf_test_mode+0x2e>
    2136:	88 e1       	ldi	r24, 0x18	; 24
    2138:	8f b9       	out	0x0f, r24	; 15
    213a:	77 9b       	sbis	0x0e, 7	; 14
    213c:	fe cf       	rjmp	.-4      	; 0x213a <rf_test_mode+0x36>
    213e:	1f b8       	out	0x0f, r1	; 15
    2140:	77 9b       	sbis	0x0e, 7	; 14
    2142:	fe cf       	rjmp	.-4      	; 0x2140 <rf_test_mode+0x3c>
    2144:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2146:	0e 94 62 10 	call	0x20c4	; 0x20c4 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    214a:	08 95       	ret

0000214c <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    214c:	c0 98       	cbi	0x18, 0	; 24
    214e:	86 e0       	ldi	r24, 0x06	; 6
    2150:	8f b9       	out	0x0f, r24	; 15
    2152:	77 9b       	sbis	0x0e, 7	; 14
    2154:	fe cf       	rjmp	.-4      	; 0x2152 <rf_data_mode+0x6>
    2156:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    2158:	c0 98       	cbi	0x18, 0	; 24
    215a:	82 e1       	ldi	r24, 0x12	; 18
    215c:	8f b9       	out	0x0f, r24	; 15
    215e:	77 9b       	sbis	0x0e, 7	; 14
    2160:	fe cf       	rjmp	.-4      	; 0x215e <rf_data_mode+0x12>
    2162:	85 e0       	ldi	r24, 0x05	; 5
    2164:	8f b9       	out	0x0f, r24	; 15
    2166:	77 9b       	sbis	0x0e, 7	; 14
    2168:	fe cf       	rjmp	.-4      	; 0x2166 <rf_data_mode+0x1a>
    216a:	1f b8       	out	0x0f, r1	; 15
    216c:	77 9b       	sbis	0x0e, 7	; 14
    216e:	fe cf       	rjmp	.-4      	; 0x216c <rf_data_mode+0x20>
    2170:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    2172:	c0 98       	cbi	0x18, 0	; 24
    2174:	8e e2       	ldi	r24, 0x2E	; 46
    2176:	8f b9       	out	0x0f, r24	; 15
    2178:	77 9b       	sbis	0x0e, 7	; 14
    217a:	fe cf       	rjmp	.-4      	; 0x2178 <rf_data_mode+0x2c>
    217c:	1f b8       	out	0x0f, r1	; 15
    217e:	77 9b       	sbis	0x0e, 7	; 14
    2180:	fe cf       	rjmp	.-4      	; 0x217e <rf_data_mode+0x32>
    2182:	1f b8       	out	0x0f, r1	; 15
    2184:	77 9b       	sbis	0x0e, 7	; 14
    2186:	fe cf       	rjmp	.-4      	; 0x2184 <rf_data_mode+0x38>
    2188:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    218a:	0e 94 62 10 	call	0x20c4	; 0x20c4 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    218e:	08 95       	ret

00002190 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    2190:	c0 98       	cbi	0x18, 0	; 24
    2192:	86 e0       	ldi	r24, 0x06	; 6
    2194:	8f b9       	out	0x0f, r24	; 15
    2196:	77 9b       	sbis	0x0e, 7	; 14
    2198:	fe cf       	rjmp	.-4      	; 0x2196 <rf_rx_set_serial+0x6>
    219a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    219c:	c0 98       	cbi	0x18, 0	; 24
    219e:	82 e1       	ldi	r24, 0x12	; 18
    21a0:	8f b9       	out	0x0f, r24	; 15
    21a2:	77 9b       	sbis	0x0e, 7	; 14
    21a4:	fe cf       	rjmp	.-4      	; 0x21a2 <rf_rx_set_serial+0x12>
    21a6:	85 e0       	ldi	r24, 0x05	; 5
    21a8:	8f b9       	out	0x0f, r24	; 15
    21aa:	77 9b       	sbis	0x0e, 7	; 14
    21ac:	fe cf       	rjmp	.-4      	; 0x21aa <rf_rx_set_serial+0x1a>
    21ae:	81 e0       	ldi	r24, 0x01	; 1
    21b0:	8f b9       	out	0x0f, r24	; 15
    21b2:	77 9b       	sbis	0x0e, 7	; 14
    21b4:	fe cf       	rjmp	.-4      	; 0x21b2 <rf_rx_set_serial+0x22>
    21b6:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21b8:	0e 94 62 10 	call	0x20c4	; 0x20c4 <rf_flush_rx_fifo>
}
    21bc:	08 95       	ret

000021be <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    21be:	c0 98       	cbi	0x18, 0	; 24
    21c0:	82 e1       	ldi	r24, 0x12	; 18
    21c2:	8f b9       	out	0x0f, r24	; 15
    21c4:	77 9b       	sbis	0x0e, 7	; 14
    21c6:	fe cf       	rjmp	.-4      	; 0x21c4 <rf_tx_set_serial+0x6>
    21c8:	85 e0       	ldi	r24, 0x05	; 5
    21ca:	8f b9       	out	0x0f, r24	; 15
    21cc:	77 9b       	sbis	0x0e, 7	; 14
    21ce:	fe cf       	rjmp	.-4      	; 0x21cc <rf_tx_set_serial+0xe>
    21d0:	84 e0       	ldi	r24, 0x04	; 4
    21d2:	8f b9       	out	0x0f, r24	; 15
    21d4:	77 9b       	sbis	0x0e, 7	; 14
    21d6:	fe cf       	rjmp	.-4      	; 0x21d4 <rf_tx_set_serial+0x16>
    21d8:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21da:	0e 94 62 10 	call	0x20c4	; 0x20c4 <rf_flush_rx_fifo>
}
    21de:	08 95       	ret

000021e0 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    21e0:	90 e0       	ldi	r25, 0x00	; 0
    21e2:	8f 70       	andi	r24, 0x0F	; 15
    21e4:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    21e6:	20 91 5e 06 	lds	r18, 0x065E
    21ea:	30 91 5f 06 	lds	r19, 0x065F
    21ee:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    21f0:	82 2b       	or	r24, r18
    21f2:	93 2b       	or	r25, r19
    21f4:	90 93 5f 06 	sts	0x065F, r25
    21f8:	80 93 5e 06 	sts	0x065E, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    21fc:	c0 98       	cbi	0x18, 0	; 24
    21fe:	81 e1       	ldi	r24, 0x11	; 17
    2200:	8f b9       	out	0x0f, r24	; 15
    2202:	77 9b       	sbis	0x0e, 7	; 14
    2204:	fe cf       	rjmp	.-4      	; 0x2202 <rf_set_preamble_length+0x22>
    2206:	80 91 5f 06 	lds	r24, 0x065F
    220a:	8f b9       	out	0x0f, r24	; 15
    220c:	77 9b       	sbis	0x0e, 7	; 14
    220e:	fe cf       	rjmp	.-4      	; 0x220c <rf_set_preamble_length+0x2c>
    2210:	80 91 5e 06 	lds	r24, 0x065E
    2214:	8f b9       	out	0x0f, r24	; 15
    2216:	77 9b       	sbis	0x0e, 7	; 14
    2218:	fe cf       	rjmp	.-4      	; 0x2216 <rf_set_preamble_length+0x36>
    221a:	c0 9a       	sbi	0x18, 0	; 24
}
    221c:	08 95       	ret

0000221e <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    221e:	90 e0       	ldi	r25, 0x00	; 0
    2220:	26 e0       	ldi	r18, 0x06	; 6
    2222:	88 0f       	add	r24, r24
    2224:	99 1f       	adc	r25, r25
    2226:	2a 95       	dec	r18
    2228:	e1 f7       	brne	.-8      	; 0x2222 <rf_set_cca_mode+0x4>
    222a:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    222c:	20 91 5e 06 	lds	r18, 0x065E
    2230:	30 91 5f 06 	lds	r19, 0x065F
    2234:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    2236:	82 2b       	or	r24, r18
    2238:	93 2b       	or	r25, r19
    223a:	90 93 5f 06 	sts	0x065F, r25
    223e:	80 93 5e 06 	sts	0x065E, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    2242:	c0 98       	cbi	0x18, 0	; 24
    2244:	81 e1       	ldi	r24, 0x11	; 17
    2246:	8f b9       	out	0x0f, r24	; 15
    2248:	77 9b       	sbis	0x0e, 7	; 14
    224a:	fe cf       	rjmp	.-4      	; 0x2248 <rf_set_cca_mode+0x2a>
    224c:	80 91 5f 06 	lds	r24, 0x065F
    2250:	8f b9       	out	0x0f, r24	; 15
    2252:	77 9b       	sbis	0x0e, 7	; 14
    2254:	fe cf       	rjmp	.-4      	; 0x2252 <rf_set_cca_mode+0x34>
    2256:	80 91 5e 06 	lds	r24, 0x065E
    225a:	8f b9       	out	0x0f, r24	; 15
    225c:	77 9b       	sbis	0x0e, 7	; 14
    225e:	fe cf       	rjmp	.-4      	; 0x225c <rf_set_cca_mode+0x3e>
    2260:	c0 9a       	sbi	0x18, 0	; 24
}
    2262:	08 95       	ret

00002264 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    2264:	c0 98       	cbi	0x18, 0	; 24
    2266:	84 e0       	ldi	r24, 0x04	; 4
    2268:	8f b9       	out	0x0f, r24	; 15
    226a:	77 9b       	sbis	0x0e, 7	; 14
    226c:	fe cf       	rjmp	.-4      	; 0x226a <rf_carrier_on+0x6>
    226e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2270:	08 95       	ret

00002272 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    2272:	c0 98       	cbi	0x18, 0	; 24
    2274:	86 e0       	ldi	r24, 0x06	; 6
    2276:	8f b9       	out	0x0f, r24	; 15
    2278:	77 9b       	sbis	0x0e, 7	; 14
    227a:	fe cf       	rjmp	.-4      	; 0x2278 <rf_carrier_off+0x6>
    227c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    227e:	08 95       	ret

00002280 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    2280:	5f 9b       	sbis	0x0b, 7	; 11
    2282:	fe cf       	rjmp	.-4      	; 0x2280 <getc0>
    2284:	5f 98       	cbi	0x0b, 7	; 11
    2286:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    2288:	08 95       	ret

0000228a <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    228a:	5d 9b       	sbis	0x0b, 5	; 11
    228c:	fe cf       	rjmp	.-4      	; 0x228a <putc0>
    228e:	5d 98       	cbi	0x0b, 5	; 11
    2290:	8c b9       	out	0x0c, r24	; 12
}
    2292:	08 95       	ret

00002294 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    2294:	8f ef       	ldi	r24, 0xFF	; 255
    2296:	08 95       	ret

00002298 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    2298:	88 23       	and	r24, r24
    229a:	11 f4       	brne	.+4      	; 0x22a0 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    229c:	8b b1       	in	r24, 0x0b	; 11
    229e:	04 c0       	rjmp	.+8      	; 0x22a8 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    22a0:	81 30       	cpi	r24, 0x01	; 1
    22a2:	31 f4       	brne	.+12     	; 0x22b0 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    22a4:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    22a8:	88 1f       	adc	r24, r24
    22aa:	88 27       	eor	r24, r24
    22ac:	88 1f       	adc	r24, r24
    22ae:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    22b0:	80 e0       	ldi	r24, 0x00	; 0
}
    22b2:	08 95       	ret

000022b4 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    22b4:	cf 93       	push	r28
    22b6:	df 93       	push	r29
    22b8:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    22ba:	07 c0       	rjmp	.+14     	; 0x22ca <nrk_kprintf+0x16>
        putchar(c);
    22bc:	60 91 61 08 	lds	r22, 0x0861
    22c0:	70 91 62 08 	lds	r23, 0x0862
    22c4:	90 e0       	ldi	r25, 0x00	; 0
    22c6:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    22ca:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    22cc:	21 96       	adiw	r28, 0x01	; 1
    22ce:	84 91       	lpm	r24, Z+
    22d0:	88 23       	and	r24, r24
    22d2:	a1 f7       	brne	.-24     	; 0x22bc <nrk_kprintf+0x8>
        putchar(c);
}
    22d4:	df 91       	pop	r29
    22d6:	cf 91       	pop	r28
    22d8:	08 95       	ret

000022da <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    22da:	8f 3f       	cpi	r24, 0xFF	; 255
    22dc:	09 f4       	brne	.+2      	; 0x22e0 <nrk_gpio_set+0x6>
    22de:	3f c0       	rjmp	.+126    	; 0x235e <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    22e0:	98 2f       	mov	r25, r24
    22e2:	96 95       	lsr	r25
    22e4:	96 95       	lsr	r25
    22e6:	96 95       	lsr	r25
    22e8:	21 e0       	ldi	r18, 0x01	; 1
    22ea:	30 e0       	ldi	r19, 0x00	; 0
    22ec:	02 c0       	rjmp	.+4      	; 0x22f2 <nrk_gpio_set+0x18>
    22ee:	22 0f       	add	r18, r18
    22f0:	33 1f       	adc	r19, r19
    22f2:	9a 95       	dec	r25
    22f4:	e2 f7       	brpl	.-8      	; 0x22ee <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    22f6:	90 e0       	ldi	r25, 0x00	; 0
    22f8:	87 70       	andi	r24, 0x07	; 7
    22fa:	90 70       	andi	r25, 0x00	; 0
    22fc:	82 30       	cpi	r24, 0x02	; 2
    22fe:	91 05       	cpc	r25, r1
    2300:	d9 f0       	breq	.+54     	; 0x2338 <nrk_gpio_set+0x5e>
    2302:	83 30       	cpi	r24, 0x03	; 3
    2304:	91 05       	cpc	r25, r1
    2306:	34 f4       	brge	.+12     	; 0x2314 <nrk_gpio_set+0x3a>
    2308:	00 97       	sbiw	r24, 0x00	; 0
    230a:	71 f0       	breq	.+28     	; 0x2328 <nrk_gpio_set+0x4e>
    230c:	81 30       	cpi	r24, 0x01	; 1
    230e:	91 05       	cpc	r25, r1
    2310:	41 f5       	brne	.+80     	; 0x2362 <nrk_gpio_set+0x88>
    2312:	0e c0       	rjmp	.+28     	; 0x2330 <nrk_gpio_set+0x56>
    2314:	84 30       	cpi	r24, 0x04	; 4
    2316:	91 05       	cpc	r25, r1
    2318:	c1 f0       	breq	.+48     	; 0x234a <nrk_gpio_set+0x70>
    231a:	84 30       	cpi	r24, 0x04	; 4
    231c:	91 05       	cpc	r25, r1
    231e:	8c f0       	brlt	.+34     	; 0x2342 <nrk_gpio_set+0x68>
    2320:	85 30       	cpi	r24, 0x05	; 5
    2322:	91 05       	cpc	r25, r1
    2324:	f1 f4       	brne	.+60     	; 0x2362 <nrk_gpio_set+0x88>
    2326:	15 c0       	rjmp	.+42     	; 0x2352 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    2328:	8b b3       	in	r24, 0x1b	; 27
    232a:	82 2b       	or	r24, r18
    232c:	8b bb       	out	0x1b, r24	; 27
    232e:	07 c0       	rjmp	.+14     	; 0x233e <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2330:	88 b3       	in	r24, 0x18	; 24
    2332:	82 2b       	or	r24, r18
    2334:	88 bb       	out	0x18, r24	; 24
    2336:	03 c0       	rjmp	.+6      	; 0x233e <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    2338:	85 b3       	in	r24, 0x15	; 21
    233a:	82 2b       	or	r24, r18
    233c:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    233e:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    2340:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    2342:	82 b3       	in	r24, 0x12	; 18
    2344:	82 2b       	or	r24, r18
    2346:	82 bb       	out	0x12, r24	; 18
    2348:	fa cf       	rjmp	.-12     	; 0x233e <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    234a:	83 b1       	in	r24, 0x03	; 3
    234c:	82 2b       	or	r24, r18
    234e:	83 b9       	out	0x03, r24	; 3
    2350:	f6 cf       	rjmp	.-20     	; 0x233e <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2352:	80 91 62 00 	lds	r24, 0x0062
    2356:	82 2b       	or	r24, r18
    2358:	80 93 62 00 	sts	0x0062, r24
    235c:	f0 cf       	rjmp	.-32     	; 0x233e <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    235e:	8f ef       	ldi	r24, 0xFF	; 255
    2360:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    2362:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2364:	08 95       	ret

00002366 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2366:	8f 3f       	cpi	r24, 0xFF	; 255
    2368:	09 f4       	brne	.+2      	; 0x236c <nrk_gpio_clr+0x6>
    236a:	40 c0       	rjmp	.+128    	; 0x23ec <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    236c:	98 2f       	mov	r25, r24
    236e:	96 95       	lsr	r25
    2370:	96 95       	lsr	r25
    2372:	96 95       	lsr	r25
    2374:	21 e0       	ldi	r18, 0x01	; 1
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	02 c0       	rjmp	.+4      	; 0x237e <nrk_gpio_clr+0x18>
    237a:	22 0f       	add	r18, r18
    237c:	33 1f       	adc	r19, r19
    237e:	9a 95       	dec	r25
    2380:	e2 f7       	brpl	.-8      	; 0x237a <nrk_gpio_clr+0x14>
    2382:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2384:	90 e0       	ldi	r25, 0x00	; 0
    2386:	87 70       	andi	r24, 0x07	; 7
    2388:	90 70       	andi	r25, 0x00	; 0
    238a:	82 30       	cpi	r24, 0x02	; 2
    238c:	91 05       	cpc	r25, r1
    238e:	d9 f0       	breq	.+54     	; 0x23c6 <nrk_gpio_clr+0x60>
    2390:	83 30       	cpi	r24, 0x03	; 3
    2392:	91 05       	cpc	r25, r1
    2394:	34 f4       	brge	.+12     	; 0x23a2 <nrk_gpio_clr+0x3c>
    2396:	00 97       	sbiw	r24, 0x00	; 0
    2398:	71 f0       	breq	.+28     	; 0x23b6 <nrk_gpio_clr+0x50>
    239a:	81 30       	cpi	r24, 0x01	; 1
    239c:	91 05       	cpc	r25, r1
    239e:	41 f5       	brne	.+80     	; 0x23f0 <nrk_gpio_clr+0x8a>
    23a0:	0e c0       	rjmp	.+28     	; 0x23be <nrk_gpio_clr+0x58>
    23a2:	84 30       	cpi	r24, 0x04	; 4
    23a4:	91 05       	cpc	r25, r1
    23a6:	c1 f0       	breq	.+48     	; 0x23d8 <nrk_gpio_clr+0x72>
    23a8:	84 30       	cpi	r24, 0x04	; 4
    23aa:	91 05       	cpc	r25, r1
    23ac:	8c f0       	brlt	.+34     	; 0x23d0 <nrk_gpio_clr+0x6a>
    23ae:	85 30       	cpi	r24, 0x05	; 5
    23b0:	91 05       	cpc	r25, r1
    23b2:	f1 f4       	brne	.+60     	; 0x23f0 <nrk_gpio_clr+0x8a>
    23b4:	15 c0       	rjmp	.+42     	; 0x23e0 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    23b6:	8b b3       	in	r24, 0x1b	; 27
    23b8:	82 23       	and	r24, r18
    23ba:	8b bb       	out	0x1b, r24	; 27
    23bc:	07 c0       	rjmp	.+14     	; 0x23cc <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    23be:	88 b3       	in	r24, 0x18	; 24
    23c0:	82 23       	and	r24, r18
    23c2:	88 bb       	out	0x18, r24	; 24
    23c4:	03 c0       	rjmp	.+6      	; 0x23cc <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    23c6:	85 b3       	in	r24, 0x15	; 21
    23c8:	82 23       	and	r24, r18
    23ca:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    23cc:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    23ce:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    23d0:	82 b3       	in	r24, 0x12	; 18
    23d2:	82 23       	and	r24, r18
    23d4:	82 bb       	out	0x12, r24	; 18
    23d6:	fa cf       	rjmp	.-12     	; 0x23cc <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    23d8:	83 b1       	in	r24, 0x03	; 3
    23da:	82 23       	and	r24, r18
    23dc:	83 b9       	out	0x03, r24	; 3
    23de:	f6 cf       	rjmp	.-20     	; 0x23cc <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    23e0:	80 91 62 00 	lds	r24, 0x0062
    23e4:	82 23       	and	r24, r18
    23e6:	80 93 62 00 	sts	0x0062, r24
    23ea:	f0 cf       	rjmp	.-32     	; 0x23cc <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23ec:	8f ef       	ldi	r24, 0xFF	; 255
    23ee:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    23f0:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    23f2:	08 95       	ret

000023f4 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23f4:	8f 3f       	cpi	r24, 0xFF	; 255
    23f6:	89 f1       	breq	.+98     	; 0x245a <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    23f8:	28 2f       	mov	r18, r24
    23fa:	30 e0       	ldi	r19, 0x00	; 0
    23fc:	27 70       	andi	r18, 0x07	; 7
    23fe:	30 70       	andi	r19, 0x00	; 0
    2400:	22 30       	cpi	r18, 0x02	; 2
    2402:	31 05       	cpc	r19, r1
    2404:	c1 f0       	breq	.+48     	; 0x2436 <nrk_gpio_get+0x42>
    2406:	23 30       	cpi	r18, 0x03	; 3
    2408:	31 05       	cpc	r19, r1
    240a:	3c f4       	brge	.+14     	; 0x241a <nrk_gpio_get+0x26>
    240c:	21 15       	cp	r18, r1
    240e:	31 05       	cpc	r19, r1
    2410:	71 f0       	breq	.+28     	; 0x242e <nrk_gpio_get+0x3a>
    2412:	21 30       	cpi	r18, 0x01	; 1
    2414:	31 05       	cpc	r19, r1
    2416:	09 f5       	brne	.+66     	; 0x245a <nrk_gpio_get+0x66>
    2418:	0c c0       	rjmp	.+24     	; 0x2432 <nrk_gpio_get+0x3e>
    241a:	24 30       	cpi	r18, 0x04	; 4
    241c:	31 05       	cpc	r19, r1
    241e:	79 f0       	breq	.+30     	; 0x243e <nrk_gpio_get+0x4a>
    2420:	24 30       	cpi	r18, 0x04	; 4
    2422:	31 05       	cpc	r19, r1
    2424:	54 f0       	brlt	.+20     	; 0x243a <nrk_gpio_get+0x46>
    2426:	25 30       	cpi	r18, 0x05	; 5
    2428:	31 05       	cpc	r19, r1
    242a:	b9 f4       	brne	.+46     	; 0x245a <nrk_gpio_get+0x66>
    242c:	0a c0       	rjmp	.+20     	; 0x2442 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    242e:	29 b3       	in	r18, 0x19	; 25
    2430:	09 c0       	rjmp	.+18     	; 0x2444 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    2432:	26 b3       	in	r18, 0x16	; 22
    2434:	07 c0       	rjmp	.+14     	; 0x2444 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    2436:	23 b3       	in	r18, 0x13	; 19
    2438:	05 c0       	rjmp	.+10     	; 0x2444 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    243a:	20 b3       	in	r18, 0x10	; 16
    243c:	03 c0       	rjmp	.+6      	; 0x2444 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    243e:	21 b1       	in	r18, 0x01	; 1
    2440:	01 c0       	rjmp	.+2      	; 0x2444 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2442:	20 b1       	in	r18, 0x00	; 0
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	86 95       	lsr	r24
    2448:	86 95       	lsr	r24
    244a:	86 95       	lsr	r24
    244c:	02 c0       	rjmp	.+4      	; 0x2452 <nrk_gpio_get+0x5e>
    244e:	35 95       	asr	r19
    2450:	27 95       	ror	r18
    2452:	8a 95       	dec	r24
    2454:	e2 f7       	brpl	.-8      	; 0x244e <nrk_gpio_get+0x5a>
    2456:	21 70       	andi	r18, 0x01	; 1
    2458:	01 c0       	rjmp	.+2      	; 0x245c <nrk_gpio_get+0x68>
        default:
            return -1;
    245a:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    245c:	82 2f       	mov	r24, r18
    245e:	08 95       	ret

00002460 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2460:	88 23       	and	r24, r24
    2462:	19 f0       	breq	.+6      	; 0x246a <nrk_gpio_pullups+0xa>
    2464:	80 b5       	in	r24, 0x20	; 32
    2466:	8b 7f       	andi	r24, 0xFB	; 251
    2468:	02 c0       	rjmp	.+4      	; 0x246e <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    246a:	80 b5       	in	r24, 0x20	; 32
    246c:	84 60       	ori	r24, 0x04	; 4
    246e:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    2470:	81 e0       	ldi	r24, 0x01	; 1
    2472:	08 95       	ret

00002474 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2474:	8f 3f       	cpi	r24, 0xFF	; 255
    2476:	09 f4       	brne	.+2      	; 0x247a <nrk_gpio_toggle+0x6>
    2478:	3f c0       	rjmp	.+126    	; 0x24f8 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    247a:	98 2f       	mov	r25, r24
    247c:	96 95       	lsr	r25
    247e:	96 95       	lsr	r25
    2480:	96 95       	lsr	r25
    2482:	21 e0       	ldi	r18, 0x01	; 1
    2484:	30 e0       	ldi	r19, 0x00	; 0
    2486:	02 c0       	rjmp	.+4      	; 0x248c <nrk_gpio_toggle+0x18>
    2488:	22 0f       	add	r18, r18
    248a:	33 1f       	adc	r19, r19
    248c:	9a 95       	dec	r25
    248e:	e2 f7       	brpl	.-8      	; 0x2488 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2490:	90 e0       	ldi	r25, 0x00	; 0
    2492:	87 70       	andi	r24, 0x07	; 7
    2494:	90 70       	andi	r25, 0x00	; 0
    2496:	82 30       	cpi	r24, 0x02	; 2
    2498:	91 05       	cpc	r25, r1
    249a:	d9 f0       	breq	.+54     	; 0x24d2 <nrk_gpio_toggle+0x5e>
    249c:	83 30       	cpi	r24, 0x03	; 3
    249e:	91 05       	cpc	r25, r1
    24a0:	34 f4       	brge	.+12     	; 0x24ae <nrk_gpio_toggle+0x3a>
    24a2:	00 97       	sbiw	r24, 0x00	; 0
    24a4:	71 f0       	breq	.+28     	; 0x24c2 <nrk_gpio_toggle+0x4e>
    24a6:	81 30       	cpi	r24, 0x01	; 1
    24a8:	91 05       	cpc	r25, r1
    24aa:	41 f5       	brne	.+80     	; 0x24fc <nrk_gpio_toggle+0x88>
    24ac:	0e c0       	rjmp	.+28     	; 0x24ca <nrk_gpio_toggle+0x56>
    24ae:	84 30       	cpi	r24, 0x04	; 4
    24b0:	91 05       	cpc	r25, r1
    24b2:	c1 f0       	breq	.+48     	; 0x24e4 <nrk_gpio_toggle+0x70>
    24b4:	84 30       	cpi	r24, 0x04	; 4
    24b6:	91 05       	cpc	r25, r1
    24b8:	8c f0       	brlt	.+34     	; 0x24dc <nrk_gpio_toggle+0x68>
    24ba:	85 30       	cpi	r24, 0x05	; 5
    24bc:	91 05       	cpc	r25, r1
    24be:	f1 f4       	brne	.+60     	; 0x24fc <nrk_gpio_toggle+0x88>
    24c0:	15 c0       	rjmp	.+42     	; 0x24ec <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    24c2:	8b b3       	in	r24, 0x1b	; 27
    24c4:	82 27       	eor	r24, r18
    24c6:	8b bb       	out	0x1b, r24	; 27
    24c8:	07 c0       	rjmp	.+14     	; 0x24d8 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    24ca:	88 b3       	in	r24, 0x18	; 24
    24cc:	82 27       	eor	r24, r18
    24ce:	88 bb       	out	0x18, r24	; 24
    24d0:	03 c0       	rjmp	.+6      	; 0x24d8 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    24d2:	85 b3       	in	r24, 0x15	; 21
    24d4:	82 27       	eor	r24, r18
    24d6:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    24d8:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    24da:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    24dc:	82 b3       	in	r24, 0x12	; 18
    24de:	82 27       	eor	r24, r18
    24e0:	82 bb       	out	0x12, r24	; 18
    24e2:	fa cf       	rjmp	.-12     	; 0x24d8 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    24e4:	83 b1       	in	r24, 0x03	; 3
    24e6:	82 27       	eor	r24, r18
    24e8:	83 b9       	out	0x03, r24	; 3
    24ea:	f6 cf       	rjmp	.-20     	; 0x24d8 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    24ec:	80 91 62 00 	lds	r24, 0x0062
    24f0:	82 27       	eor	r24, r18
    24f2:	80 93 62 00 	sts	0x0062, r24
    24f6:	f0 cf       	rjmp	.-32     	; 0x24d8 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24f8:	8f ef       	ldi	r24, 0xFF	; 255
    24fa:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    24fc:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    24fe:	08 95       	ret

00002500 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2500:	8f 3f       	cpi	r24, 0xFF	; 255
    2502:	09 f4       	brne	.+2      	; 0x2506 <nrk_gpio_direction+0x6>
    2504:	8c c0       	rjmp	.+280    	; 0x261e <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2506:	98 2f       	mov	r25, r24
    2508:	96 95       	lsr	r25
    250a:	96 95       	lsr	r25
    250c:	96 95       	lsr	r25
    250e:	21 e0       	ldi	r18, 0x01	; 1
    2510:	30 e0       	ldi	r19, 0x00	; 0
    2512:	02 c0       	rjmp	.+4      	; 0x2518 <nrk_gpio_direction+0x18>
    2514:	22 0f       	add	r18, r18
    2516:	33 1f       	adc	r19, r19
    2518:	9a 95       	dec	r25
    251a:	e2 f7       	brpl	.-8      	; 0x2514 <nrk_gpio_direction+0x14>
    251c:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    251e:	66 23       	and	r22, r22
    2520:	09 f0       	breq	.+2      	; 0x2524 <nrk_gpio_direction+0x24>
    2522:	4a c0       	rjmp	.+148    	; 0x25b8 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    2524:	32 2f       	mov	r19, r18
    2526:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    2528:	87 70       	andi	r24, 0x07	; 7
    252a:	90 70       	andi	r25, 0x00	; 0
    252c:	82 30       	cpi	r24, 0x02	; 2
    252e:	91 05       	cpc	r25, r1
    2530:	19 f1       	breq	.+70     	; 0x2578 <nrk_gpio_direction+0x78>
    2532:	83 30       	cpi	r24, 0x03	; 3
    2534:	91 05       	cpc	r25, r1
    2536:	3c f4       	brge	.+14     	; 0x2546 <nrk_gpio_direction+0x46>
    2538:	00 97       	sbiw	r24, 0x00	; 0
    253a:	81 f0       	breq	.+32     	; 0x255c <nrk_gpio_direction+0x5c>
    253c:	81 30       	cpi	r24, 0x01	; 1
    253e:	91 05       	cpc	r25, r1
    2540:	09 f0       	breq	.+2      	; 0x2544 <nrk_gpio_direction+0x44>
    2542:	6d c0       	rjmp	.+218    	; 0x261e <nrk_gpio_direction+0x11e>
    2544:	12 c0       	rjmp	.+36     	; 0x256a <nrk_gpio_direction+0x6a>
    2546:	84 30       	cpi	r24, 0x04	; 4
    2548:	91 05       	cpc	r25, r1
    254a:	21 f1       	breq	.+72     	; 0x2594 <nrk_gpio_direction+0x94>
    254c:	84 30       	cpi	r24, 0x04	; 4
    254e:	91 05       	cpc	r25, r1
    2550:	d4 f0       	brlt	.+52     	; 0x2586 <nrk_gpio_direction+0x86>
    2552:	85 30       	cpi	r24, 0x05	; 5
    2554:	91 05       	cpc	r25, r1
    2556:	09 f0       	breq	.+2      	; 0x255a <nrk_gpio_direction+0x5a>
    2558:	62 c0       	rjmp	.+196    	; 0x261e <nrk_gpio_direction+0x11e>
    255a:	23 c0       	rjmp	.+70     	; 0x25a2 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    255c:	8a b3       	in	r24, 0x1a	; 26
    255e:	83 23       	and	r24, r19
    2560:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    2562:	8b b3       	in	r24, 0x1b	; 27
    2564:	82 2b       	or	r24, r18
    2566:	8b bb       	out	0x1b, r24	; 27
    2568:	58 c0       	rjmp	.+176    	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    256a:	87 b3       	in	r24, 0x17	; 23
    256c:	83 23       	and	r24, r19
    256e:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    2570:	88 b3       	in	r24, 0x18	; 24
    2572:	82 2b       	or	r24, r18
    2574:	88 bb       	out	0x18, r24	; 24
    2576:	51 c0       	rjmp	.+162    	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    2578:	84 b3       	in	r24, 0x14	; 20
    257a:	83 23       	and	r24, r19
    257c:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    257e:	85 b3       	in	r24, 0x15	; 21
    2580:	82 2b       	or	r24, r18
    2582:	85 bb       	out	0x15, r24	; 21
    2584:	4a c0       	rjmp	.+148    	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2586:	81 b3       	in	r24, 0x11	; 17
    2588:	83 23       	and	r24, r19
    258a:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    258c:	82 b3       	in	r24, 0x12	; 18
    258e:	82 2b       	or	r24, r18
    2590:	82 bb       	out	0x12, r24	; 18
    2592:	43 c0       	rjmp	.+134    	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2594:	82 b1       	in	r24, 0x02	; 2
    2596:	83 23       	and	r24, r19
    2598:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    259a:	83 b1       	in	r24, 0x03	; 3
    259c:	82 2b       	or	r24, r18
    259e:	83 b9       	out	0x03, r24	; 3
    25a0:	3c c0       	rjmp	.+120    	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    25a2:	80 91 61 00 	lds	r24, 0x0061
    25a6:	83 23       	and	r24, r19
    25a8:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    25ac:	80 91 62 00 	lds	r24, 0x0062
    25b0:	82 2b       	or	r24, r18
    25b2:	80 93 62 00 	sts	0x0062, r24
    25b6:	31 c0       	rjmp	.+98     	; 0x261a <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    25b8:	87 70       	andi	r24, 0x07	; 7
    25ba:	90 70       	andi	r25, 0x00	; 0
    25bc:	82 30       	cpi	r24, 0x02	; 2
    25be:	91 05       	cpc	r25, r1
    25c0:	d9 f0       	breq	.+54     	; 0x25f8 <nrk_gpio_direction+0xf8>
    25c2:	83 30       	cpi	r24, 0x03	; 3
    25c4:	91 05       	cpc	r25, r1
    25c6:	34 f4       	brge	.+12     	; 0x25d4 <nrk_gpio_direction+0xd4>
    25c8:	00 97       	sbiw	r24, 0x00	; 0
    25ca:	71 f0       	breq	.+28     	; 0x25e8 <nrk_gpio_direction+0xe8>
    25cc:	81 30       	cpi	r24, 0x01	; 1
    25ce:	91 05       	cpc	r25, r1
    25d0:	41 f5       	brne	.+80     	; 0x2622 <nrk_gpio_direction+0x122>
    25d2:	0e c0       	rjmp	.+28     	; 0x25f0 <nrk_gpio_direction+0xf0>
    25d4:	84 30       	cpi	r24, 0x04	; 4
    25d6:	91 05       	cpc	r25, r1
    25d8:	b9 f0       	breq	.+46     	; 0x2608 <nrk_gpio_direction+0x108>
    25da:	84 30       	cpi	r24, 0x04	; 4
    25dc:	91 05       	cpc	r25, r1
    25de:	84 f0       	brlt	.+32     	; 0x2600 <nrk_gpio_direction+0x100>
    25e0:	85 30       	cpi	r24, 0x05	; 5
    25e2:	91 05       	cpc	r25, r1
    25e4:	f1 f4       	brne	.+60     	; 0x2622 <nrk_gpio_direction+0x122>
    25e6:	14 c0       	rjmp	.+40     	; 0x2610 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    25e8:	8a b3       	in	r24, 0x1a	; 26
    25ea:	82 2b       	or	r24, r18
    25ec:	8a bb       	out	0x1a, r24	; 26
    25ee:	15 c0       	rjmp	.+42     	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    25f0:	87 b3       	in	r24, 0x17	; 23
    25f2:	82 2b       	or	r24, r18
    25f4:	87 bb       	out	0x17, r24	; 23
    25f6:	11 c0       	rjmp	.+34     	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    25f8:	84 b3       	in	r24, 0x14	; 20
    25fa:	82 2b       	or	r24, r18
    25fc:	84 bb       	out	0x14, r24	; 20
    25fe:	0d c0       	rjmp	.+26     	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    2600:	81 b3       	in	r24, 0x11	; 17
    2602:	82 2b       	or	r24, r18
    2604:	81 bb       	out	0x11, r24	; 17
    2606:	09 c0       	rjmp	.+18     	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    2608:	82 b1       	in	r24, 0x02	; 2
    260a:	82 2b       	or	r24, r18
    260c:	82 b9       	out	0x02, r24	; 2
    260e:	05 c0       	rjmp	.+10     	; 0x261a <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    2610:	80 91 61 00 	lds	r24, 0x0061
    2614:	82 2b       	or	r24, r18
    2616:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    261a:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    261c:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    261e:	8f ef       	ldi	r24, 0xFF	; 255
    2620:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    2622:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    2624:	08 95       	ret

00002626 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    2626:	8f ef       	ldi	r24, 0xFF	; 255
    2628:	08 95       	ret

0000262a <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    262a:	00 97       	sbiw	r24, 0x00	; 0
    262c:	11 f4       	brne	.+4      	; 0x2632 <nrk_led_toggle+0x8>
    262e:	80 e0       	ldi	r24, 0x00	; 0
    2630:	09 c0       	rjmp	.+18     	; 0x2644 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    2632:	81 30       	cpi	r24, 0x01	; 1
    2634:	91 05       	cpc	r25, r1
    2636:	11 f4       	brne	.+4      	; 0x263c <nrk_led_toggle+0x12>
    2638:	88 e0       	ldi	r24, 0x08	; 8
    263a:	04 c0       	rjmp	.+8      	; 0x2644 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    263c:	82 30       	cpi	r24, 0x02	; 2
    263e:	91 05       	cpc	r25, r1
    2640:	29 f4       	brne	.+10     	; 0x264c <nrk_led_toggle+0x22>
    2642:	80 e1       	ldi	r24, 0x10	; 16
    2644:	0e 94 3a 12 	call	0x2474	; 0x2474 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    2648:	81 e0       	ldi	r24, 0x01	; 1
    264a:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    264c:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    264e:	08 95       	ret

00002650 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2650:	00 97       	sbiw	r24, 0x00	; 0
    2652:	11 f4       	brne	.+4      	; 0x2658 <nrk_led_clr+0x8>
    2654:	80 e0       	ldi	r24, 0x00	; 0
    2656:	09 c0       	rjmp	.+18     	; 0x266a <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2658:	81 30       	cpi	r24, 0x01	; 1
    265a:	91 05       	cpc	r25, r1
    265c:	11 f4       	brne	.+4      	; 0x2662 <nrk_led_clr+0x12>
    265e:	88 e0       	ldi	r24, 0x08	; 8
    2660:	04 c0       	rjmp	.+8      	; 0x266a <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2662:	82 30       	cpi	r24, 0x02	; 2
    2664:	91 05       	cpc	r25, r1
    2666:	29 f4       	brne	.+10     	; 0x2672 <nrk_led_clr+0x22>
    2668:	80 e1       	ldi	r24, 0x10	; 16
    266a:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_gpio_set>
    else            return -1;

    return 1;
    266e:	81 e0       	ldi	r24, 0x01	; 1
    2670:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    2672:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2674:	08 95       	ret

00002676 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2676:	80 b5       	in	r24, 0x20	; 32
    2678:	84 60       	ori	r24, 0x04	; 4
    267a:	80 bd       	out	0x20, r24	; 32
    267c:	87 e0       	ldi	r24, 0x07	; 7
    267e:	87 bb       	out	0x17, r24	; 23
    2680:	88 bb       	out	0x18, r24	; 24
    2682:	8f ef       	ldi	r24, 0xFF	; 255
    2684:	84 bb       	out	0x14, r24	; 20
    2686:	15 ba       	out	0x15, r1	; 21
    2688:	82 e0       	ldi	r24, 0x02	; 2
    268a:	82 b9       	out	0x02, r24	; 2
    268c:	87 e6       	ldi	r24, 0x67	; 103
    268e:	8a bb       	out	0x1a, r24	; 26
    2690:	80 e4       	ldi	r24, 0x40	; 64
    2692:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2694:	80 e5       	ldi	r24, 0x50	; 80
    2696:	8d b9       	out	0x0d, r24	; 13
    2698:	81 e0       	ldi	r24, 0x01	; 1
    269a:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    269c:	80 e0       	ldi	r24, 0x00	; 0
    269e:	90 e0       	ldi	r25, 0x00	; 0
    26a0:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
    nrk_led_clr(1);
    26a4:	81 e0       	ldi	r24, 0x01	; 1
    26a6:	90 e0       	ldi	r25, 0x00	; 0
    26a8:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
    nrk_led_clr(2);
    26ac:	82 e0       	ldi	r24, 0x02	; 2
    26ae:	90 e0       	ldi	r25, 0x00	; 0
    26b0:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
    nrk_led_clr(3);
    26b4:	83 e0       	ldi	r24, 0x03	; 3
    26b6:	90 e0       	ldi	r25, 0x00	; 0
    26b8:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
}
    26bc:	08 95       	ret

000026be <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    26be:	00 97       	sbiw	r24, 0x00	; 0
    26c0:	11 f4       	brne	.+4      	; 0x26c6 <nrk_led_set+0x8>
    26c2:	80 e0       	ldi	r24, 0x00	; 0
    26c4:	09 c0       	rjmp	.+18     	; 0x26d8 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    26c6:	81 30       	cpi	r24, 0x01	; 1
    26c8:	91 05       	cpc	r25, r1
    26ca:	11 f4       	brne	.+4      	; 0x26d0 <nrk_led_set+0x12>
    26cc:	88 e0       	ldi	r24, 0x08	; 8
    26ce:	04 c0       	rjmp	.+8      	; 0x26d8 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    26d0:	82 30       	cpi	r24, 0x02	; 2
    26d2:	91 05       	cpc	r25, r1
    26d4:	29 f4       	brne	.+10     	; 0x26e0 <nrk_led_set+0x22>
    26d6:	80 e1       	ldi	r24, 0x10	; 16
    26d8:	0e 94 b3 11 	call	0x2366	; 0x2366 <nrk_gpio_clr>
    else            return -1;

    return 1;
    26dc:	81 e0       	ldi	r24, 0x01	; 1
    26de:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    26e0:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    26e2:	08 95       	ret

000026e4 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    26e4:	90 91 9b 00 	lds	r25, 0x009B
    26e8:	95 ff       	sbrs	r25, 5
    26ea:	fc cf       	rjmp	.-8      	; 0x26e4 <putc1>
    26ec:	90 91 9b 00 	lds	r25, 0x009B
    26f0:	9f 7d       	andi	r25, 0xDF	; 223
    26f2:	90 93 9b 00 	sts	0x009B, r25
    26f6:	80 93 9c 00 	sts	0x009C, r24
}
    26fa:	08 95       	ret

000026fc <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    26fc:	90 93 90 00 	sts	0x0090, r25
    2700:	89 b9       	out	0x09, r24	; 9
    2702:	86 e0       	ldi	r24, 0x06	; 6
    2704:	80 93 95 00 	sts	0x0095, r24
    2708:	52 98       	cbi	0x0a, 2	; 10
    270a:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    270c:	8a b1       	in	r24, 0x0a	; 10
    270e:	88 61       	ori	r24, 0x18	; 24
    2710:	8a b9       	out	0x0a, r24	; 10
}
    2712:	08 95       	ret

00002714 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2714:	0f 93       	push	r16
    2716:	1f 93       	push	r17
    2718:	cf 93       	push	r28
    271a:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    271c:	0e 94 7e 13 	call	0x26fc	; 0x26fc <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2720:	c5 e4       	ldi	r28, 0x45	; 69
    2722:	d1 e1       	ldi	r29, 0x11	; 17
    2724:	00 e4       	ldi	r16, 0x40	; 64
    2726:	11 e1       	ldi	r17, 0x11	; 17
    2728:	ce 01       	movw	r24, r28
    272a:	b8 01       	movw	r22, r16
    272c:	0e 94 df 4b 	call	0x97be	; 0x97be <fdevopen>
    2730:	90 93 62 08 	sts	0x0862, r25
    2734:	80 93 61 08 	sts	0x0861, r24
    stdin = fdevopen( putc0, getc0);
    2738:	ce 01       	movw	r24, r28
    273a:	b8 01       	movw	r22, r16
    273c:	0e 94 df 4b 	call	0x97be	; 0x97be <fdevopen>
    2740:	90 93 60 08 	sts	0x0860, r25
    2744:	80 93 5f 08 	sts	0x085F, r24
    ENABLE_UART0_RX_INT();
#endif



}
    2748:	df 91       	pop	r29
    274a:	cf 91       	pop	r28
    274c:	1f 91       	pop	r17
    274e:	0f 91       	pop	r16
    2750:	08 95       	ret

00002752 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2752:	90 93 98 00 	sts	0x0098, r25
    2756:	80 93 99 00 	sts	0x0099, r24
    275a:	86 e0       	ldi	r24, 0x06	; 6
    275c:	80 93 9d 00 	sts	0x009D, r24
    2760:	ea e9       	ldi	r30, 0x9A	; 154
    2762:	f0 e0       	ldi	r31, 0x00	; 0
    2764:	80 81       	ld	r24, Z
    2766:	8b 7f       	andi	r24, 0xFB	; 251
    2768:	80 83       	st	Z, r24
    276a:	ab e9       	ldi	r26, 0x9B	; 155
    276c:	b0 e0       	ldi	r27, 0x00	; 0
    276e:	8c 91       	ld	r24, X
    2770:	82 60       	ori	r24, 0x02	; 2
    2772:	8c 93       	st	X, r24
    ENABLE_UART1();
    2774:	80 81       	ld	r24, Z
    2776:	88 61       	ori	r24, 0x18	; 24
    2778:	80 83       	st	Z, r24
}
    277a:	08 95       	ret

0000277c <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    277c:	80 91 9b 00 	lds	r24, 0x009B
    2780:	87 ff       	sbrs	r24, 7
    2782:	fc cf       	rjmp	.-8      	; 0x277c <getc1>
    2784:	80 91 9b 00 	lds	r24, 0x009B
    2788:	8f 77       	andi	r24, 0x7F	; 127
    278a:	80 93 9b 00 	sts	0x009B, r24
    278e:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2792:	08 95       	ret

00002794 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    279c:	01 97       	sbiw	r24, 0x01	; 1
    279e:	d1 f7       	brne	.-12     	; 0x2794 <halWait>

} // halWait
    27a0:	08 95       	ret

000027a2 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    27a2:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
}
    27a6:	08 95       	ret

000027a8 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    27a8:	0e 94 40 4d 	call	0x9a80	; 0x9a80 <__eewr_byte_m128>
    return 0;
}
    27ac:	80 e0       	ldi	r24, 0x00	; 0
    27ae:	08 95       	ret

000027b0 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    27b0:	ef 92       	push	r14
    27b2:	ff 92       	push	r15
    27b4:	0f 93       	push	r16
    27b6:	1f 93       	push	r17
    27b8:	cf 93       	push	r28
    27ba:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    27bc:	e8 2e       	mov	r14, r24
    27be:	e7 01       	movw	r28, r14
    27c0:	7e 01       	movw	r14, r28
    27c2:	f9 2e       	mov	r15, r25
    27c4:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    27c6:	80 e0       	ldi	r24, 0x00	; 0
    27c8:	90 e0       	ldi	r25, 0x00	; 0
    27ca:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    27ce:	08 2f       	mov	r16, r24
    27d0:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    27d2:	81 e0       	ldi	r24, 0x01	; 1
    27d4:	90 e0       	ldi	r25, 0x00	; 0
    27d6:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    27da:	e8 2e       	mov	r14, r24
    27dc:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    27de:	82 e0       	ldi	r24, 0x02	; 2
    27e0:	90 e0       	ldi	r25, 0x00	; 0
    27e2:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    27e6:	f8 2e       	mov	r15, r24
    27e8:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    27ea:	83 e0       	ldi	r24, 0x03	; 3
    27ec:	90 e0       	ldi	r25, 0x00	; 0
    27ee:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    27f2:	18 2f       	mov	r17, r24
    27f4:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    27f6:	84 e0       	ldi	r24, 0x04	; 4
    27f8:	90 e0       	ldi	r25, 0x00	; 0
    27fa:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    27fe:	fe 0c       	add	r15, r14
    ct+=buf[2];
    2800:	f0 0e       	add	r15, r16
    ct+=buf[3];
    2802:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    2804:	8f 15       	cp	r24, r15
    2806:	11 f4       	brne	.+4      	; 0x280c <read_eeprom_mac_address+0x5c>
    2808:	81 e0       	ldi	r24, 0x01	; 1
    280a:	01 c0       	rjmp	.+2      	; 0x280e <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    280c:	8f ef       	ldi	r24, 0xFF	; 255
}
    280e:	df 91       	pop	r29
    2810:	cf 91       	pop	r28
    2812:	1f 91       	pop	r17
    2814:	0f 91       	pop	r16
    2816:	ff 90       	pop	r15
    2818:	ef 90       	pop	r14
    281a:	08 95       	ret

0000281c <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    281c:	cf 93       	push	r28
    281e:	df 93       	push	r29
    2820:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2822:	85 e0       	ldi	r24, 0x05	; 5
    2824:	90 e0       	ldi	r25, 0x00	; 0
    2826:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    282a:	88 83       	st	Y, r24
    return NRK_OK;
}
    282c:	81 e0       	ldi	r24, 0x01	; 1
    282e:	df 91       	pop	r29
    2830:	cf 91       	pop	r28
    2832:	08 95       	ret

00002834 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    2834:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2836:	86 e0       	ldi	r24, 0x06	; 6
    2838:	90 e0       	ldi	r25, 0x00	; 0
    283a:	60 81       	ld	r22, Z
    283c:	0e 94 40 4d 	call	0x9a80	; 0x9a80 <__eewr_byte_m128>
    return NRK_OK;
}
    2840:	81 e0       	ldi	r24, 0x01	; 1
    2842:	08 95       	ret

00002844 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2844:	cf 93       	push	r28
    2846:	df 93       	push	r29
    2848:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    284a:	86 e0       	ldi	r24, 0x06	; 6
    284c:	90 e0       	ldi	r25, 0x00	; 0
    284e:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    2852:	88 83       	st	Y, r24
    return NRK_OK;
}
    2854:	81 e0       	ldi	r24, 0x01	; 1
    2856:	df 91       	pop	r29
    2858:	cf 91       	pop	r28
    285a:	08 95       	ret

0000285c <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    285c:	0f 93       	push	r16
    285e:	1f 93       	push	r17
    2860:	cf 93       	push	r28
    2862:	df 93       	push	r29
    2864:	08 2f       	mov	r16, r24
    2866:	19 2f       	mov	r17, r25
    2868:	c8 e0       	ldi	r28, 0x08	; 8
    286a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    286c:	ce 01       	movw	r24, r28
    286e:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    2872:	f8 01       	movw	r30, r16
    2874:	81 93       	st	Z+, r24
    2876:	8f 01       	movw	r16, r30
    2878:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    287a:	c8 31       	cpi	r28, 0x18	; 24
    287c:	d1 05       	cpc	r29, r1
    287e:	b1 f7       	brne	.-20     	; 0x286c <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    2880:	81 e0       	ldi	r24, 0x01	; 1
    2882:	df 91       	pop	r29
    2884:	cf 91       	pop	r28
    2886:	1f 91       	pop	r17
    2888:	0f 91       	pop	r16
    288a:	08 95       	ret

0000288c <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    288c:	0f 93       	push	r16
    288e:	1f 93       	push	r17
    2890:	cf 93       	push	r28
    2892:	df 93       	push	r29
    2894:	08 2f       	mov	r16, r24
    2896:	19 2f       	mov	r17, r25
    2898:	c8 e0       	ldi	r28, 0x08	; 8
    289a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    289c:	f8 01       	movw	r30, r16
    289e:	61 91       	ld	r22, Z+
    28a0:	8f 01       	movw	r16, r30
    28a2:	ce 01       	movw	r24, r28
    28a4:	0e 94 40 4d 	call	0x9a80	; 0x9a80 <__eewr_byte_m128>
    28a8:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28aa:	c8 31       	cpi	r28, 0x18	; 24
    28ac:	d1 05       	cpc	r29, r1
    28ae:	b1 f7       	brne	.-20     	; 0x289c <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    28b0:	81 e0       	ldi	r24, 0x01	; 1
    28b2:	df 91       	pop	r29
    28b4:	cf 91       	pop	r28
    28b6:	1f 91       	pop	r17
    28b8:	0f 91       	pop	r16
    28ba:	08 95       	ret

000028bc <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    28bc:	cf 93       	push	r28
    28be:	df 93       	push	r29
    28c0:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    28c2:	87 e0       	ldi	r24, 0x07	; 7
    28c4:	90 e0       	ldi	r25, 0x00	; 0
    28c6:	0e 94 38 4d 	call	0x9a70	; 0x9a70 <__eerd_byte_m128>
    28ca:	88 83       	st	Y, r24
    return NRK_OK;
}
    28cc:	81 e0       	ldi	r24, 0x01	; 1
    28ce:	df 91       	pop	r29
    28d0:	cf 91       	pop	r28
    28d2:	08 95       	ret

000028d4 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    28d4:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    28d6:	87 e0       	ldi	r24, 0x07	; 7
    28d8:	90 e0       	ldi	r25, 0x00	; 0
    28da:	60 81       	ld	r22, Z
    28dc:	0e 94 40 4d 	call	0x9a80	; 0x9a80 <__eewr_byte_m128>
    return NRK_OK;
}
    28e0:	81 e0       	ldi	r24, 0x01	; 1
    28e2:	08 95       	ret

000028e4 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    28e4:	f8 94       	cli
};
    28e6:	08 95       	ret

000028e8 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    28e8:	78 94       	sei
};
    28ea:	08 95       	ret

000028ec <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    28ec:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    28f0:	ff cf       	rjmp	.-2      	; 0x28f0 <nrk_halt+0x4>

000028f2 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    28f2:	0f 93       	push	r16
    28f4:	1f 93       	push	r17
    28f6:	df 93       	push	r29
    28f8:	cf 93       	push	r28
    28fa:	cd b7       	in	r28, 0x3d	; 61
    28fc:	de b7       	in	r29, 0x3e	; 62
    28fe:	a8 97       	sbiw	r28, 0x28	; 40
    2900:	0f b6       	in	r0, 0x3f	; 63
    2902:	f8 94       	cli
    2904:	de bf       	out	0x3e, r29	; 62
    2906:	0f be       	out	0x3f, r0	; 63
    2908:	cd bf       	out	0x3d, r28	; 61
	nrk_system_ceiling = NRK_SYSTEM_CEILING;
    290a:	88 ee       	ldi	r24, 0xE8	; 232
    290c:	93 e0       	ldi	r25, 0x03	; 3
    290e:	90 93 ac 05 	sts	0x05AC, r25
    2912:	80 93 ab 05 	sts	0x05AB, r24
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2916:	0e 94 28 21 	call	0x4250	; 0x4250 <nrk_signal_create>
    291a:	80 93 49 07 	sts	0x0749, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    291e:	8f 3f       	cpi	r24, 0xFF	; 255
    2920:	21 f4       	brne	.+8      	; 0x292a <nrk_init+0x38>
    2922:	8e e0       	ldi	r24, 0x0E	; 14
    2924:	60 e0       	ldi	r22, 0x00	; 0
    2926:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    292a:	0e 94 7c 30 	call	0x60f8	; 0x60f8 <_nrk_startup_error>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    292e:	0e 94 ec 30 	call	0x61d8	; 0x61d8 <nrk_watchdog_check>
    2932:	8f 3f       	cpi	r24, 0xFF	; 255
    2934:	31 f4       	brne	.+12     	; 0x2942 <nrk_init+0x50>
	{
    	nrk_watchdog_disable();
    2936:	0e 94 d1 30 	call	0x61a2	; 0x61a2 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    293a:	80 e1       	ldi	r24, 0x10	; 16
    293c:	60 e0       	ldi	r22, 0x00	; 0
    293e:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2942:	0e 94 de 30 	call	0x61bc	; 0x61bc <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2946:	10 92 54 07 	sts	0x0754, r1
    nrk_cur_task_TCB = NULL;
    294a:	10 92 62 07 	sts	0x0762, r1
    294e:	10 92 61 07 	sts	0x0761, r1
    
    nrk_high_ready_TCB = NULL;
    2952:	10 92 4b 07 	sts	0x074B, r1
    2956:	10 92 4a 07 	sts	0x074A, r1
    nrk_high_ready_prio = 0; 
    295a:	10 92 63 07 	sts	0x0763, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    295e:	0e 94 d4 16 	call	0x2da8	; 0x2da8 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2962:	10 92 60 07 	sts	0x0760, r1
    2966:	e9 e3       	ldi	r30, 0x39	; 57
    2968:	f7 e0       	ldi	r31, 0x07	; 7

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    296a:	8f ef       	ldi	r24, 0xFF	; 255
    296c:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    296e:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    2970:	81 83       	std	Z+1, r24	; 0x01
    2972:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    2974:	97 e0       	ldi	r25, 0x07	; 7
    2976:	e8 34       	cpi	r30, 0x48	; 72
    2978:	f9 07       	cpc	r31, r25
    297a:	c1 f7       	brne	.-16     	; 0x296c <nrk_init+0x7a>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    297c:	93 e6       	ldi	r25, 0x63	; 99
    297e:	90 93 7e 06 	sts	0x067E, r25
        nrk_task_TCB[i].task_ID = -1; 
    2982:	80 93 7c 06 	sts	0x067C, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2986:	90 93 a5 06 	sts	0x06A5, r25
        nrk_task_TCB[i].task_ID = -1; 
    298a:	80 93 a3 06 	sts	0x06A3, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    298e:	90 93 cc 06 	sts	0x06CC, r25
        nrk_task_TCB[i].task_ID = -1; 
    2992:	80 93 ca 06 	sts	0x06CA, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2996:	90 93 f3 06 	sts	0x06F3, r25
        nrk_task_TCB[i].task_ID = -1; 
    299a:	80 93 f1 06 	sts	0x06F1, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    299e:	90 93 1a 07 	sts	0x071A, r25
        nrk_task_TCB[i].task_ID = -1; 
    29a2:	80 93 18 07 	sts	0x0718, r24
    29a6:	e6 e3       	ldi	r30, 0x36	; 54
    29a8:	f8 e0       	ldi	r31, 0x08	; 8
    29aa:	20 e0       	ldi	r18, 0x00	; 0
    29ac:	30 e0       	ldi	r19, 0x00	; 0
    29ae:	01 c0       	rjmp	.+2      	; 0x29b2 <nrk_init+0xc0>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    29b0:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    29b2:	a9 01       	movw	r20, r18
    29b4:	4f 5f       	subi	r20, 0xFF	; 255
    29b6:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    29b8:	ca 01       	movw	r24, r20
    29ba:	88 0f       	add	r24, r24
    29bc:	99 1f       	adc	r25, r25
    29be:	88 0f       	add	r24, r24
    29c0:	99 1f       	adc	r25, r25
    29c2:	84 0f       	add	r24, r20
    29c4:	95 1f       	adc	r25, r21
    29c6:	8d 5c       	subi	r24, 0xCD	; 205
    29c8:	97 4f       	sbci	r25, 0xF7	; 247
    29ca:	91 83       	std	Z+1, r25	; 0x01
    29cc:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    29ce:	c9 01       	movw	r24, r18
    29d0:	88 0f       	add	r24, r24
    29d2:	99 1f       	adc	r25, r25
    29d4:	88 0f       	add	r24, r24
    29d6:	99 1f       	adc	r25, r25
    29d8:	82 0f       	add	r24, r18
    29da:	93 1f       	adc	r25, r19
    29dc:	8d 5c       	subi	r24, 0xCD	; 205
    29de:	97 4f       	sbci	r25, 0xF7	; 247
    29e0:	94 83       	std	Z+4, r25	; 0x04
    29e2:	83 83       	std	Z+3, r24	; 0x03
    29e4:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    29e6:	45 30       	cpi	r20, 0x05	; 5
    29e8:	51 05       	cpc	r21, r1
    29ea:	11 f7       	brne	.-60     	; 0x29b0 <nrk_init+0xbe>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    29ec:	10 92 35 08 	sts	0x0835, r1
    29f0:	10 92 34 08 	sts	0x0834, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    29f4:	10 92 50 08 	sts	0x0850, r1
    29f8:	10 92 4f 08 	sts	0x084F, r1
	_head_node = NULL;
    29fc:	10 92 57 07 	sts	0x0757, r1
    2a00:	10 92 56 07 	sts	0x0756, r1
	_free_node = &_nrk_readyQ[0];
    2a04:	83 e3       	ldi	r24, 0x33	; 51
    2a06:	98 e0       	ldi	r25, 0x08	; 8
    2a08:	90 93 73 06 	sts	0x0673, r25
    2a0c:	80 93 72 06 	sts	0x0672, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2a10:	8e 01       	movw	r16, r28
    2a12:	0f 5f       	subi	r16, 0xFF	; 255
    2a14:	1f 4f       	sbci	r17, 0xFF	; 255
    2a16:	c8 01       	movw	r24, r16
    2a18:	63 ee       	ldi	r22, 0xE3	; 227
    2a1a:	7a e2       	ldi	r23, 0x2A	; 42
    2a1c:	0e 94 f6 30 	call	0x61ec	; 0x61ec <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2a20:	c8 01       	movw	r24, r16
    2a22:	6b e2       	ldi	r22, 0x2B	; 43
    2a24:	75 e0       	ldi	r23, 0x05	; 5
    2a26:	40 e8       	ldi	r20, 0x80	; 128
    2a28:	50 e0       	ldi	r21, 0x00	; 0
    2a2a:	0e 94 3c 31 	call	0x6278	; 0x6278 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2a2e:	85 e5       	ldi	r24, 0x55	; 85
    2a30:	80 93 2b 05 	sts	0x052B, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2a34:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2a36:	1c 86       	std	Y+12, r1	; 0x0c
    2a38:	1d 86       	std	Y+13, r1	; 0x0d
    2a3a:	1e 86       	std	Y+14, r1	; 0x0e
    2a3c:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2a3e:	18 8a       	std	Y+16, r1	; 0x10
    2a40:	19 8a       	std	Y+17, r1	; 0x11
    2a42:	1a 8a       	std	Y+18, r1	; 0x12
    2a44:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2a46:	1c 8a       	std	Y+20, r1	; 0x14
    2a48:	1d 8a       	std	Y+21, r1	; 0x15
    2a4a:	1e 8a       	std	Y+22, r1	; 0x16
    2a4c:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2a4e:	18 8e       	std	Y+24, r1	; 0x18
    2a50:	19 8e       	std	Y+25, r1	; 0x19
    2a52:	1a 8e       	std	Y+26, r1	; 0x1a
    2a54:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2a56:	1c 8e       	std	Y+28, r1	; 0x1c
    2a58:	1d 8e       	std	Y+29, r1	; 0x1d
    2a5a:	1e 8e       	std	Y+30, r1	; 0x1e
    2a5c:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2a5e:	18 a2       	std	Y+32, r1	; 0x20
    2a60:	19 a2       	std	Y+33, r1	; 0x21
    2a62:	1a a2       	std	Y+34, r1	; 0x22
    2a64:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2a66:	81 e0       	ldi	r24, 0x01	; 1
    2a68:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2a6a:	92 e0       	ldi	r25, 0x02	; 2
    2a6c:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2a6e:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2a70:	c8 01       	movw	r24, r16
    2a72:	0e 94 9b 25 	call	0x4b36	; 0x4b36 <nrk_activate_task>
	
}
    2a76:	a8 96       	adiw	r28, 0x28	; 40
    2a78:	0f b6       	in	r0, 0x3f	; 63
    2a7a:	f8 94       	cli
    2a7c:	de bf       	out	0x3e, r29	; 62
    2a7e:	0f be       	out	0x3f, r0	; 63
    2a80:	cd bf       	out	0x3d, r28	; 61
    2a82:	cf 91       	pop	r28
    2a84:	df 91       	pop	r29
    2a86:	1f 91       	pop	r17
    2a88:	0f 91       	pop	r16
    2a8a:	08 95       	ret

00002a8c <nrk_SRPAssignPreempLevel>:
    // you should never get here    
    while(1);
}

//cath @T3 SRP: implementing the function to assign each task a preemption level based on their period (priority) and the order of arrival
void nrk_SRPAssignPreempLevel(void){
    2a8c:	0f 93       	push	r16
    2a8e:	1f 93       	push	r17
    2a90:	cf 93       	push	r28
    2a92:	df 93       	push	r29
	

	//firstly, initialize all task preemption levels to 0
	for (i=0; i<NRK_MAX_TASKS; i++)
	{
		nrk_task_TCB[i].SRPpreempLevel=0;
    2a94:	10 92 95 06 	sts	0x0695, r1
    2a98:	10 92 bc 06 	sts	0x06BC, r1
    2a9c:	10 92 e3 06 	sts	0x06E3, r1
    2aa0:	10 92 0a 07 	sts	0x070A, r1
    2aa4:	10 92 31 07 	sts	0x0731, r1
    2aa8:	ac e7       	ldi	r26, 0x7C	; 124
    2aaa:	b6 e0       	ldi	r27, 0x06	; 6
	// For each task set in nrk_task_TCB, we check each of the other tasks if their period is longer than the current task's period.
	// If so, the preemption level will be incremented
	for(i=0; i<NRK_MAX_TASKS; i++)
	{
		task_ID=nrk_task_TCB[i].task_ID;
		curTaskPeriod = nrk_task_TCB[i].period;
    2aac:	53 96       	adiw	r26, 0x13	; 19
    2aae:	8d 91       	ld	r24, X+
    2ab0:	9c 91       	ld	r25, X
    2ab2:	54 97       	sbiw	r26, 0x14	; 20
	
		if(task_ID!=-1)
    2ab4:	2c 91       	ld	r18, X
    2ab6:	2f 3f       	cpi	r18, 0xFF	; 255
    2ab8:	79 f0       	breq	.+30     	; 0x2ad8 <nrk_SRPAssignPreempLevel+0x4c>
    2aba:	ef e8       	ldi	r30, 0x8F	; 143
    2abc:	f6 e0       	ldi	r31, 0x06	; 6
		{
    			for(j=0; j<NRK_MAX_TASKS; j++ )
			{
				if (nrk_task_TCB[j].period>curTaskPeriod)
    2abe:	20 81       	ld	r18, Z
    2ac0:	31 81       	ldd	r19, Z+1	; 0x01
    2ac2:	82 17       	cp	r24, r18
    2ac4:	93 07       	cpc	r25, r19
    2ac6:	18 f4       	brcc	.+6      	; 0x2ace <nrk_SRPAssignPreempLevel+0x42>
					nrk_task_TCB[j].SRPpreempLevel++;
    2ac8:	26 81       	ldd	r18, Z+6	; 0x06
    2aca:	2f 5f       	subi	r18, 0xFF	; 255
    2acc:	26 83       	std	Z+6, r18	; 0x06
    2ace:	b7 96       	adiw	r30, 0x27	; 39
		task_ID=nrk_task_TCB[i].task_ID;
		curTaskPeriod = nrk_task_TCB[i].period;
	
		if(task_ID!=-1)
		{
    			for(j=0; j<NRK_MAX_TASKS; j++ )
    2ad0:	27 e0       	ldi	r18, 0x07	; 7
    2ad2:	e2 35       	cpi	r30, 0x52	; 82
    2ad4:	f2 07       	cpc	r31, r18
    2ad6:	99 f7       	brne	.-26     	; 0x2abe <nrk_SRPAssignPreempLevel+0x32>
    2ad8:	97 96       	adiw	r26, 0x27	; 39
		nrk_task_TCB[i].SRPpreempLevel=0;
	}
	
	// For each task set in nrk_task_TCB, we check each of the other tasks if their period is longer than the current task's period.
	// If so, the preemption level will be incremented
	for(i=0; i<NRK_MAX_TASKS; i++)
    2ada:	47 e0       	ldi	r20, 0x07	; 7
    2adc:	af 33       	cpi	r26, 0x3F	; 63
    2ade:	b4 07       	cpc	r27, r20
    2ae0:	29 f7       	brne	.-54     	; 0x2aac <nrk_SRPAssignPreempLevel+0x20>
    2ae2:	c5 e9       	ldi	r28, 0x95	; 149
    2ae4:	d6 e0       	ldi	r29, 0x06	; 6
    2ae6:	80 e0       	ldi	r24, 0x00	; 0
    2ae8:	90 e0       	ldi	r25, 0x00	; 0
    // you should never get here    
    while(1);
}

//cath @T3 SRP: implementing the function to assign each task a preemption level based on their period (priority) and the order of arrival
void nrk_SRPAssignPreempLevel(void){
    2aea:	27 e2       	ldi	r18, 0x27	; 39
    2aec:	30 e0       	ldi	r19, 0x00	; 0
    2aee:	1b c0       	rjmp	.+54     	; 0x2b26 <nrk_SRPAssignPreempLevel+0x9a>
	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
	{
		for (j = 0; j < NRK_MAX_RESOURCE_CNT; j++)
		{
			if (nrk_task_TCB[i].semaphores[j])
    2af0:	4d 91       	ld	r20, X+
    2af2:	44 23       	and	r20, r20
    2af4:	71 f0       	breq	.+28     	; 0x2b12 <nrk_SRPAssignPreempLevel+0x86>
			{
				if ((nrk_sem_list[j].resource_ceiling > nrk_task_TCB[i].SRPpreempLevel) ||
    2af6:	00 81       	ld	r16, Z
    2af8:	18 81       	ld	r17, Y
    2afa:	60 2f       	mov	r22, r16
    2afc:	77 27       	eor	r23, r23
    2afe:	67 fd       	sbrc	r22, 7
    2b00:	70 95       	com	r23
    2b02:	41 2f       	mov	r20, r17
    2b04:	50 e0       	ldi	r21, 0x00	; 0
    2b06:	46 17       	cp	r20, r22
    2b08:	57 07       	cpc	r21, r23
    2b0a:	14 f0       	brlt	.+4      	; 0x2b10 <nrk_SRPAssignPreempLevel+0x84>
    2b0c:	0f 3f       	cpi	r16, 0xFF	; 255
    2b0e:	09 f4       	brne	.+2      	; 0x2b12 <nrk_SRPAssignPreempLevel+0x86>
				    (nrk_sem_list[j].resource_ceiling == -1))
				{
					nrk_sem_list[j].resource_ceiling = nrk_task_TCB[i].SRPpreempLevel;
    2b10:	10 83       	st	Z, r17
    2b12:	33 96       	adiw	r30, 0x03	; 3
	}

	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
	{
		for (j = 0; j < NRK_MAX_RESOURCE_CNT; j++)
    2b14:	47 e0       	ldi	r20, 0x07	; 7
    2b16:	e9 34       	cpi	r30, 0x49	; 73
    2b18:	f4 07       	cpc	r31, r20
    2b1a:	51 f7       	brne	.-44     	; 0x2af0 <nrk_SRPAssignPreempLevel+0x64>
    2b1c:	01 96       	adiw	r24, 0x01	; 1
    2b1e:	a7 96       	adiw	r28, 0x27	; 39
			}
		}
	}

	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
    2b20:	85 30       	cpi	r24, 0x05	; 5
    2b22:	91 05       	cpc	r25, r1
    2b24:	61 f0       	breq	.+24     	; 0x2b3e <nrk_SRPAssignPreempLevel+0xb2>
    // you should never get here    
    while(1);
}

//cath @T3 SRP: implementing the function to assign each task a preemption level based on their period (priority) and the order of arrival
void nrk_SRPAssignPreempLevel(void){
    2b26:	82 9f       	mul	r24, r18
    2b28:	d0 01       	movw	r26, r0
    2b2a:	83 9f       	mul	r24, r19
    2b2c:	b0 0d       	add	r27, r0
    2b2e:	92 9f       	mul	r25, r18
    2b30:	b0 0d       	add	r27, r0
    2b32:	11 24       	eor	r1, r1
    2b34:	aa 56       	subi	r26, 0x6A	; 106
    2b36:	b9 4f       	sbci	r27, 0xF9	; 249
			}
		}
	}

	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
    2b38:	ea e3       	ldi	r30, 0x3A	; 58
    2b3a:	f7 e0       	ldi	r31, 0x07	; 7
    2b3c:	d9 cf       	rjmp	.-78     	; 0x2af0 <nrk_SRPAssignPreempLevel+0x64>
					nrk_sem_list[j].resource_ceiling = nrk_task_TCB[i].SRPpreempLevel;
				}
			}
		}
	}
}
    2b3e:	df 91       	pop	r29
    2b40:	cf 91       	pop	r28
    2b42:	1f 91       	pop	r17
    2b44:	0f 91       	pop	r16
    2b46:	08 95       	ret

00002b48 <nrk_start>:




void nrk_start (void)
{
    2b48:	cf 92       	push	r12
    2b4a:	df 92       	push	r13
    2b4c:	ff 92       	push	r15
    2b4e:	0f 93       	push	r16
    2b50:	1f 93       	push	r17
    2b52:	df 93       	push	r29
    2b54:	cf 93       	push	r28
    2b56:	00 d0       	rcall	.+0      	; 0x2b58 <nrk_start+0x10>
    2b58:	cd b7       	in	r28, 0x3d	; 61
    2b5a:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2b5c:	ec e7       	ldi	r30, 0x7C	; 124
    2b5e:	ce 2e       	mov	r12, r30
    2b60:	e6 e0       	ldi	r30, 0x06	; 6
    2b62:	de 2e       	mov	r13, r30
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b64:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2b66:	f6 01       	movw	r30, r12
    2b68:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2b6a:	ff 2d       	mov	r31, r15
    2b6c:	ff 3f       	cpi	r31, 0xFF	; 255
    2b6e:	b1 f0       	breq	.+44     	; 0x2b9c <nrk_start+0x54>
    2b70:	0c e7       	ldi	r16, 0x7C	; 124
    2b72:	16 e0       	ldi	r17, 0x06	; 6
    2b74:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2b76:	92 17       	cp	r25, r18
    2b78:	61 f0       	breq	.+24     	; 0x2b92 <nrk_start+0x4a>
    2b7a:	f8 01       	movw	r30, r16
    2b7c:	80 81       	ld	r24, Z
    2b7e:	f8 16       	cp	r15, r24
    2b80:	41 f4       	brne	.+16     	; 0x2b92 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2b82:	85 e0       	ldi	r24, 0x05	; 5
    2b84:	6f 2d       	mov	r22, r15
    2b86:	29 83       	std	Y+1, r18	; 0x01
    2b88:	9a 83       	std	Y+2, r25	; 0x02
    2b8a:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
    2b8e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b90:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2b92:	2f 5f       	subi	r18, 0xFF	; 255
    2b94:	09 5d       	subi	r16, 0xD9	; 217
    2b96:	1f 4f       	sbci	r17, 0xFF	; 255
    2b98:	25 30       	cpi	r18, 0x05	; 5
    2b9a:	69 f7       	brne	.-38     	; 0x2b76 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b9c:	9f 5f       	subi	r25, 0xFF	; 255
    2b9e:	27 e2       	ldi	r18, 0x27	; 39
    2ba0:	30 e0       	ldi	r19, 0x00	; 0
    2ba2:	c2 0e       	add	r12, r18
    2ba4:	d3 1e       	adc	r13, r19
    2ba6:	95 30       	cpi	r25, 0x05	; 5
    2ba8:	f1 f6       	brne	.-68     	; 0x2b66 <nrk_start+0x1e>
	}

    }

//cath @T3 SRP: call the function to assign task preemption level
    nrk_SRPAssignPreempLevel();
    2baa:	0e 94 46 15 	call	0x2a8c	; 0x2a8c <nrk_SRPAssignPreempLevel>

    task_ID = nrk_get_high_ready_task_ID();	
    2bae:	0e 94 75 24 	call	0x48ea	; 0x48ea <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2bb2:	99 27       	eor	r25, r25
    2bb4:	87 fd       	sbrc	r24, 7
    2bb6:	90 95       	com	r25
    2bb8:	27 e2       	ldi	r18, 0x27	; 39
    2bba:	30 e0       	ldi	r19, 0x00	; 0
    2bbc:	82 9f       	mul	r24, r18
    2bbe:	f0 01       	movw	r30, r0
    2bc0:	83 9f       	mul	r24, r19
    2bc2:	f0 0d       	add	r31, r0
    2bc4:	92 9f       	mul	r25, r18
    2bc6:	f0 0d       	add	r31, r0
    2bc8:	11 24       	eor	r1, r1
    2bca:	ec 58       	subi	r30, 0x8C	; 140
    2bcc:	f9 4f       	sbci	r31, 0xF9	; 249
    2bce:	82 85       	ldd	r24, Z+10	; 0x0a
    2bd0:	80 93 63 07 	sts	0x0763, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2bd4:	f0 93 62 07 	sts	0x0762, r31
    2bd8:	e0 93 61 07 	sts	0x0761, r30
    2bdc:	f0 93 4b 07 	sts	0x074B, r31
    2be0:	e0 93 4a 07 	sts	0x074A, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2be4:	80 93 54 07 	sts	0x0754, r24
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/

    //cath @T3 SRP: call the function to assign task preemption level
   // nrk_SRPAssignPreempLevel();
    nrk_target_start();
    2be8:	0e 94 71 31 	call	0x62e2	; 0x62e2 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2bec:	0e 94 62 31 	call	0x62c4	; 0x62c4 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2bf0:	0e 94 be 3c 	call	0x797c	; 0x797c <nrk_start_high_ready_task>
    2bf4:	ff cf       	rjmp	.-2      	; 0x2bf4 <nrk_start+0xac>

00002bf6 <nrk_TCB_init>:
		}
	}
}

int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2bf6:	cf 92       	push	r12
    2bf8:	df 92       	push	r13
    2bfa:	ef 92       	push	r14
    2bfc:	ff 92       	push	r15
    2bfe:	0f 93       	push	r16
    2c00:	1f 93       	push	r17
    2c02:	cf 93       	push	r28
    2c04:	df 93       	push	r29
    2c06:	ec 01       	movw	r28, r24
    2c08:	8b 01       	movw	r16, r22
    2c0a:	6a 01       	movw	r12, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2c0c:	89 85       	ldd	r24, Y+9	; 0x09
    2c0e:	82 30       	cpi	r24, 0x02	; 2
    2c10:	21 f0       	breq	.+8      	; 0x2c1a <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    2c12:	80 91 48 07 	lds	r24, 0x0748
    2c16:	88 83       	st	Y, r24
    2c18:	01 c0       	rjmp	.+2      	; 0x2c1c <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2c1a:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2c1c:	80 91 48 07 	lds	r24, 0x0748
    2c20:	85 30       	cpi	r24, 0x05	; 5
    2c22:	20 f0       	brcs	.+8      	; 0x2c2c <nrk_TCB_init+0x36>
    2c24:	87 e0       	ldi	r24, 0x07	; 7
    2c26:	60 e0       	ldi	r22, 0x00	; 0
    2c28:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2c2c:	89 85       	ldd	r24, Y+9	; 0x09
    2c2e:	82 30       	cpi	r24, 0x02	; 2
    2c30:	29 f0       	breq	.+10     	; 0x2c3c <nrk_TCB_init+0x46>
    2c32:	80 91 48 07 	lds	r24, 0x0748
    2c36:	8f 5f       	subi	r24, 0xFF	; 255
    2c38:	80 93 48 07 	sts	0x0748, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2c3c:	80 91 48 07 	lds	r24, 0x0748
    2c40:	88 23       	and	r24, r24
    2c42:	19 f4       	brne	.+6      	; 0x2c4a <nrk_TCB_init+0x54>
    2c44:	81 e0       	ldi	r24, 0x01	; 1
    2c46:	80 93 48 07 	sts	0x0748, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2c4a:	28 81       	ld	r18, Y
    2c4c:	33 27       	eor	r19, r19
    2c4e:	27 fd       	sbrc	r18, 7
    2c50:	30 95       	com	r19
    2c52:	87 e2       	ldi	r24, 0x27	; 39
    2c54:	90 e0       	ldi	r25, 0x00	; 0
    2c56:	28 9f       	mul	r18, r24
    2c58:	f0 01       	movw	r30, r0
    2c5a:	29 9f       	mul	r18, r25
    2c5c:	f0 0d       	add	r31, r0
    2c5e:	38 9f       	mul	r19, r24
    2c60:	f0 0d       	add	r31, r0
    2c62:	11 24       	eor	r1, r1
    2c64:	ec 58       	subi	r30, 0x8C	; 140
    2c66:	f9 4f       	sbci	r31, 0xF9	; 249
    2c68:	11 83       	std	Z+1, r17	; 0x01
    2c6a:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2c6c:	28 85       	ldd	r18, Y+8	; 0x08
    2c6e:	22 87       	std	Z+10, r18	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2c70:	28 81       	ld	r18, Y
    2c72:	33 27       	eor	r19, r19
    2c74:	27 fd       	sbrc	r18, 7
    2c76:	30 95       	com	r19
    2c78:	28 9f       	mul	r18, r24
    2c7a:	f0 01       	movw	r30, r0
    2c7c:	29 9f       	mul	r18, r25
    2c7e:	f0 0d       	add	r31, r0
    2c80:	38 9f       	mul	r19, r24
    2c82:	f0 0d       	add	r31, r0
    2c84:	11 24       	eor	r1, r1
    2c86:	ec 58       	subi	r30, 0x8C	; 140
    2c88:	f9 4f       	sbci	r31, 0xF9	; 249
    2c8a:	23 e0       	ldi	r18, 0x03	; 3
    2c8c:	21 87       	std	Z+9, r18	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2c8e:	48 81       	ld	r20, Y
    2c90:	24 2f       	mov	r18, r20
    2c92:	33 27       	eor	r19, r19
    2c94:	27 fd       	sbrc	r18, 7
    2c96:	30 95       	com	r19
    2c98:	28 9f       	mul	r18, r24
    2c9a:	f0 01       	movw	r30, r0
    2c9c:	29 9f       	mul	r18, r25
    2c9e:	f0 0d       	add	r31, r0
    2ca0:	38 9f       	mul	r19, r24
    2ca2:	f0 0d       	add	r31, r0
    2ca4:	11 24       	eor	r1, r1
    2ca6:	ec 58       	subi	r30, 0x8C	; 140
    2ca8:	f9 4f       	sbci	r31, 0xF9	; 249
    2caa:	40 87       	std	Z+8, r20	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2cac:	28 81       	ld	r18, Y
    2cae:	33 27       	eor	r19, r19
    2cb0:	27 fd       	sbrc	r18, 7
    2cb2:	30 95       	com	r19
    2cb4:	28 9f       	mul	r18, r24
    2cb6:	80 01       	movw	r16, r0
    2cb8:	29 9f       	mul	r18, r25
    2cba:	10 0d       	add	r17, r0
    2cbc:	38 9f       	mul	r19, r24
    2cbe:	10 0d       	add	r17, r0
    2cc0:	11 24       	eor	r1, r1
    2cc2:	0c 58       	subi	r16, 0x8C	; 140
    2cc4:	19 4f       	sbci	r17, 0xF9	; 249
    2cc6:	f8 01       	movw	r30, r16
    2cc8:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2cca:	ce 01       	movw	r24, r28
    2ccc:	0b 96       	adiw	r24, 0x0b	; 11
    2cce:	0e 94 94 29 	call	0x5328	; 0x5328 <_nrk_time_to_ticks>
    2cd2:	f8 01       	movw	r30, r16
    2cd4:	94 8f       	std	Z+28, r25	; 0x1c
    2cd6:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2cd8:	8b 85       	ldd	r24, Y+11	; 0x0b
    2cda:	9c 85       	ldd	r25, Y+12	; 0x0c
    2cdc:	ad 85       	ldd	r26, Y+13	; 0x0d
    2cde:	be 85       	ldd	r27, Y+14	; 0x0e
    2ce0:	8e 33       	cpi	r24, 0x3E	; 62
    2ce2:	91 05       	cpc	r25, r1
    2ce4:	a1 05       	cpc	r26, r1
    2ce6:	b1 05       	cpc	r27, r1
    2ce8:	20 f0       	brcs	.+8      	; 0x2cf2 <nrk_TCB_init+0xfc>
    2cea:	86 e1       	ldi	r24, 0x16	; 22
    2cec:	68 81       	ld	r22, Y
    2cee:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2cf2:	08 81       	ld	r16, Y
    2cf4:	11 27       	eor	r17, r17
    2cf6:	07 fd       	sbrc	r16, 7
    2cf8:	10 95       	com	r17
    2cfa:	ce 01       	movw	r24, r28
    2cfc:	4b 96       	adiw	r24, 0x1b	; 27
    2cfe:	0e 94 94 29 	call	0x5328	; 0x5328 <_nrk_time_to_ticks>
    2d02:	f7 e2       	ldi	r31, 0x27	; 39
    2d04:	ef 2e       	mov	r14, r31
    2d06:	f1 2c       	mov	r15, r1
    2d08:	0e 9d       	mul	r16, r14
    2d0a:	f0 01       	movw	r30, r0
    2d0c:	0f 9d       	mul	r16, r15
    2d0e:	f0 0d       	add	r31, r0
    2d10:	1e 9d       	mul	r17, r14
    2d12:	f0 0d       	add	r31, r0
    2d14:	11 24       	eor	r1, r1
    2d16:	ec 58       	subi	r30, 0x8C	; 140
    2d18:	f9 4f       	sbci	r31, 0xF9	; 249
    2d1a:	96 8b       	std	Z+22, r25	; 0x16
    2d1c:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2d1e:	88 81       	ld	r24, Y
    2d20:	99 27       	eor	r25, r25
    2d22:	87 fd       	sbrc	r24, 7
    2d24:	90 95       	com	r25
    2d26:	8e 9d       	mul	r24, r14
    2d28:	80 01       	movw	r16, r0
    2d2a:	8f 9d       	mul	r24, r15
    2d2c:	10 0d       	add	r17, r0
    2d2e:	9e 9d       	mul	r25, r14
    2d30:	10 0d       	add	r17, r0
    2d32:	11 24       	eor	r1, r1
    2d34:	0c 58       	subi	r16, 0x8C	; 140
    2d36:	19 4f       	sbci	r17, 0xF9	; 249
    2d38:	f8 01       	movw	r30, r16
    2d3a:	85 89       	ldd	r24, Z+21	; 0x15
    2d3c:	96 89       	ldd	r25, Z+22	; 0x16
    2d3e:	23 8d       	ldd	r18, Z+27	; 0x1b
    2d40:	34 8d       	ldd	r19, Z+28	; 0x1c
    2d42:	82 0f       	add	r24, r18
    2d44:	93 1f       	adc	r25, r19
    2d46:	90 8f       	std	Z+24, r25	; 0x18
    2d48:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2d4a:	ce 01       	movw	r24, r28
    2d4c:	43 96       	adiw	r24, 0x13	; 19
    2d4e:	0e 94 94 29 	call	0x5328	; 0x5328 <_nrk_time_to_ticks>
    2d52:	f8 01       	movw	r30, r16
    2d54:	96 8f       	std	Z+30, r25	; 0x1e
    2d56:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2d58:	88 81       	ld	r24, Y
    2d5a:	99 27       	eor	r25, r25
    2d5c:	87 fd       	sbrc	r24, 7
    2d5e:	90 95       	com	r25
    2d60:	8e 9d       	mul	r24, r14
    2d62:	f0 01       	movw	r30, r0
    2d64:	8f 9d       	mul	r24, r15
    2d66:	f0 0d       	add	r31, r0
    2d68:	9e 9d       	mul	r25, r14
    2d6a:	f0 0d       	add	r31, r0
    2d6c:	11 24       	eor	r1, r1
    2d6e:	ec 58       	subi	r30, 0x8C	; 140
    2d70:	f9 4f       	sbci	r31, 0xF9	; 249
    2d72:	85 8d       	ldd	r24, Z+29	; 0x1d
    2d74:	96 8d       	ldd	r25, Z+30	; 0x1e
    2d76:	92 8f       	std	Z+26, r25	; 0x1a
    2d78:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2d7a:	81 e0       	ldi	r24, 0x01	; 1
    2d7c:	90 e0       	ldi	r25, 0x00	; 0
    2d7e:	90 a3       	std	Z+32, r25	; 0x20
    2d80:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2d82:	d3 82       	std	Z+3, r13	; 0x03
    2d84:	c2 82       	std	Z+2, r12	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2d86:	81 e0       	ldi	r24, 0x01	; 1
    2d88:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2d8a:	df 91       	pop	r29
    2d8c:	cf 91       	pop	r28
    2d8e:	1f 91       	pop	r17
    2d90:	0f 91       	pop	r16
    2d92:	ff 90       	pop	r15
    2d94:	ef 90       	pop	r14
    2d96:	df 90       	pop	r13
    2d98:	cf 90       	pop	r12
    2d9a:	08 95       	ret

00002d9c <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2d9c:	0e 94 09 2b 	call	0x5612	; 0x5612 <_nrk_scheduler>

  	return;
}
    2da0:	08 95       	ret

00002da2 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2da2:	85 e6       	ldi	r24, 0x65	; 101
    2da4:	90 e0       	ldi	r25, 0x00	; 0
    2da6:	08 95       	ret

00002da8 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2da8:	10 92 4c 07 	sts	0x074C, r1
    2dac:	10 92 4d 07 	sts	0x074D, r1
    2db0:	10 92 4e 07 	sts	0x074E, r1
    2db4:	10 92 4f 07 	sts	0x074F, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2db8:	10 92 50 07 	sts	0x0750, r1
    2dbc:	10 92 51 07 	sts	0x0751, r1
    2dc0:	10 92 52 07 	sts	0x0752, r1
    2dc4:	10 92 53 07 	sts	0x0753, r1
    2dc8:	ed e9       	ldi	r30, 0x9D	; 157
    2dca:	f7 e0       	ldi	r31, 0x07	; 7
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    2dcc:	10 82       	st	Z, r1
    2dce:	11 82       	std	Z+1, r1	; 0x01
    2dd0:	12 82       	std	Z+2, r1	; 0x02
    2dd2:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2dd4:	10 86       	std	Z+8, r1	; 0x08
    2dd6:	11 86       	std	Z+9, r1	; 0x09
    2dd8:	12 86       	std	Z+10, r1	; 0x0a
    2dda:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    2ddc:	14 82       	std	Z+4, r1	; 0x04
    2dde:	15 82       	std	Z+5, r1	; 0x05
    2de0:	16 82       	std	Z+6, r1	; 0x06
    2de2:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2de4:	14 86       	std	Z+12, r1	; 0x0c
    2de6:	15 86       	std	Z+13, r1	; 0x0d
    2de8:	16 86       	std	Z+14, r1	; 0x0e
    2dea:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    2dec:	10 8a       	std	Z+16, r1	; 0x10
    2dee:	11 8a       	std	Z+17, r1	; 0x11
    2df0:	12 8a       	std	Z+18, r1	; 0x12
    2df2:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2df4:	10 8e       	std	Z+24, r1	; 0x18
    2df6:	11 8e       	std	Z+25, r1	; 0x19
    2df8:	12 8e       	std	Z+26, r1	; 0x1a
    2dfa:	13 8e       	std	Z+27, r1	; 0x1b
        cur_task_stats[i].violations=0;
    2dfc:	14 8e       	std	Z+28, r1	; 0x1c
        cur_task_stats[i].overflow=0;
    2dfe:	15 8e       	std	Z+29, r1	; 0x1d
    2e00:	7e 96       	adiw	r30, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e02:	88 e0       	ldi	r24, 0x08	; 8
    2e04:	e3 33       	cpi	r30, 0x33	; 51
    2e06:	f8 07       	cpc	r31, r24
    2e08:	09 f7       	brne	.-62     	; 0x2dcc <nrk_stats_reset+0x24>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2e0a:	08 95       	ret

00002e0c <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    2e0c:	68 2f       	mov	r22, r24
    2e0e:	70 e0       	ldi	r23, 0x00	; 0
    2e10:	80 e0       	ldi	r24, 0x00	; 0
    2e12:	90 e0       	ldi	r25, 0x00	; 0
    2e14:	23 eb       	ldi	r18, 0xB3	; 179
    2e16:	36 ee       	ldi	r19, 0xE6	; 230
    2e18:	4e e0       	ldi	r20, 0x0E	; 14
    2e1a:	50 e0       	ldi	r21, 0x00	; 0
    2e1c:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    2e20:	20 91 50 07 	lds	r18, 0x0750
    2e24:	30 91 51 07 	lds	r19, 0x0751
    2e28:	40 91 52 07 	lds	r20, 0x0752
    2e2c:	50 91 53 07 	lds	r21, 0x0753
    2e30:	62 0f       	add	r22, r18
    2e32:	73 1f       	adc	r23, r19
    2e34:	84 1f       	adc	r24, r20
    2e36:	95 1f       	adc	r25, r21
    2e38:	60 93 50 07 	sts	0x0750, r22
    2e3c:	70 93 51 07 	sts	0x0751, r23
    2e40:	80 93 52 07 	sts	0x0752, r24
    2e44:	90 93 53 07 	sts	0x0753, r25
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    2e48:	8c e4       	ldi	r24, 0x4C	; 76
    2e4a:	97 e0       	ldi	r25, 0x07	; 7
    2e4c:	0e 94 05 29 	call	0x520a	; 0x520a <nrk_time_compact_nanos>
}
    2e50:	08 95       	ret

00002e52 <nrk_stats_get_deep_sleep>:

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    2e52:	fc 01       	movw	r30, r24
    t->secs=_nrk_stats_sleep_time.secs;
    2e54:	20 91 4c 07 	lds	r18, 0x074C
    2e58:	30 91 4d 07 	lds	r19, 0x074D
    2e5c:	40 91 4e 07 	lds	r20, 0x074E
    2e60:	50 91 4f 07 	lds	r21, 0x074F
    2e64:	20 83       	st	Z, r18
    2e66:	31 83       	std	Z+1, r19	; 0x01
    2e68:	42 83       	std	Z+2, r20	; 0x02
    2e6a:	53 83       	std	Z+3, r21	; 0x03
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2e6c:	20 91 50 07 	lds	r18, 0x0750
    2e70:	30 91 51 07 	lds	r19, 0x0751
    2e74:	40 91 52 07 	lds	r20, 0x0752
    2e78:	50 91 53 07 	lds	r21, 0x0753
    2e7c:	24 83       	std	Z+4, r18	; 0x04
    2e7e:	35 83       	std	Z+5, r19	; 0x05
    2e80:	46 83       	std	Z+6, r20	; 0x06
    2e82:	57 83       	std	Z+7, r21	; 0x07
}
    2e84:	08 95       	ret

00002e86 <_nrk_stats_add_violation>:

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2e86:	e8 2f       	mov	r30, r24
    2e88:	f0 e0       	ldi	r31, 0x00	; 0
    2e8a:	9f 01       	movw	r18, r30
    2e8c:	22 0f       	add	r18, r18
    2e8e:	33 1f       	adc	r19, r19
    2e90:	a5 e0       	ldi	r26, 0x05	; 5
    2e92:	ee 0f       	add	r30, r30
    2e94:	ff 1f       	adc	r31, r31
    2e96:	aa 95       	dec	r26
    2e98:	e1 f7       	brne	.-8      	; 0x2e92 <_nrk_stats_add_violation+0xc>
    2e9a:	e2 1b       	sub	r30, r18
    2e9c:	f3 0b       	sbc	r31, r19
    2e9e:	e3 56       	subi	r30, 0x63	; 99
    2ea0:	f8 4f       	sbci	r31, 0xF8	; 248
    2ea2:	95 8d       	ldd	r25, Z+29	; 0x1d
    2ea4:	91 30       	cpi	r25, 0x01	; 1
    2ea6:	89 f1       	breq	.+98     	; 0x2f0a <_nrk_stats_add_violation+0x84>
    cur_task_stats[task_id].violations++;
    2ea8:	e8 2f       	mov	r30, r24
    2eaa:	f0 e0       	ldi	r31, 0x00	; 0
    2eac:	9f 01       	movw	r18, r30
    2eae:	22 0f       	add	r18, r18
    2eb0:	33 1f       	adc	r19, r19
    2eb2:	65 e0       	ldi	r22, 0x05	; 5
    2eb4:	ee 0f       	add	r30, r30
    2eb6:	ff 1f       	adc	r31, r31
    2eb8:	6a 95       	dec	r22
    2eba:	e1 f7       	brne	.-8      	; 0x2eb4 <_nrk_stats_add_violation+0x2e>
    2ebc:	e2 1b       	sub	r30, r18
    2ebe:	f3 0b       	sbc	r31, r19
    2ec0:	e3 56       	subi	r30, 0x63	; 99
    2ec2:	f8 4f       	sbci	r31, 0xF8	; 248
    2ec4:	94 8d       	ldd	r25, Z+28	; 0x1c
    2ec6:	9f 5f       	subi	r25, 0xFF	; 255
    2ec8:	e8 2f       	mov	r30, r24
    2eca:	f0 e0       	ldi	r31, 0x00	; 0
    2ecc:	9f 01       	movw	r18, r30
    2ece:	22 0f       	add	r18, r18
    2ed0:	33 1f       	adc	r19, r19
    2ed2:	45 e0       	ldi	r20, 0x05	; 5
    2ed4:	ee 0f       	add	r30, r30
    2ed6:	ff 1f       	adc	r31, r31
    2ed8:	4a 95       	dec	r20
    2eda:	e1 f7       	brne	.-8      	; 0x2ed4 <_nrk_stats_add_violation+0x4e>
    2edc:	e2 1b       	sub	r30, r18
    2ede:	f3 0b       	sbc	r31, r19
    2ee0:	e3 56       	subi	r30, 0x63	; 99
    2ee2:	f8 4f       	sbci	r31, 0xF8	; 248
    2ee4:	94 8f       	std	Z+28, r25	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    2ee6:	9f 3f       	cpi	r25, 0xFF	; 255
    2ee8:	81 f4       	brne	.+32     	; 0x2f0a <_nrk_stats_add_violation+0x84>
    2eea:	e8 2f       	mov	r30, r24
    2eec:	f0 e0       	ldi	r31, 0x00	; 0
    2eee:	cf 01       	movw	r24, r30
    2ef0:	88 0f       	add	r24, r24
    2ef2:	99 1f       	adc	r25, r25
    2ef4:	25 e0       	ldi	r18, 0x05	; 5
    2ef6:	ee 0f       	add	r30, r30
    2ef8:	ff 1f       	adc	r31, r31
    2efa:	2a 95       	dec	r18
    2efc:	e1 f7       	brne	.-8      	; 0x2ef6 <_nrk_stats_add_violation+0x70>
    2efe:	e8 1b       	sub	r30, r24
    2f00:	f9 0b       	sbc	r31, r25
    2f02:	e3 56       	subi	r30, 0x63	; 99
    2f04:	f8 4f       	sbci	r31, 0xF8	; 248
    2f06:	81 e0       	ldi	r24, 0x01	; 1
    2f08:	85 8f       	std	Z+29, r24	; 0x1d
    2f0a:	08 95       	ret

00002f0c <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2f0c:	e8 2f       	mov	r30, r24
    2f0e:	f0 e0       	ldi	r31, 0x00	; 0
    2f10:	9f 01       	movw	r18, r30
    2f12:	22 0f       	add	r18, r18
    2f14:	33 1f       	adc	r19, r19
    2f16:	75 e0       	ldi	r23, 0x05	; 5
    2f18:	ee 0f       	add	r30, r30
    2f1a:	ff 1f       	adc	r31, r31
    2f1c:	7a 95       	dec	r23
    2f1e:	e1 f7       	brne	.-8      	; 0x2f18 <_nrk_stats_task_start+0xc>
    2f20:	e2 1b       	sub	r30, r18
    2f22:	f3 0b       	sbc	r31, r19
    2f24:	e3 56       	subi	r30, 0x63	; 99
    2f26:	f8 4f       	sbci	r31, 0xF8	; 248
    2f28:	95 8d       	ldd	r25, Z+29	; 0x1d
    2f2a:	91 30       	cpi	r25, 0x01	; 1
    2f2c:	09 f4       	brne	.+2      	; 0x2f30 <_nrk_stats_task_start+0x24>
    2f2e:	52 c0       	rjmp	.+164    	; 0x2fd4 <_nrk_stats_task_start+0xc8>
    cur_task_stats[task_id].cur_ticks=0;
    2f30:	e8 2f       	mov	r30, r24
    2f32:	f0 e0       	ldi	r31, 0x00	; 0
    2f34:	9f 01       	movw	r18, r30
    2f36:	22 0f       	add	r18, r18
    2f38:	33 1f       	adc	r19, r19
    2f3a:	55 e0       	ldi	r21, 0x05	; 5
    2f3c:	ee 0f       	add	r30, r30
    2f3e:	ff 1f       	adc	r31, r31
    2f40:	5a 95       	dec	r21
    2f42:	e1 f7       	brne	.-8      	; 0x2f3c <_nrk_stats_task_start+0x30>
    2f44:	e2 1b       	sub	r30, r18
    2f46:	f3 0b       	sbc	r31, r19
    2f48:	e3 56       	subi	r30, 0x63	; 99
    2f4a:	f8 4f       	sbci	r31, 0xF8	; 248
    2f4c:	14 8a       	std	Z+20, r1	; 0x14
    2f4e:	15 8a       	std	Z+21, r1	; 0x15
    2f50:	16 8a       	std	Z+22, r1	; 0x16
    2f52:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    2f54:	e8 2f       	mov	r30, r24
    2f56:	f0 e0       	ldi	r31, 0x00	; 0
    2f58:	9f 01       	movw	r18, r30
    2f5a:	22 0f       	add	r18, r18
    2f5c:	33 1f       	adc	r19, r19
    2f5e:	95 e0       	ldi	r25, 0x05	; 5
    2f60:	ee 0f       	add	r30, r30
    2f62:	ff 1f       	adc	r31, r31
    2f64:	9a 95       	dec	r25
    2f66:	e1 f7       	brne	.-8      	; 0x2f60 <_nrk_stats_task_start+0x54>
    2f68:	e2 1b       	sub	r30, r18
    2f6a:	f3 0b       	sbc	r31, r19
    2f6c:	e3 56       	subi	r30, 0x63	; 99
    2f6e:	f8 4f       	sbci	r31, 0xF8	; 248
    2f70:	20 89       	ldd	r18, Z+16	; 0x10
    2f72:	31 89       	ldd	r19, Z+17	; 0x11
    2f74:	42 89       	ldd	r20, Z+18	; 0x12
    2f76:	53 89       	ldd	r21, Z+19	; 0x13
    2f78:	2f 5f       	subi	r18, 0xFF	; 255
    2f7a:	3f 4f       	sbci	r19, 0xFF	; 255
    2f7c:	4f 4f       	sbci	r20, 0xFF	; 255
    2f7e:	5f 4f       	sbci	r21, 0xFF	; 255
    2f80:	e8 2f       	mov	r30, r24
    2f82:	f0 e0       	ldi	r31, 0x00	; 0
    2f84:	bf 01       	movw	r22, r30
    2f86:	66 0f       	add	r22, r22
    2f88:	77 1f       	adc	r23, r23
    2f8a:	a5 e0       	ldi	r26, 0x05	; 5
    2f8c:	ee 0f       	add	r30, r30
    2f8e:	ff 1f       	adc	r31, r31
    2f90:	aa 95       	dec	r26
    2f92:	e1 f7       	brne	.-8      	; 0x2f8c <_nrk_stats_task_start+0x80>
    2f94:	e6 1b       	sub	r30, r22
    2f96:	f7 0b       	sbc	r31, r23
    2f98:	e3 56       	subi	r30, 0x63	; 99
    2f9a:	f8 4f       	sbci	r31, 0xF8	; 248
    2f9c:	20 8b       	std	Z+16, r18	; 0x10
    2f9e:	31 8b       	std	Z+17, r19	; 0x11
    2fa0:	42 8b       	std	Z+18, r20	; 0x12
    2fa2:	53 8b       	std	Z+19, r21	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2fa4:	2e 3f       	cpi	r18, 0xFE	; 254
    2fa6:	9f ef       	ldi	r25, 0xFF	; 255
    2fa8:	39 07       	cpc	r19, r25
    2faa:	9f ef       	ldi	r25, 0xFF	; 255
    2fac:	49 07       	cpc	r20, r25
    2fae:	9f ef       	ldi	r25, 0xFF	; 255
    2fb0:	59 07       	cpc	r21, r25
    2fb2:	81 f4       	brne	.+32     	; 0x2fd4 <_nrk_stats_task_start+0xc8>
    2fb4:	e8 2f       	mov	r30, r24
    2fb6:	f0 e0       	ldi	r31, 0x00	; 0
    2fb8:	cf 01       	movw	r24, r30
    2fba:	88 0f       	add	r24, r24
    2fbc:	99 1f       	adc	r25, r25
    2fbe:	25 e0       	ldi	r18, 0x05	; 5
    2fc0:	ee 0f       	add	r30, r30
    2fc2:	ff 1f       	adc	r31, r31
    2fc4:	2a 95       	dec	r18
    2fc6:	e1 f7       	brne	.-8      	; 0x2fc0 <_nrk_stats_task_start+0xb4>
    2fc8:	e8 1b       	sub	r30, r24
    2fca:	f9 0b       	sbc	r31, r25
    2fcc:	e3 56       	subi	r30, 0x63	; 99
    2fce:	f8 4f       	sbci	r31, 0xF8	; 248
    2fd0:	81 e0       	ldi	r24, 0x01	; 1
    2fd2:	85 8f       	std	Z+29, r24	; 0x1d
    2fd4:	08 95       	ret

00002fd6 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2fd6:	ef 92       	push	r14
    2fd8:	ff 92       	push	r15
    2fda:	cf 93       	push	r28
    2fdc:	df 93       	push	r29
    2fde:	a8 2f       	mov	r26, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2fe0:	e8 2f       	mov	r30, r24
    2fe2:	f0 e0       	ldi	r31, 0x00	; 0
    2fe4:	cf 01       	movw	r24, r30
    2fe6:	88 0f       	add	r24, r24
    2fe8:	99 1f       	adc	r25, r25
    2fea:	75 e0       	ldi	r23, 0x05	; 5
    2fec:	ee 0f       	add	r30, r30
    2fee:	ff 1f       	adc	r31, r31
    2ff0:	7a 95       	dec	r23
    2ff2:	e1 f7       	brne	.-8      	; 0x2fec <_nrk_stats_task_preempted+0x16>
    2ff4:	e8 1b       	sub	r30, r24
    2ff6:	f9 0b       	sbc	r31, r25
    2ff8:	e3 56       	subi	r30, 0x63	; 99
    2ffa:	f8 4f       	sbci	r31, 0xF8	; 248
    2ffc:	85 8d       	ldd	r24, Z+29	; 0x1d
    2ffe:	81 30       	cpi	r24, 0x01	; 1
    3000:	09 f4       	brne	.+2      	; 0x3004 <_nrk_stats_task_preempted+0x2e>
    3002:	b1 c0       	rjmp	.+354    	; 0x3166 <_nrk_stats_task_preempted+0x190>
    cur_task_stats[task_id].preempted++;
    3004:	ea 2f       	mov	r30, r26
    3006:	f0 e0       	ldi	r31, 0x00	; 0
    3008:	cf 01       	movw	r24, r30
    300a:	88 0f       	add	r24, r24
    300c:	99 1f       	adc	r25, r25
    300e:	45 e0       	ldi	r20, 0x05	; 5
    3010:	ee 0f       	add	r30, r30
    3012:	ff 1f       	adc	r31, r31
    3014:	4a 95       	dec	r20
    3016:	e1 f7       	brne	.-8      	; 0x3010 <_nrk_stats_task_preempted+0x3a>
    3018:	e8 1b       	sub	r30, r24
    301a:	f9 0b       	sbc	r31, r25
    301c:	e3 56       	subi	r30, 0x63	; 99
    301e:	f8 4f       	sbci	r31, 0xF8	; 248
    3020:	ea 2e       	mov	r14, r26
    3022:	e7 01       	movw	r28, r14
    3024:	7e 01       	movw	r14, r28
    3026:	20 e0       	ldi	r18, 0x00	; 0
    3028:	f2 2e       	mov	r15, r18
    302a:	e7 01       	movw	r28, r14
    302c:	c7 01       	movw	r24, r14
    302e:	88 0f       	add	r24, r24
    3030:	99 1f       	adc	r25, r25
    3032:	25 e0       	ldi	r18, 0x05	; 5
    3034:	cc 0f       	add	r28, r28
    3036:	dd 1f       	adc	r29, r29
    3038:	2a 95       	dec	r18
    303a:	e1 f7       	brne	.-8      	; 0x3034 <_nrk_stats_task_preempted+0x5e>
    303c:	c8 1b       	sub	r28, r24
    303e:	d9 0b       	sbc	r29, r25
    3040:	c3 56       	subi	r28, 0x63	; 99
    3042:	d8 4f       	sbci	r29, 0xF8	; 248
    3044:	28 8d       	ldd	r18, Y+24	; 0x18
    3046:	39 8d       	ldd	r19, Y+25	; 0x19
    3048:	4a 8d       	ldd	r20, Y+26	; 0x1a
    304a:	5b 8d       	ldd	r21, Y+27	; 0x1b
    304c:	2f 5f       	subi	r18, 0xFF	; 255
    304e:	3f 4f       	sbci	r19, 0xFF	; 255
    3050:	4f 4f       	sbci	r20, 0xFF	; 255
    3052:	5f 4f       	sbci	r21, 0xFF	; 255
    3054:	20 8f       	std	Z+24, r18	; 0x18
    3056:	31 8f       	std	Z+25, r19	; 0x19
    3058:	42 8f       	std	Z+26, r20	; 0x1a
    305a:	53 8f       	std	Z+27, r21	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    305c:	70 e0       	ldi	r23, 0x00	; 0
    305e:	80 e0       	ldi	r24, 0x00	; 0
    3060:	90 e0       	ldi	r25, 0x00	; 0
    3062:	ea 2f       	mov	r30, r26
    3064:	f0 e0       	ldi	r31, 0x00	; 0
    3066:	9f 01       	movw	r18, r30
    3068:	22 0f       	add	r18, r18
    306a:	33 1f       	adc	r19, r19
    306c:	55 e0       	ldi	r21, 0x05	; 5
    306e:	ee 0f       	add	r30, r30
    3070:	ff 1f       	adc	r31, r31
    3072:	5a 95       	dec	r21
    3074:	e1 f7       	brne	.-8      	; 0x306e <_nrk_stats_task_preempted+0x98>
    3076:	e2 1b       	sub	r30, r18
    3078:	f3 0b       	sbc	r31, r19
    307a:	e3 56       	subi	r30, 0x63	; 99
    307c:	f8 4f       	sbci	r31, 0xF8	; 248
    307e:	ea 2e       	mov	r14, r26
    3080:	e7 01       	movw	r28, r14
    3082:	7e 01       	movw	r14, r28
    3084:	20 e0       	ldi	r18, 0x00	; 0
    3086:	f2 2e       	mov	r15, r18
    3088:	e7 01       	movw	r28, r14
    308a:	97 01       	movw	r18, r14
    308c:	22 0f       	add	r18, r18
    308e:	33 1f       	adc	r19, r19
    3090:	b5 e0       	ldi	r27, 0x05	; 5
    3092:	cc 0f       	add	r28, r28
    3094:	dd 1f       	adc	r29, r29
    3096:	ba 95       	dec	r27
    3098:	e1 f7       	brne	.-8      	; 0x3092 <_nrk_stats_task_preempted+0xbc>
    309a:	c2 1b       	sub	r28, r18
    309c:	d3 0b       	sbc	r29, r19
    309e:	c3 56       	subi	r28, 0x63	; 99
    30a0:	d8 4f       	sbci	r29, 0xF8	; 248
    30a2:	2c 89       	ldd	r18, Y+20	; 0x14
    30a4:	3d 89       	ldd	r19, Y+21	; 0x15
    30a6:	4e 89       	ldd	r20, Y+22	; 0x16
    30a8:	5f 89       	ldd	r21, Y+23	; 0x17
    30aa:	26 0f       	add	r18, r22
    30ac:	37 1f       	adc	r19, r23
    30ae:	48 1f       	adc	r20, r24
    30b0:	59 1f       	adc	r21, r25
    30b2:	24 8b       	std	Z+20, r18	; 0x14
    30b4:	35 8b       	std	Z+21, r19	; 0x15
    30b6:	46 8b       	std	Z+22, r20	; 0x16
    30b8:	57 8b       	std	Z+23, r21	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    30ba:	ea 2f       	mov	r30, r26
    30bc:	f0 e0       	ldi	r31, 0x00	; 0
    30be:	9f 01       	movw	r18, r30
    30c0:	22 0f       	add	r18, r18
    30c2:	33 1f       	adc	r19, r19
    30c4:	45 e0       	ldi	r20, 0x05	; 5
    30c6:	ee 0f       	add	r30, r30
    30c8:	ff 1f       	adc	r31, r31
    30ca:	4a 95       	dec	r20
    30cc:	e1 f7       	brne	.-8      	; 0x30c6 <_nrk_stats_task_preempted+0xf0>
    30ce:	e2 1b       	sub	r30, r18
    30d0:	f3 0b       	sbc	r31, r19
    30d2:	e3 56       	subi	r30, 0x63	; 99
    30d4:	f8 4f       	sbci	r31, 0xF8	; 248
    30d6:	ea 2e       	mov	r14, r26
    30d8:	e7 01       	movw	r28, r14
    30da:	7e 01       	movw	r14, r28
    30dc:	20 e0       	ldi	r18, 0x00	; 0
    30de:	f2 2e       	mov	r15, r18
    30e0:	e7 01       	movw	r28, r14
    30e2:	97 01       	movw	r18, r14
    30e4:	22 0f       	add	r18, r18
    30e6:	33 1f       	adc	r19, r19
    30e8:	55 e0       	ldi	r21, 0x05	; 5
    30ea:	cc 0f       	add	r28, r28
    30ec:	dd 1f       	adc	r29, r29
    30ee:	5a 95       	dec	r21
    30f0:	e1 f7       	brne	.-8      	; 0x30ea <_nrk_stats_task_preempted+0x114>
    30f2:	c2 1b       	sub	r28, r18
    30f4:	d3 0b       	sbc	r29, r19
    30f6:	c3 56       	subi	r28, 0x63	; 99
    30f8:	d8 4f       	sbci	r29, 0xF8	; 248
    30fa:	28 81       	ld	r18, Y
    30fc:	39 81       	ldd	r19, Y+1	; 0x01
    30fe:	4a 81       	ldd	r20, Y+2	; 0x02
    3100:	5b 81       	ldd	r21, Y+3	; 0x03
    3102:	26 0f       	add	r18, r22
    3104:	37 1f       	adc	r19, r23
    3106:	48 1f       	adc	r20, r24
    3108:	59 1f       	adc	r21, r25
    310a:	20 83       	st	Z, r18
    310c:	31 83       	std	Z+1, r19	; 0x01
    310e:	42 83       	std	Z+2, r20	; 0x02
    3110:	53 83       	std	Z+3, r21	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    3112:	ea 2f       	mov	r30, r26
    3114:	f0 e0       	ldi	r31, 0x00	; 0
    3116:	cf 01       	movw	r24, r30
    3118:	88 0f       	add	r24, r24
    311a:	99 1f       	adc	r25, r25
    311c:	35 e0       	ldi	r19, 0x05	; 5
    311e:	ee 0f       	add	r30, r30
    3120:	ff 1f       	adc	r31, r31
    3122:	3a 95       	dec	r19
    3124:	e1 f7       	brne	.-8      	; 0x311e <_nrk_stats_task_preempted+0x148>
    3126:	e8 1b       	sub	r30, r24
    3128:	f9 0b       	sbc	r31, r25
    312a:	e3 56       	subi	r30, 0x63	; 99
    312c:	f8 4f       	sbci	r31, 0xF8	; 248
    312e:	20 8d       	ldd	r18, Z+24	; 0x18
    3130:	31 8d       	ldd	r19, Z+25	; 0x19
    3132:	42 8d       	ldd	r20, Z+26	; 0x1a
    3134:	53 8d       	ldd	r21, Z+27	; 0x1b
    3136:	2e 3f       	cpi	r18, 0xFE	; 254
    3138:	8f ef       	ldi	r24, 0xFF	; 255
    313a:	38 07       	cpc	r19, r24
    313c:	8f ef       	ldi	r24, 0xFF	; 255
    313e:	48 07       	cpc	r20, r24
    3140:	8f ef       	ldi	r24, 0xFF	; 255
    3142:	58 07       	cpc	r21, r24
    3144:	81 f4       	brne	.+32     	; 0x3166 <_nrk_stats_task_preempted+0x190>
    3146:	ea 2f       	mov	r30, r26
    3148:	f0 e0       	ldi	r31, 0x00	; 0
    314a:	cf 01       	movw	r24, r30
    314c:	88 0f       	add	r24, r24
    314e:	99 1f       	adc	r25, r25
    3150:	b5 e0       	ldi	r27, 0x05	; 5
    3152:	ee 0f       	add	r30, r30
    3154:	ff 1f       	adc	r31, r31
    3156:	ba 95       	dec	r27
    3158:	e1 f7       	brne	.-8      	; 0x3152 <_nrk_stats_task_preempted+0x17c>
    315a:	e8 1b       	sub	r30, r24
    315c:	f9 0b       	sbc	r31, r25
    315e:	e3 56       	subi	r30, 0x63	; 99
    3160:	f8 4f       	sbci	r31, 0xF8	; 248
    3162:	81 e0       	ldi	r24, 0x01	; 1
    3164:	85 8f       	std	Z+29, r24	; 0x1d
}
    3166:	df 91       	pop	r29
    3168:	cf 91       	pop	r28
    316a:	ff 90       	pop	r15
    316c:	ef 90       	pop	r14
    316e:	08 95       	ret

00003170 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    3170:	ef 92       	push	r14
    3172:	ff 92       	push	r15
    3174:	cf 93       	push	r28
    3176:	df 93       	push	r29
    3178:	e8 2f       	mov	r30, r24
    if( cur_task_stats[task_id].overflow==1) return;
    317a:	a8 2f       	mov	r26, r24
    317c:	b0 e0       	ldi	r27, 0x00	; 0
    317e:	cd 01       	movw	r24, r26
    3180:	88 0f       	add	r24, r24
    3182:	99 1f       	adc	r25, r25
    3184:	75 e0       	ldi	r23, 0x05	; 5
    3186:	aa 0f       	add	r26, r26
    3188:	bb 1f       	adc	r27, r27
    318a:	7a 95       	dec	r23
    318c:	e1 f7       	brne	.-8      	; 0x3186 <_nrk_stats_task_suspend+0x16>
    318e:	a8 1b       	sub	r26, r24
    3190:	b9 0b       	sbc	r27, r25
    3192:	a3 56       	subi	r26, 0x63	; 99
    3194:	b8 4f       	sbci	r27, 0xF8	; 248
    3196:	5d 96       	adiw	r26, 0x1d	; 29
    3198:	8c 91       	ld	r24, X
    319a:	5d 97       	sbiw	r26, 0x1d	; 29
    319c:	81 30       	cpi	r24, 0x01	; 1
    319e:	09 f4       	brne	.+2      	; 0x31a2 <_nrk_stats_task_suspend+0x32>
    31a0:	fa c0       	rjmp	.+500    	; 0x3396 <_nrk_stats_task_suspend+0x226>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    31a2:	70 e0       	ldi	r23, 0x00	; 0
    31a4:	80 e0       	ldi	r24, 0x00	; 0
    31a6:	90 e0       	ldi	r25, 0x00	; 0
    31a8:	ae 2f       	mov	r26, r30
    31aa:	b0 e0       	ldi	r27, 0x00	; 0
    31ac:	9d 01       	movw	r18, r26
    31ae:	22 0f       	add	r18, r18
    31b0:	33 1f       	adc	r19, r19
    31b2:	45 e0       	ldi	r20, 0x05	; 5
    31b4:	aa 0f       	add	r26, r26
    31b6:	bb 1f       	adc	r27, r27
    31b8:	4a 95       	dec	r20
    31ba:	e1 f7       	brne	.-8      	; 0x31b4 <_nrk_stats_task_suspend+0x44>
    31bc:	a2 1b       	sub	r26, r18
    31be:	b3 0b       	sbc	r27, r19
    31c0:	a3 56       	subi	r26, 0x63	; 99
    31c2:	b8 4f       	sbci	r27, 0xF8	; 248
    31c4:	ee 2e       	mov	r14, r30
    31c6:	e7 01       	movw	r28, r14
    31c8:	7e 01       	movw	r14, r28
    31ca:	20 e0       	ldi	r18, 0x00	; 0
    31cc:	f2 2e       	mov	r15, r18
    31ce:	e7 01       	movw	r28, r14
    31d0:	97 01       	movw	r18, r14
    31d2:	22 0f       	add	r18, r18
    31d4:	33 1f       	adc	r19, r19
    31d6:	55 e0       	ldi	r21, 0x05	; 5
    31d8:	cc 0f       	add	r28, r28
    31da:	dd 1f       	adc	r29, r29
    31dc:	5a 95       	dec	r21
    31de:	e1 f7       	brne	.-8      	; 0x31d8 <_nrk_stats_task_suspend+0x68>
    31e0:	c2 1b       	sub	r28, r18
    31e2:	d3 0b       	sbc	r29, r19
    31e4:	c3 56       	subi	r28, 0x63	; 99
    31e6:	d8 4f       	sbci	r29, 0xF8	; 248
    31e8:	2c 89       	ldd	r18, Y+20	; 0x14
    31ea:	3d 89       	ldd	r19, Y+21	; 0x15
    31ec:	4e 89       	ldd	r20, Y+22	; 0x16
    31ee:	5f 89       	ldd	r21, Y+23	; 0x17
    31f0:	26 0f       	add	r18, r22
    31f2:	37 1f       	adc	r19, r23
    31f4:	48 1f       	adc	r20, r24
    31f6:	59 1f       	adc	r21, r25
    31f8:	1c 96       	adiw	r26, 0x0c	; 12
    31fa:	2d 93       	st	X+, r18
    31fc:	3d 93       	st	X+, r19
    31fe:	4d 93       	st	X+, r20
    3200:	5c 93       	st	X, r21
    3202:	1f 97       	sbiw	r26, 0x0f	; 15
    cur_task_stats[task_id].total_ticks+=ticks;
    3204:	ae 2f       	mov	r26, r30
    3206:	b0 e0       	ldi	r27, 0x00	; 0
    3208:	9d 01       	movw	r18, r26
    320a:	22 0f       	add	r18, r18
    320c:	33 1f       	adc	r19, r19
    320e:	f5 e0       	ldi	r31, 0x05	; 5
    3210:	aa 0f       	add	r26, r26
    3212:	bb 1f       	adc	r27, r27
    3214:	fa 95       	dec	r31
    3216:	e1 f7       	brne	.-8      	; 0x3210 <_nrk_stats_task_suspend+0xa0>
    3218:	a2 1b       	sub	r26, r18
    321a:	b3 0b       	sbc	r27, r19
    321c:	a3 56       	subi	r26, 0x63	; 99
    321e:	b8 4f       	sbci	r27, 0xF8	; 248
    3220:	ee 2e       	mov	r14, r30
    3222:	e7 01       	movw	r28, r14
    3224:	7e 01       	movw	r14, r28
    3226:	20 e0       	ldi	r18, 0x00	; 0
    3228:	f2 2e       	mov	r15, r18
    322a:	e7 01       	movw	r28, r14
    322c:	97 01       	movw	r18, r14
    322e:	22 0f       	add	r18, r18
    3230:	33 1f       	adc	r19, r19
    3232:	45 e0       	ldi	r20, 0x05	; 5
    3234:	cc 0f       	add	r28, r28
    3236:	dd 1f       	adc	r29, r29
    3238:	4a 95       	dec	r20
    323a:	e1 f7       	brne	.-8      	; 0x3234 <_nrk_stats_task_suspend+0xc4>
    323c:	c2 1b       	sub	r28, r18
    323e:	d3 0b       	sbc	r29, r19
    3240:	c3 56       	subi	r28, 0x63	; 99
    3242:	d8 4f       	sbci	r29, 0xF8	; 248
    3244:	28 81       	ld	r18, Y
    3246:	39 81       	ldd	r19, Y+1	; 0x01
    3248:	4a 81       	ldd	r20, Y+2	; 0x02
    324a:	5b 81       	ldd	r21, Y+3	; 0x03
    324c:	26 0f       	add	r18, r22
    324e:	37 1f       	adc	r19, r23
    3250:	48 1f       	adc	r20, r24
    3252:	59 1f       	adc	r21, r25
    3254:	2d 93       	st	X+, r18
    3256:	3d 93       	st	X+, r19
    3258:	4d 93       	st	X+, r20
    325a:	5c 93       	st	X, r21
    325c:	13 97       	sbiw	r26, 0x03	; 3

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    325e:	ae 2f       	mov	r26, r30
    3260:	b0 e0       	ldi	r27, 0x00	; 0
    3262:	cd 01       	movw	r24, r26
    3264:	88 0f       	add	r24, r24
    3266:	99 1f       	adc	r25, r25
    3268:	f5 e0       	ldi	r31, 0x05	; 5
    326a:	aa 0f       	add	r26, r26
    326c:	bb 1f       	adc	r27, r27
    326e:	fa 95       	dec	r31
    3270:	e1 f7       	brne	.-8      	; 0x326a <_nrk_stats_task_suspend+0xfa>
    3272:	a8 1b       	sub	r26, r24
    3274:	b9 0b       	sbc	r27, r25
    3276:	a3 56       	subi	r26, 0x63	; 99
    3278:	b8 4f       	sbci	r27, 0xF8	; 248
    327a:	14 96       	adiw	r26, 0x04	; 4
    327c:	2d 91       	ld	r18, X+
    327e:	3d 91       	ld	r19, X+
    3280:	4d 91       	ld	r20, X+
    3282:	5c 91       	ld	r21, X
    3284:	17 97       	sbiw	r26, 0x07	; 7
    3286:	21 15       	cp	r18, r1
    3288:	31 05       	cpc	r19, r1
    328a:	41 05       	cpc	r20, r1
    328c:	51 05       	cpc	r21, r1
    328e:	c9 f0       	breq	.+50     	; 0x32c2 <_nrk_stats_task_suspend+0x152>
    3290:	ae 2f       	mov	r26, r30
    3292:	b0 e0       	ldi	r27, 0x00	; 0
    3294:	cd 01       	movw	r24, r26
    3296:	88 0f       	add	r24, r24
    3298:	99 1f       	adc	r25, r25
    329a:	65 e0       	ldi	r22, 0x05	; 5
    329c:	aa 0f       	add	r26, r26
    329e:	bb 1f       	adc	r27, r27
    32a0:	6a 95       	dec	r22
    32a2:	e1 f7       	brne	.-8      	; 0x329c <_nrk_stats_task_suspend+0x12c>
    32a4:	a8 1b       	sub	r26, r24
    32a6:	b9 0b       	sbc	r27, r25
    32a8:	a3 56       	subi	r26, 0x63	; 99
    32aa:	b8 4f       	sbci	r27, 0xF8	; 248
    32ac:	1c 96       	adiw	r26, 0x0c	; 12
    32ae:	8d 91       	ld	r24, X+
    32b0:	9d 91       	ld	r25, X+
    32b2:	0d 90       	ld	r0, X+
    32b4:	bc 91       	ld	r27, X
    32b6:	a0 2d       	mov	r26, r0
    32b8:	82 17       	cp	r24, r18
    32ba:	93 07       	cpc	r25, r19
    32bc:	a4 07       	cpc	r26, r20
    32be:	b5 07       	cpc	r27, r21
    32c0:	50 f5       	brcc	.+84     	; 0x3316 <_nrk_stats_task_suspend+0x1a6>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    32c2:	8e 2f       	mov	r24, r30
    32c4:	ec 01       	movw	r28, r24
    32c6:	7e 01       	movw	r14, r28
    32c8:	20 e0       	ldi	r18, 0x00	; 0
    32ca:	f2 2e       	mov	r15, r18
    32cc:	e7 01       	movw	r28, r14
    32ce:	c7 01       	movw	r24, r14
    32d0:	88 0f       	add	r24, r24
    32d2:	99 1f       	adc	r25, r25
    32d4:	45 e0       	ldi	r20, 0x05	; 5
    32d6:	cc 0f       	add	r28, r28
    32d8:	dd 1f       	adc	r29, r29
    32da:	4a 95       	dec	r20
    32dc:	e1 f7       	brne	.-8      	; 0x32d6 <_nrk_stats_task_suspend+0x166>
    32de:	c8 1b       	sub	r28, r24
    32e0:	d9 0b       	sbc	r29, r25
    32e2:	c3 56       	subi	r28, 0x63	; 99
    32e4:	d8 4f       	sbci	r29, 0xF8	; 248
    32e6:	ae 2f       	mov	r26, r30
    32e8:	b0 e0       	ldi	r27, 0x00	; 0
    32ea:	cd 01       	movw	r24, r26
    32ec:	88 0f       	add	r24, r24
    32ee:	99 1f       	adc	r25, r25
    32f0:	25 e0       	ldi	r18, 0x05	; 5
    32f2:	aa 0f       	add	r26, r26
    32f4:	bb 1f       	adc	r27, r27
    32f6:	2a 95       	dec	r18
    32f8:	e1 f7       	brne	.-8      	; 0x32f2 <_nrk_stats_task_suspend+0x182>
    32fa:	a8 1b       	sub	r26, r24
    32fc:	b9 0b       	sbc	r27, r25
    32fe:	a3 56       	subi	r26, 0x63	; 99
    3300:	b8 4f       	sbci	r27, 0xF8	; 248
    3302:	1c 96       	adiw	r26, 0x0c	; 12
    3304:	8d 91       	ld	r24, X+
    3306:	9d 91       	ld	r25, X+
    3308:	0d 90       	ld	r0, X+
    330a:	bc 91       	ld	r27, X
    330c:	a0 2d       	mov	r26, r0
    330e:	8c 83       	std	Y+4, r24	; 0x04
    3310:	9d 83       	std	Y+5, r25	; 0x05
    3312:	ae 83       	std	Y+6, r26	; 0x06
    3314:	bf 83       	std	Y+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    3316:	ae 2f       	mov	r26, r30
    3318:	b0 e0       	ldi	r27, 0x00	; 0
    331a:	cd 01       	movw	r24, r26
    331c:	88 0f       	add	r24, r24
    331e:	99 1f       	adc	r25, r25
    3320:	75 e0       	ldi	r23, 0x05	; 5
    3322:	aa 0f       	add	r26, r26
    3324:	bb 1f       	adc	r27, r27
    3326:	7a 95       	dec	r23
    3328:	e1 f7       	brne	.-8      	; 0x3322 <_nrk_stats_task_suspend+0x1b2>
    332a:	a8 1b       	sub	r26, r24
    332c:	b9 0b       	sbc	r27, r25
    332e:	a3 56       	subi	r26, 0x63	; 99
    3330:	b8 4f       	sbci	r27, 0xF8	; 248
    3332:	1c 96       	adiw	r26, 0x0c	; 12
    3334:	2d 91       	ld	r18, X+
    3336:	3d 91       	ld	r19, X+
    3338:	4d 91       	ld	r20, X+
    333a:	5c 91       	ld	r21, X
    333c:	1f 97       	sbiw	r26, 0x0f	; 15
    333e:	ae 2f       	mov	r26, r30
    3340:	b0 e0       	ldi	r27, 0x00	; 0
    3342:	cd 01       	movw	r24, r26
    3344:	88 0f       	add	r24, r24
    3346:	99 1f       	adc	r25, r25
    3348:	f5 e0       	ldi	r31, 0x05	; 5
    334a:	aa 0f       	add	r26, r26
    334c:	bb 1f       	adc	r27, r27
    334e:	fa 95       	dec	r31
    3350:	e1 f7       	brne	.-8      	; 0x334a <_nrk_stats_task_suspend+0x1da>
    3352:	a8 1b       	sub	r26, r24
    3354:	b9 0b       	sbc	r27, r25
    3356:	a3 56       	subi	r26, 0x63	; 99
    3358:	b8 4f       	sbci	r27, 0xF8	; 248
    335a:	18 96       	adiw	r26, 0x08	; 8
    335c:	6d 91       	ld	r22, X+
    335e:	7d 91       	ld	r23, X+
    3360:	8d 91       	ld	r24, X+
    3362:	9c 91       	ld	r25, X
    3364:	1b 97       	sbiw	r26, 0x0b	; 11
    3366:	62 17       	cp	r22, r18
    3368:	73 07       	cpc	r23, r19
    336a:	84 07       	cpc	r24, r20
    336c:	95 07       	cpc	r25, r21
    336e:	98 f4       	brcc	.+38     	; 0x3396 <_nrk_stats_task_suspend+0x226>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3370:	8e 2f       	mov	r24, r30
    3372:	90 e0       	ldi	r25, 0x00	; 0
    3374:	bc 01       	movw	r22, r24
    3376:	66 0f       	add	r22, r22
    3378:	77 1f       	adc	r23, r23
    337a:	fc 01       	movw	r30, r24
    337c:	85 e0       	ldi	r24, 0x05	; 5
    337e:	ee 0f       	add	r30, r30
    3380:	ff 1f       	adc	r31, r31
    3382:	8a 95       	dec	r24
    3384:	e1 f7       	brne	.-8      	; 0x337e <_nrk_stats_task_suspend+0x20e>
    3386:	e6 1b       	sub	r30, r22
    3388:	f7 0b       	sbc	r31, r23
    338a:	e3 56       	subi	r30, 0x63	; 99
    338c:	f8 4f       	sbci	r31, 0xF8	; 248
    338e:	20 87       	std	Z+8, r18	; 0x08
    3390:	31 87       	std	Z+9, r19	; 0x09
    3392:	42 87       	std	Z+10, r20	; 0x0a
    3394:	53 87       	std	Z+11, r21	; 0x0b

}
    3396:	df 91       	pop	r29
    3398:	cf 91       	pop	r28
    339a:	ff 90       	pop	r15
    339c:	ef 90       	pop	r14
    339e:	08 95       	ret

000033a0 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    33a0:	8f 92       	push	r8
    33a2:	9f 92       	push	r9
    33a4:	af 92       	push	r10
    33a6:	bf 92       	push	r11
    33a8:	cf 92       	push	r12
    33aa:	df 92       	push	r13
    33ac:	ef 92       	push	r14
    33ae:	ff 92       	push	r15
    33b0:	1f 93       	push	r17
    33b2:	df 93       	push	r29
    33b4:	cf 93       	push	r28
    33b6:	cd b7       	in	r28, 0x3d	; 61
    33b8:	de b7       	in	r29, 0x3e	; 62
    33ba:	60 97       	sbiw	r28, 0x10	; 16
    33bc:	0f b6       	in	r0, 0x3f	; 63
    33be:	f8 94       	cli
    33c0:	de bf       	out	0x3e, r29	; 62
    33c2:	0f be       	out	0x3f, r0	; 63
    33c4:	cd bf       	out	0x3d, r28	; 61
    33c6:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    33c8:	8f e6       	ldi	r24, 0x6F	; 111
    33ca:	92 e0       	ldi	r25, 0x02	; 2
    33cc:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    printf( "%d",pid );
    33d0:	00 d0       	rcall	.+0      	; 0x33d2 <nrk_stats_display_pid+0x32>
    33d2:	00 d0       	rcall	.+0      	; 0x33d4 <nrk_stats_display_pid+0x34>
    33d4:	ed b7       	in	r30, 0x3d	; 61
    33d6:	fe b7       	in	r31, 0x3e	; 62
    33d8:	31 96       	adiw	r30, 0x01	; 1
    33da:	81 e6       	ldi	r24, 0x61	; 97
    33dc:	91 e0       	ldi	r25, 0x01	; 1
    33de:	ad b7       	in	r26, 0x3d	; 61
    33e0:	be b7       	in	r27, 0x3e	; 62
    33e2:	12 96       	adiw	r26, 0x02	; 2
    33e4:	9c 93       	st	X, r25
    33e6:	8e 93       	st	-X, r24
    33e8:	11 97       	sbiw	r26, 0x01	; 1
    33ea:	12 83       	std	Z+2, r17	; 0x02
    33ec:	13 82       	std	Z+3, r1	; 0x03
    33ee:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    33f2:	0f 90       	pop	r0
    33f4:	0f 90       	pop	r0
    33f6:	0f 90       	pop	r0
    33f8:	0f 90       	pop	r0
    33fa:	11 23       	and	r17, r17
    33fc:	09 f0       	breq	.+2      	; 0x3400 <nrk_stats_display_pid+0x60>
    33fe:	85 c0       	rjmp	.+266    	; 0x350a <nrk_stats_display_pid+0x16a>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    3400:	84 e5       	ldi	r24, 0x54	; 84
    3402:	92 e0       	ldi	r25, 0x02	; 2
    3404:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
        nrk_time_get(&t);
    3408:	ce 01       	movw	r24, r28
    340a:	01 96       	adiw	r24, 0x01	; 1
    340c:	0e 94 18 28 	call	0x5030	; 0x5030 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3410:	ed b7       	in	r30, 0x3d	; 61
    3412:	fe b7       	in	r31, 0x3e	; 62
    3414:	3a 97       	sbiw	r30, 0x0a	; 10
    3416:	0f b6       	in	r0, 0x3f	; 63
    3418:	f8 94       	cli
    341a:	fe bf       	out	0x3e, r31	; 62
    341c:	0f be       	out	0x3f, r0	; 63
    341e:	ed bf       	out	0x3d, r30	; 61
    3420:	8d b6       	in	r8, 0x3d	; 61
    3422:	9e b6       	in	r9, 0x3e	; 62
    3424:	08 94       	sec
    3426:	81 1c       	adc	r8, r1
    3428:	91 1c       	adc	r9, r1
    342a:	34 e6       	ldi	r19, 0x64	; 100
    342c:	a3 2e       	mov	r10, r19
    342e:	31 e0       	ldi	r19, 0x01	; 1
    3430:	b3 2e       	mov	r11, r19
    3432:	b2 82       	std	Z+2, r11	; 0x02
    3434:	a1 82       	std	Z+1, r10	; 0x01
    3436:	89 81       	ldd	r24, Y+1	; 0x01
    3438:	9a 81       	ldd	r25, Y+2	; 0x02
    343a:	ab 81       	ldd	r26, Y+3	; 0x03
    343c:	bc 81       	ldd	r27, Y+4	; 0x04
    343e:	f4 01       	movw	r30, r8
    3440:	82 83       	std	Z+2, r24	; 0x02
    3442:	93 83       	std	Z+3, r25	; 0x03
    3444:	a4 83       	std	Z+4, r26	; 0x04
    3446:	b5 83       	std	Z+5, r27	; 0x05
    3448:	6d 81       	ldd	r22, Y+5	; 0x05
    344a:	7e 81       	ldd	r23, Y+6	; 0x06
    344c:	8f 81       	ldd	r24, Y+7	; 0x07
    344e:	98 85       	ldd	r25, Y+8	; 0x08
    3450:	20 e4       	ldi	r18, 0x40	; 64
    3452:	c2 2e       	mov	r12, r18
    3454:	22 e4       	ldi	r18, 0x42	; 66
    3456:	d2 2e       	mov	r13, r18
    3458:	2f e0       	ldi	r18, 0x0F	; 15
    345a:	e2 2e       	mov	r14, r18
    345c:	f1 2c       	mov	r15, r1
    345e:	a7 01       	movw	r20, r14
    3460:	96 01       	movw	r18, r12
    3462:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    3466:	d4 01       	movw	r26, r8
    3468:	16 96       	adiw	r26, 0x06	; 6
    346a:	2d 93       	st	X+, r18
    346c:	3d 93       	st	X+, r19
    346e:	4d 93       	st	X+, r20
    3470:	5c 93       	st	X, r21
    3472:	19 97       	sbiw	r26, 0x09	; 9
    3474:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    3478:	ed b7       	in	r30, 0x3d	; 61
    347a:	fe b7       	in	r31, 0x3e	; 62
    347c:	3a 96       	adiw	r30, 0x0a	; 10
    347e:	0f b6       	in	r0, 0x3f	; 63
    3480:	f8 94       	cli
    3482:	fe bf       	out	0x3e, r31	; 62
    3484:	0f be       	out	0x3f, r0	; 63
    3486:	ed bf       	out	0x3d, r30	; 61
    3488:	83 e3       	ldi	r24, 0x33	; 51
    348a:	92 e0       	ldi	r25, 0x02	; 2
    348c:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    3490:	8d b7       	in	r24, 0x3d	; 61
    3492:	9e b7       	in	r25, 0x3e	; 62
    3494:	0a 97       	sbiw	r24, 0x0a	; 10
    3496:	0f b6       	in	r0, 0x3f	; 63
    3498:	f8 94       	cli
    349a:	9e bf       	out	0x3e, r25	; 62
    349c:	0f be       	out	0x3f, r0	; 63
    349e:	8d bf       	out	0x3d, r24	; 61
    34a0:	8d b6       	in	r8, 0x3d	; 61
    34a2:	9e b6       	in	r9, 0x3e	; 62
    34a4:	08 94       	sec
    34a6:	81 1c       	adc	r8, r1
    34a8:	91 1c       	adc	r9, r1
    34aa:	ad b7       	in	r26, 0x3d	; 61
    34ac:	be b7       	in	r27, 0x3e	; 62
    34ae:	12 96       	adiw	r26, 0x02	; 2
    34b0:	bc 92       	st	X, r11
    34b2:	ae 92       	st	-X, r10
    34b4:	11 97       	sbiw	r26, 0x01	; 1
    34b6:	80 91 4c 07 	lds	r24, 0x074C
    34ba:	90 91 4d 07 	lds	r25, 0x074D
    34be:	a0 91 4e 07 	lds	r26, 0x074E
    34c2:	b0 91 4f 07 	lds	r27, 0x074F
    34c6:	f4 01       	movw	r30, r8
    34c8:	82 83       	std	Z+2, r24	; 0x02
    34ca:	93 83       	std	Z+3, r25	; 0x03
    34cc:	a4 83       	std	Z+4, r26	; 0x04
    34ce:	b5 83       	std	Z+5, r27	; 0x05
    34d0:	60 91 50 07 	lds	r22, 0x0750
    34d4:	70 91 51 07 	lds	r23, 0x0751
    34d8:	80 91 52 07 	lds	r24, 0x0752
    34dc:	90 91 53 07 	lds	r25, 0x0753
    34e0:	a7 01       	movw	r20, r14
    34e2:	96 01       	movw	r18, r12
    34e4:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    34e8:	d4 01       	movw	r26, r8
    34ea:	16 96       	adiw	r26, 0x06	; 6
    34ec:	2d 93       	st	X+, r18
    34ee:	3d 93       	st	X+, r19
    34f0:	4d 93       	st	X+, r20
    34f2:	5c 93       	st	X, r21
    34f4:	19 97       	sbiw	r26, 0x09	; 9
    34f6:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    34fa:	ed b7       	in	r30, 0x3d	; 61
    34fc:	fe b7       	in	r31, 0x3e	; 62
    34fe:	3a 96       	adiw	r30, 0x0a	; 10
    3500:	0f b6       	in	r0, 0x3f	; 63
    3502:	f8 94       	cli
    3504:	fe bf       	out	0x3e, r31	; 62
    3506:	0f be       	out	0x3f, r0	; 63
    3508:	ed bf       	out	0x3d, r30	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    350a:	82 e2       	ldi	r24, 0x22	; 34
    350c:	92 e0       	ldi	r25, 0x02	; 2
    350e:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3512:	e1 2f       	mov	r30, r17
    3514:	f0 e0       	ldi	r31, 0x00	; 0
    3516:	cf 01       	movw	r24, r30
    3518:	88 0f       	add	r24, r24
    351a:	99 1f       	adc	r25, r25
    351c:	a5 e0       	ldi	r26, 0x05	; 5
    351e:	ee 0f       	add	r30, r30
    3520:	ff 1f       	adc	r31, r31
    3522:	aa 95       	dec	r26
    3524:	e1 f7       	brne	.-8      	; 0x351e <nrk_stats_display_pid+0x17e>
    3526:	e8 1b       	sub	r30, r24
    3528:	f9 0b       	sbc	r31, r25
    352a:	e3 56       	subi	r30, 0x63	; 99
    352c:	f8 4f       	sbci	r31, 0xF8	; 248
    352e:	60 81       	ld	r22, Z
    3530:	71 81       	ldd	r23, Z+1	; 0x01
    3532:	82 81       	ldd	r24, Z+2	; 0x02
    3534:	93 81       	ldd	r25, Z+3	; 0x03
    3536:	0e 94 23 2a 	call	0x5446	; 0x5446 <_nrk_ticks_to_time>
    353a:	29 87       	std	Y+9, r18	; 0x09
    353c:	3a 87       	std	Y+10, r19	; 0x0a
    353e:	4b 87       	std	Y+11, r20	; 0x0b
    3540:	5c 87       	std	Y+12, r21	; 0x0c
    3542:	6d 87       	std	Y+13, r22	; 0x0d
    3544:	7e 87       	std	Y+14, r23	; 0x0e
    3546:	8f 87       	std	Y+15, r24	; 0x0f
    3548:	98 8b       	std	Y+16, r25	; 0x10
    354a:	de 01       	movw	r26, r28
    354c:	11 96       	adiw	r26, 0x01	; 1
    354e:	fe 01       	movw	r30, r28
    3550:	39 96       	adiw	r30, 0x09	; 9
    3552:	88 e0       	ldi	r24, 0x08	; 8
    3554:	01 90       	ld	r0, Z+
    3556:	0d 92       	st	X+, r0
    3558:	81 50       	subi	r24, 0x01	; 1
    355a:	e1 f7       	brne	.-8      	; 0x3554 <nrk_stats_display_pid+0x1b4>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    355c:	8d b7       	in	r24, 0x3d	; 61
    355e:	9e b7       	in	r25, 0x3e	; 62
    3560:	0a 97       	sbiw	r24, 0x0a	; 10
    3562:	0f b6       	in	r0, 0x3f	; 63
    3564:	f8 94       	cli
    3566:	9e bf       	out	0x3e, r25	; 62
    3568:	0f be       	out	0x3f, r0	; 63
    356a:	8d bf       	out	0x3d, r24	; 61
    356c:	cd b6       	in	r12, 0x3d	; 61
    356e:	de b6       	in	r13, 0x3e	; 62
    3570:	08 94       	sec
    3572:	c1 1c       	adc	r12, r1
    3574:	d1 1c       	adc	r13, r1
    3576:	84 e6       	ldi	r24, 0x64	; 100
    3578:	91 e0       	ldi	r25, 0x01	; 1
    357a:	ad b7       	in	r26, 0x3d	; 61
    357c:	be b7       	in	r27, 0x3e	; 62
    357e:	12 96       	adiw	r26, 0x02	; 2
    3580:	9c 93       	st	X, r25
    3582:	8e 93       	st	-X, r24
    3584:	11 97       	sbiw	r26, 0x01	; 1
    3586:	89 81       	ldd	r24, Y+1	; 0x01
    3588:	9a 81       	ldd	r25, Y+2	; 0x02
    358a:	ab 81       	ldd	r26, Y+3	; 0x03
    358c:	bc 81       	ldd	r27, Y+4	; 0x04
    358e:	f6 01       	movw	r30, r12
    3590:	82 83       	std	Z+2, r24	; 0x02
    3592:	93 83       	std	Z+3, r25	; 0x03
    3594:	a4 83       	std	Z+4, r26	; 0x04
    3596:	b5 83       	std	Z+5, r27	; 0x05
    3598:	6d 81       	ldd	r22, Y+5	; 0x05
    359a:	7e 81       	ldd	r23, Y+6	; 0x06
    359c:	8f 81       	ldd	r24, Y+7	; 0x07
    359e:	98 85       	ldd	r25, Y+8	; 0x08
    35a0:	20 e4       	ldi	r18, 0x40	; 64
    35a2:	32 e4       	ldi	r19, 0x42	; 66
    35a4:	4f e0       	ldi	r20, 0x0F	; 15
    35a6:	50 e0       	ldi	r21, 0x00	; 0
    35a8:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    35ac:	d6 01       	movw	r26, r12
    35ae:	16 96       	adiw	r26, 0x06	; 6
    35b0:	2d 93       	st	X+, r18
    35b2:	3d 93       	st	X+, r19
    35b4:	4d 93       	st	X+, r20
    35b6:	5c 93       	st	X, r21
    35b8:	19 97       	sbiw	r26, 0x09	; 9
    35ba:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    35be:	ed b7       	in	r30, 0x3d	; 61
    35c0:	fe b7       	in	r31, 0x3e	; 62
    35c2:	3a 96       	adiw	r30, 0x0a	; 10
    35c4:	0f b6       	in	r0, 0x3f	; 63
    35c6:	f8 94       	cli
    35c8:	fe bf       	out	0x3e, r31	; 62
    35ca:	0f be       	out	0x3f, r0	; 63
    35cc:	ed bf       	out	0x3d, r30	; 61
    35ce:	87 e0       	ldi	r24, 0x07	; 7
    35d0:	92 e0       	ldi	r25, 0x02	; 2
    35d2:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    35d6:	e1 2f       	mov	r30, r17
    35d8:	f0 e0       	ldi	r31, 0x00	; 0
    35da:	cf 01       	movw	r24, r30
    35dc:	88 0f       	add	r24, r24
    35de:	99 1f       	adc	r25, r25
    35e0:	65 e0       	ldi	r22, 0x05	; 5
    35e2:	ee 0f       	add	r30, r30
    35e4:	ff 1f       	adc	r31, r31
    35e6:	6a 95       	dec	r22
    35e8:	e1 f7       	brne	.-8      	; 0x35e2 <nrk_stats_display_pid+0x242>
    35ea:	e8 1b       	sub	r30, r24
    35ec:	f9 0b       	sbc	r31, r25
    35ee:	e3 56       	subi	r30, 0x63	; 99
    35f0:	f8 4f       	sbci	r31, 0xF8	; 248
    35f2:	64 81       	ldd	r22, Z+4	; 0x04
    35f4:	75 81       	ldd	r23, Z+5	; 0x05
    35f6:	86 81       	ldd	r24, Z+6	; 0x06
    35f8:	97 81       	ldd	r25, Z+7	; 0x07
    35fa:	0e 94 23 2a 	call	0x5446	; 0x5446 <_nrk_ticks_to_time>
    35fe:	29 87       	std	Y+9, r18	; 0x09
    3600:	3a 87       	std	Y+10, r19	; 0x0a
    3602:	4b 87       	std	Y+11, r20	; 0x0b
    3604:	5c 87       	std	Y+12, r21	; 0x0c
    3606:	6d 87       	std	Y+13, r22	; 0x0d
    3608:	7e 87       	std	Y+14, r23	; 0x0e
    360a:	8f 87       	std	Y+15, r24	; 0x0f
    360c:	98 8b       	std	Y+16, r25	; 0x10
    360e:	de 01       	movw	r26, r28
    3610:	11 96       	adiw	r26, 0x01	; 1
    3612:	fe 01       	movw	r30, r28
    3614:	39 96       	adiw	r30, 0x09	; 9
    3616:	88 e0       	ldi	r24, 0x08	; 8
    3618:	01 90       	ld	r0, Z+
    361a:	0d 92       	st	X+, r0
    361c:	81 50       	subi	r24, 0x01	; 1
    361e:	e1 f7       	brne	.-8      	; 0x3618 <nrk_stats_display_pid+0x278>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3620:	8d b7       	in	r24, 0x3d	; 61
    3622:	9e b7       	in	r25, 0x3e	; 62
    3624:	0a 97       	sbiw	r24, 0x0a	; 10
    3626:	0f b6       	in	r0, 0x3f	; 63
    3628:	f8 94       	cli
    362a:	9e bf       	out	0x3e, r25	; 62
    362c:	0f be       	out	0x3f, r0	; 63
    362e:	8d bf       	out	0x3d, r24	; 61
    3630:	cd b6       	in	r12, 0x3d	; 61
    3632:	de b6       	in	r13, 0x3e	; 62
    3634:	08 94       	sec
    3636:	c1 1c       	adc	r12, r1
    3638:	d1 1c       	adc	r13, r1
    363a:	84 e7       	ldi	r24, 0x74	; 116
    363c:	91 e0       	ldi	r25, 0x01	; 1
    363e:	ad b7       	in	r26, 0x3d	; 61
    3640:	be b7       	in	r27, 0x3e	; 62
    3642:	12 96       	adiw	r26, 0x02	; 2
    3644:	9c 93       	st	X, r25
    3646:	8e 93       	st	-X, r24
    3648:	11 97       	sbiw	r26, 0x01	; 1
    364a:	89 81       	ldd	r24, Y+1	; 0x01
    364c:	9a 81       	ldd	r25, Y+2	; 0x02
    364e:	ab 81       	ldd	r26, Y+3	; 0x03
    3650:	bc 81       	ldd	r27, Y+4	; 0x04
    3652:	f6 01       	movw	r30, r12
    3654:	82 83       	std	Z+2, r24	; 0x02
    3656:	93 83       	std	Z+3, r25	; 0x03
    3658:	a4 83       	std	Z+4, r26	; 0x04
    365a:	b5 83       	std	Z+5, r27	; 0x05
    365c:	6d 81       	ldd	r22, Y+5	; 0x05
    365e:	7e 81       	ldd	r23, Y+6	; 0x06
    3660:	8f 81       	ldd	r24, Y+7	; 0x07
    3662:	98 85       	ldd	r25, Y+8	; 0x08
    3664:	20 e4       	ldi	r18, 0x40	; 64
    3666:	32 e4       	ldi	r19, 0x42	; 66
    3668:	4f e0       	ldi	r20, 0x0F	; 15
    366a:	50 e0       	ldi	r21, 0x00	; 0
    366c:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    3670:	d6 01       	movw	r26, r12
    3672:	16 96       	adiw	r26, 0x06	; 6
    3674:	2d 93       	st	X+, r18
    3676:	3d 93       	st	X+, r19
    3678:	4d 93       	st	X+, r20
    367a:	5c 93       	st	X, r21
    367c:	19 97       	sbiw	r26, 0x09	; 9
    367e:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    3682:	ed b7       	in	r30, 0x3d	; 61
    3684:	fe b7       	in	r31, 0x3e	; 62
    3686:	3a 96       	adiw	r30, 0x0a	; 10
    3688:	0f b6       	in	r0, 0x3f	; 63
    368a:	f8 94       	cli
    368c:	fe bf       	out	0x3e, r31	; 62
    368e:	0f be       	out	0x3f, r0	; 63
    3690:	ed bf       	out	0x3d, r30	; 61
    3692:	e1 2f       	mov	r30, r17
    3694:	f0 e0       	ldi	r31, 0x00	; 0
    3696:	cf 01       	movw	r24, r30
    3698:	88 0f       	add	r24, r24
    369a:	99 1f       	adc	r25, r25
    369c:	45 e0       	ldi	r20, 0x05	; 5
    369e:	ee 0f       	add	r30, r30
    36a0:	ff 1f       	adc	r31, r31
    36a2:	4a 95       	dec	r20
    36a4:	e1 f7       	brne	.-8      	; 0x369e <nrk_stats_display_pid+0x2fe>
    36a6:	e8 1b       	sub	r30, r24
    36a8:	f9 0b       	sbc	r31, r25
    36aa:	e3 56       	subi	r30, 0x63	; 99
    36ac:	f8 4f       	sbci	r31, 0xF8	; 248
    36ae:	64 85       	ldd	r22, Z+12	; 0x0c
    36b0:	75 85       	ldd	r23, Z+13	; 0x0d
    36b2:	86 85       	ldd	r24, Z+14	; 0x0e
    36b4:	97 85       	ldd	r25, Z+15	; 0x0f
    36b6:	0e 94 23 2a 	call	0x5446	; 0x5446 <_nrk_ticks_to_time>
    36ba:	29 87       	std	Y+9, r18	; 0x09
    36bc:	3a 87       	std	Y+10, r19	; 0x0a
    36be:	4b 87       	std	Y+11, r20	; 0x0b
    36c0:	5c 87       	std	Y+12, r21	; 0x0c
    36c2:	6d 87       	std	Y+13, r22	; 0x0d
    36c4:	7e 87       	std	Y+14, r23	; 0x0e
    36c6:	8f 87       	std	Y+15, r24	; 0x0f
    36c8:	98 8b       	std	Y+16, r25	; 0x10
    36ca:	de 01       	movw	r26, r28
    36cc:	11 96       	adiw	r26, 0x01	; 1
    36ce:	fe 01       	movw	r30, r28
    36d0:	39 96       	adiw	r30, 0x09	; 9
    36d2:	88 e0       	ldi	r24, 0x08	; 8
    36d4:	01 90       	ld	r0, Z+
    36d6:	0d 92       	st	X+, r0
    36d8:	81 50       	subi	r24, 0x01	; 1
    36da:	e1 f7       	brne	.-8      	; 0x36d4 <nrk_stats_display_pid+0x334>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    36dc:	8d b7       	in	r24, 0x3d	; 61
    36de:	9e b7       	in	r25, 0x3e	; 62
    36e0:	0a 97       	sbiw	r24, 0x0a	; 10
    36e2:	0f b6       	in	r0, 0x3f	; 63
    36e4:	f8 94       	cli
    36e6:	9e bf       	out	0x3e, r25	; 62
    36e8:	0f be       	out	0x3f, r0	; 63
    36ea:	8d bf       	out	0x3d, r24	; 61
    36ec:	cd b6       	in	r12, 0x3d	; 61
    36ee:	de b6       	in	r13, 0x3e	; 62
    36f0:	08 94       	sec
    36f2:	c1 1c       	adc	r12, r1
    36f4:	d1 1c       	adc	r13, r1
    36f6:	84 e7       	ldi	r24, 0x74	; 116
    36f8:	91 e0       	ldi	r25, 0x01	; 1
    36fa:	ad b7       	in	r26, 0x3d	; 61
    36fc:	be b7       	in	r27, 0x3e	; 62
    36fe:	12 96       	adiw	r26, 0x02	; 2
    3700:	9c 93       	st	X, r25
    3702:	8e 93       	st	-X, r24
    3704:	11 97       	sbiw	r26, 0x01	; 1
    3706:	89 81       	ldd	r24, Y+1	; 0x01
    3708:	9a 81       	ldd	r25, Y+2	; 0x02
    370a:	ab 81       	ldd	r26, Y+3	; 0x03
    370c:	bc 81       	ldd	r27, Y+4	; 0x04
    370e:	f6 01       	movw	r30, r12
    3710:	82 83       	std	Z+2, r24	; 0x02
    3712:	93 83       	std	Z+3, r25	; 0x03
    3714:	a4 83       	std	Z+4, r26	; 0x04
    3716:	b5 83       	std	Z+5, r27	; 0x05
    3718:	6d 81       	ldd	r22, Y+5	; 0x05
    371a:	7e 81       	ldd	r23, Y+6	; 0x06
    371c:	8f 81       	ldd	r24, Y+7	; 0x07
    371e:	98 85       	ldd	r25, Y+8	; 0x08
    3720:	20 e4       	ldi	r18, 0x40	; 64
    3722:	32 e4       	ldi	r19, 0x42	; 66
    3724:	4f e0       	ldi	r20, 0x0F	; 15
    3726:	50 e0       	ldi	r21, 0x00	; 0
    3728:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    372c:	d6 01       	movw	r26, r12
    372e:	16 96       	adiw	r26, 0x06	; 6
    3730:	2d 93       	st	X+, r18
    3732:	3d 93       	st	X+, r19
    3734:	4d 93       	st	X+, r20
    3736:	5c 93       	st	X, r21
    3738:	19 97       	sbiw	r26, 0x09	; 9
    373a:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    373e:	ed b7       	in	r30, 0x3d	; 61
    3740:	fe b7       	in	r31, 0x3e	; 62
    3742:	3a 96       	adiw	r30, 0x0a	; 10
    3744:	0f b6       	in	r0, 0x3f	; 63
    3746:	f8 94       	cli
    3748:	fe bf       	out	0x3e, r31	; 62
    374a:	0f be       	out	0x3f, r0	; 63
    374c:	ed bf       	out	0x3d, r30	; 61
    374e:	e1 2f       	mov	r30, r17
    3750:	f0 e0       	ldi	r31, 0x00	; 0
    3752:	cf 01       	movw	r24, r30
    3754:	88 0f       	add	r24, r24
    3756:	99 1f       	adc	r25, r25
    3758:	25 e0       	ldi	r18, 0x05	; 5
    375a:	ee 0f       	add	r30, r30
    375c:	ff 1f       	adc	r31, r31
    375e:	2a 95       	dec	r18
    3760:	e1 f7       	brne	.-8      	; 0x375a <nrk_stats_display_pid+0x3ba>
    3762:	e8 1b       	sub	r30, r24
    3764:	f9 0b       	sbc	r31, r25
    3766:	e3 56       	subi	r30, 0x63	; 99
    3768:	f8 4f       	sbci	r31, 0xF8	; 248
    376a:	60 85       	ldd	r22, Z+8	; 0x08
    376c:	71 85       	ldd	r23, Z+9	; 0x09
    376e:	82 85       	ldd	r24, Z+10	; 0x0a
    3770:	93 85       	ldd	r25, Z+11	; 0x0b
    3772:	0e 94 23 2a 	call	0x5446	; 0x5446 <_nrk_ticks_to_time>
    3776:	29 87       	std	Y+9, r18	; 0x09
    3778:	3a 87       	std	Y+10, r19	; 0x0a
    377a:	4b 87       	std	Y+11, r20	; 0x0b
    377c:	5c 87       	std	Y+12, r21	; 0x0c
    377e:	6d 87       	std	Y+13, r22	; 0x0d
    3780:	7e 87       	std	Y+14, r23	; 0x0e
    3782:	8f 87       	std	Y+15, r24	; 0x0f
    3784:	98 8b       	std	Y+16, r25	; 0x10
    3786:	de 01       	movw	r26, r28
    3788:	11 96       	adiw	r26, 0x01	; 1
    378a:	fe 01       	movw	r30, r28
    378c:	39 96       	adiw	r30, 0x09	; 9
    378e:	88 e0       	ldi	r24, 0x08	; 8
    3790:	01 90       	ld	r0, Z+
    3792:	0d 92       	st	X+, r0
    3794:	81 50       	subi	r24, 0x01	; 1
    3796:	e1 f7       	brne	.-8      	; 0x3790 <nrk_stats_display_pid+0x3f0>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3798:	8d b7       	in	r24, 0x3d	; 61
    379a:	9e b7       	in	r25, 0x3e	; 62
    379c:	0a 97       	sbiw	r24, 0x0a	; 10
    379e:	0f b6       	in	r0, 0x3f	; 63
    37a0:	f8 94       	cli
    37a2:	9e bf       	out	0x3e, r25	; 62
    37a4:	0f be       	out	0x3f, r0	; 63
    37a6:	8d bf       	out	0x3d, r24	; 61
    37a8:	cd b6       	in	r12, 0x3d	; 61
    37aa:	de b6       	in	r13, 0x3e	; 62
    37ac:	08 94       	sec
    37ae:	c1 1c       	adc	r12, r1
    37b0:	d1 1c       	adc	r13, r1
    37b2:	84 e6       	ldi	r24, 0x64	; 100
    37b4:	91 e0       	ldi	r25, 0x01	; 1
    37b6:	ad b7       	in	r26, 0x3d	; 61
    37b8:	be b7       	in	r27, 0x3e	; 62
    37ba:	12 96       	adiw	r26, 0x02	; 2
    37bc:	9c 93       	st	X, r25
    37be:	8e 93       	st	-X, r24
    37c0:	11 97       	sbiw	r26, 0x01	; 1
    37c2:	89 81       	ldd	r24, Y+1	; 0x01
    37c4:	9a 81       	ldd	r25, Y+2	; 0x02
    37c6:	ab 81       	ldd	r26, Y+3	; 0x03
    37c8:	bc 81       	ldd	r27, Y+4	; 0x04
    37ca:	f6 01       	movw	r30, r12
    37cc:	82 83       	std	Z+2, r24	; 0x02
    37ce:	93 83       	std	Z+3, r25	; 0x03
    37d0:	a4 83       	std	Z+4, r26	; 0x04
    37d2:	b5 83       	std	Z+5, r27	; 0x05
    37d4:	6d 81       	ldd	r22, Y+5	; 0x05
    37d6:	7e 81       	ldd	r23, Y+6	; 0x06
    37d8:	8f 81       	ldd	r24, Y+7	; 0x07
    37da:	98 85       	ldd	r25, Y+8	; 0x08
    37dc:	20 e4       	ldi	r18, 0x40	; 64
    37de:	32 e4       	ldi	r19, 0x42	; 66
    37e0:	4f e0       	ldi	r20, 0x0F	; 15
    37e2:	50 e0       	ldi	r21, 0x00	; 0
    37e4:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    37e8:	d6 01       	movw	r26, r12
    37ea:	16 96       	adiw	r26, 0x06	; 6
    37ec:	2d 93       	st	X+, r18
    37ee:	3d 93       	st	X+, r19
    37f0:	4d 93       	st	X+, r20
    37f2:	5c 93       	st	X, r21
    37f4:	19 97       	sbiw	r26, 0x09	; 9
    37f6:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    37fa:	ed b7       	in	r30, 0x3d	; 61
    37fc:	fe b7       	in	r31, 0x3e	; 62
    37fe:	3a 96       	adiw	r30, 0x0a	; 10
    3800:	0f b6       	in	r0, 0x3f	; 63
    3802:	f8 94       	cli
    3804:	fe bf       	out	0x3e, r31	; 62
    3806:	0f be       	out	0x3f, r0	; 63
    3808:	ed bf       	out	0x3d, r30	; 61
    380a:	87 ef       	ldi	r24, 0xF7	; 247
    380c:	91 e0       	ldi	r25, 0x01	; 1
    380e:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3812:	00 d0       	rcall	.+0      	; 0x3814 <nrk_stats_display_pid+0x474>
    3814:	00 d0       	rcall	.+0      	; 0x3816 <nrk_stats_display_pid+0x476>
    3816:	00 d0       	rcall	.+0      	; 0x3818 <nrk_stats_display_pid+0x478>
    3818:	86 e8       	ldi	r24, 0x86	; 134
    381a:	c8 2e       	mov	r12, r24
    381c:	81 e0       	ldi	r24, 0x01	; 1
    381e:	d8 2e       	mov	r13, r24
    3820:	ad b7       	in	r26, 0x3d	; 61
    3822:	be b7       	in	r27, 0x3e	; 62
    3824:	12 96       	adiw	r26, 0x02	; 2
    3826:	dc 92       	st	X, r13
    3828:	ce 92       	st	-X, r12
    382a:	11 97       	sbiw	r26, 0x01	; 1
    382c:	e1 2f       	mov	r30, r17
    382e:	f0 e0       	ldi	r31, 0x00	; 0
    3830:	cf 01       	movw	r24, r30
    3832:	88 0f       	add	r24, r24
    3834:	99 1f       	adc	r25, r25
    3836:	a5 e0       	ldi	r26, 0x05	; 5
    3838:	ee 0f       	add	r30, r30
    383a:	ff 1f       	adc	r31, r31
    383c:	aa 95       	dec	r26
    383e:	e1 f7       	brne	.-8      	; 0x3838 <nrk_stats_display_pid+0x498>
    3840:	e8 1b       	sub	r30, r24
    3842:	f9 0b       	sbc	r31, r25
    3844:	e3 56       	subi	r30, 0x63	; 99
    3846:	f8 4f       	sbci	r31, 0xF8	; 248
    3848:	80 89       	ldd	r24, Z+16	; 0x10
    384a:	91 89       	ldd	r25, Z+17	; 0x11
    384c:	a2 89       	ldd	r26, Z+18	; 0x12
    384e:	b3 89       	ldd	r27, Z+19	; 0x13
    3850:	ed b7       	in	r30, 0x3d	; 61
    3852:	fe b7       	in	r31, 0x3e	; 62
    3854:	83 83       	std	Z+3, r24	; 0x03
    3856:	94 83       	std	Z+4, r25	; 0x04
    3858:	a5 83       	std	Z+5, r26	; 0x05
    385a:	b6 83       	std	Z+6, r27	; 0x06
    385c:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    3860:	8d b7       	in	r24, 0x3d	; 61
    3862:	9e b7       	in	r25, 0x3e	; 62
    3864:	06 96       	adiw	r24, 0x06	; 6
    3866:	0f b6       	in	r0, 0x3f	; 63
    3868:	f8 94       	cli
    386a:	9e bf       	out	0x3e, r25	; 62
    386c:	0f be       	out	0x3f, r0	; 63
    386e:	8d bf       	out	0x3d, r24	; 61
    3870:	84 ee       	ldi	r24, 0xE4	; 228
    3872:	91 e0       	ldi	r25, 0x01	; 1
    3874:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    3878:	00 d0       	rcall	.+0      	; 0x387a <nrk_stats_display_pid+0x4da>
    387a:	00 d0       	rcall	.+0      	; 0x387c <nrk_stats_display_pid+0x4dc>
    387c:	00 d0       	rcall	.+0      	; 0x387e <nrk_stats_display_pid+0x4de>
    387e:	ad b7       	in	r26, 0x3d	; 61
    3880:	be b7       	in	r27, 0x3e	; 62
    3882:	12 96       	adiw	r26, 0x02	; 2
    3884:	dc 92       	st	X, r13
    3886:	ce 92       	st	-X, r12
    3888:	11 97       	sbiw	r26, 0x01	; 1
    388a:	e1 2f       	mov	r30, r17
    388c:	f0 e0       	ldi	r31, 0x00	; 0
    388e:	cf 01       	movw	r24, r30
    3890:	88 0f       	add	r24, r24
    3892:	99 1f       	adc	r25, r25
    3894:	65 e0       	ldi	r22, 0x05	; 5
    3896:	ee 0f       	add	r30, r30
    3898:	ff 1f       	adc	r31, r31
    389a:	6a 95       	dec	r22
    389c:	e1 f7       	brne	.-8      	; 0x3896 <nrk_stats_display_pid+0x4f6>
    389e:	e8 1b       	sub	r30, r24
    38a0:	f9 0b       	sbc	r31, r25
    38a2:	e3 56       	subi	r30, 0x63	; 99
    38a4:	f8 4f       	sbci	r31, 0xF8	; 248
    38a6:	80 8d       	ldd	r24, Z+24	; 0x18
    38a8:	91 8d       	ldd	r25, Z+25	; 0x19
    38aa:	a2 8d       	ldd	r26, Z+26	; 0x1a
    38ac:	b3 8d       	ldd	r27, Z+27	; 0x1b
    38ae:	ed b7       	in	r30, 0x3d	; 61
    38b0:	fe b7       	in	r31, 0x3e	; 62
    38b2:	83 83       	std	Z+3, r24	; 0x03
    38b4:	94 83       	std	Z+4, r25	; 0x04
    38b6:	a5 83       	std	Z+5, r26	; 0x05
    38b8:	b6 83       	std	Z+6, r27	; 0x06
    38ba:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    38be:	8d b7       	in	r24, 0x3d	; 61
    38c0:	9e b7       	in	r25, 0x3e	; 62
    38c2:	06 96       	adiw	r24, 0x06	; 6
    38c4:	0f b6       	in	r0, 0x3f	; 63
    38c6:	f8 94       	cli
    38c8:	9e bf       	out	0x3e, r25	; 62
    38ca:	0f be       	out	0x3f, r0	; 63
    38cc:	8d bf       	out	0x3d, r24	; 61
    38ce:	8b ec       	ldi	r24, 0xCB	; 203
    38d0:	91 e0       	ldi	r25, 0x01	; 1
    38d2:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    38d6:	00 d0       	rcall	.+0      	; 0x38d8 <nrk_stats_display_pid+0x538>
    38d8:	00 d0       	rcall	.+0      	; 0x38da <nrk_stats_display_pid+0x53a>
    38da:	ad b7       	in	r26, 0x3d	; 61
    38dc:	be b7       	in	r27, 0x3e	; 62
    38de:	11 96       	adiw	r26, 0x01	; 1
    38e0:	5a e8       	ldi	r21, 0x8A	; 138
    38e2:	c5 2e       	mov	r12, r21
    38e4:	51 e0       	ldi	r21, 0x01	; 1
    38e6:	d5 2e       	mov	r13, r21
    38e8:	ed b7       	in	r30, 0x3d	; 61
    38ea:	fe b7       	in	r31, 0x3e	; 62
    38ec:	d2 82       	std	Z+2, r13	; 0x02
    38ee:	c1 82       	std	Z+1, r12	; 0x01
    38f0:	e1 2f       	mov	r30, r17
    38f2:	f0 e0       	ldi	r31, 0x00	; 0
    38f4:	cf 01       	movw	r24, r30
    38f6:	88 0f       	add	r24, r24
    38f8:	99 1f       	adc	r25, r25
    38fa:	35 e0       	ldi	r19, 0x05	; 5
    38fc:	ee 0f       	add	r30, r30
    38fe:	ff 1f       	adc	r31, r31
    3900:	3a 95       	dec	r19
    3902:	e1 f7       	brne	.-8      	; 0x38fc <nrk_stats_display_pid+0x55c>
    3904:	e8 1b       	sub	r30, r24
    3906:	f9 0b       	sbc	r31, r25
    3908:	e3 56       	subi	r30, 0x63	; 99
    390a:	f8 4f       	sbci	r31, 0xF8	; 248
    390c:	84 8d       	ldd	r24, Z+28	; 0x1c
    390e:	12 96       	adiw	r26, 0x02	; 2
    3910:	8c 93       	st	X, r24
    3912:	12 97       	sbiw	r26, 0x02	; 2
    3914:	13 96       	adiw	r26, 0x03	; 3
    3916:	1c 92       	st	X, r1
    3918:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    391c:	0f 90       	pop	r0
    391e:	0f 90       	pop	r0
    3920:	0f 90       	pop	r0
    3922:	0f 90       	pop	r0
    3924:	8e ea       	ldi	r24, 0xAE	; 174
    3926:	91 e0       	ldi	r25, 0x01	; 1
    3928:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    392c:	00 d0       	rcall	.+0      	; 0x392e <nrk_stats_display_pid+0x58e>
    392e:	00 d0       	rcall	.+0      	; 0x3930 <nrk_stats_display_pid+0x590>
    3930:	ad b7       	in	r26, 0x3d	; 61
    3932:	be b7       	in	r27, 0x3e	; 62
    3934:	11 96       	adiw	r26, 0x01	; 1
    3936:	ed b7       	in	r30, 0x3d	; 61
    3938:	fe b7       	in	r31, 0x3e	; 62
    393a:	d2 82       	std	Z+2, r13	; 0x02
    393c:	c1 82       	std	Z+1, r12	; 0x01
    393e:	e1 2f       	mov	r30, r17
    3940:	f0 e0       	ldi	r31, 0x00	; 0
    3942:	cf 01       	movw	r24, r30
    3944:	88 0f       	add	r24, r24
    3946:	99 1f       	adc	r25, r25
    3948:	15 e0       	ldi	r17, 0x05	; 5
    394a:	ee 0f       	add	r30, r30
    394c:	ff 1f       	adc	r31, r31
    394e:	1a 95       	dec	r17
    3950:	e1 f7       	brne	.-8      	; 0x394a <nrk_stats_display_pid+0x5aa>
    3952:	e8 1b       	sub	r30, r24
    3954:	f9 0b       	sbc	r31, r25
    3956:	e3 56       	subi	r30, 0x63	; 99
    3958:	f8 4f       	sbci	r31, 0xF8	; 248
    395a:	85 8d       	ldd	r24, Z+29	; 0x1d
    395c:	12 96       	adiw	r26, 0x02	; 2
    395e:	8c 93       	st	X, r24
    3960:	12 97       	sbiw	r26, 0x02	; 2
    3962:	13 96       	adiw	r26, 0x03	; 3
    3964:	1c 92       	st	X, r1
    3966:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    nrk_kprintf( PSTR("\r\n") );
    396a:	0f 90       	pop	r0
    396c:	0f 90       	pop	r0
    396e:	0f 90       	pop	r0
    3970:	0f 90       	pop	r0
    3972:	8b ea       	ldi	r24, 0xAB	; 171
    3974:	91 e0       	ldi	r25, 0x01	; 1
    3976:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>

}
    397a:	60 96       	adiw	r28, 0x10	; 16
    397c:	0f b6       	in	r0, 0x3f	; 63
    397e:	f8 94       	cli
    3980:	de bf       	out	0x3e, r29	; 62
    3982:	0f be       	out	0x3f, r0	; 63
    3984:	cd bf       	out	0x3d, r28	; 61
    3986:	cf 91       	pop	r28
    3988:	df 91       	pop	r29
    398a:	1f 91       	pop	r17
    398c:	ff 90       	pop	r15
    398e:	ef 90       	pop	r14
    3990:	df 90       	pop	r13
    3992:	cf 90       	pop	r12
    3994:	bf 90       	pop	r11
    3996:	af 90       	pop	r10
    3998:	9f 90       	pop	r9
    399a:	8f 90       	pop	r8
    399c:	08 95       	ret

0000399e <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    399e:	8e e8       	ldi	r24, 0x8E	; 142
    39a0:	91 e0       	ldi	r25, 0x01	; 1
    39a2:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    39a6:	80 e0       	ldi	r24, 0x00	; 0
    39a8:	0e 94 d0 19 	call	0x33a0	; 0x33a0 <nrk_stats_display_pid>
    39ac:	81 e0       	ldi	r24, 0x01	; 1
    39ae:	0e 94 d0 19 	call	0x33a0	; 0x33a0 <nrk_stats_display_pid>
    39b2:	82 e0       	ldi	r24, 0x02	; 2
    39b4:	0e 94 d0 19 	call	0x33a0	; 0x33a0 <nrk_stats_display_pid>
    39b8:	83 e0       	ldi	r24, 0x03	; 3
    39ba:	0e 94 d0 19 	call	0x33a0	; 0x33a0 <nrk_stats_display_pid>
    39be:	84 e0       	ldi	r24, 0x04	; 4
    39c0:	0e 94 d0 19 	call	0x33a0	; 0x33a0 <nrk_stats_display_pid>
}
    39c4:	08 95       	ret

000039c6 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    39c6:	fb 01       	movw	r30, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    39c8:	85 30       	cpi	r24, 0x05	; 5
    39ca:	08 f0       	brcs	.+2      	; 0x39ce <nrk_stats_get+0x8>
    39cc:	cb c0       	rjmp	.+406    	; 0x3b64 <nrk_stats_get+0x19e>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    39ce:	a8 2f       	mov	r26, r24
    39d0:	b0 e0       	ldi	r27, 0x00	; 0
    39d2:	9d 01       	movw	r18, r26
    39d4:	22 0f       	add	r18, r18
    39d6:	33 1f       	adc	r19, r19
    39d8:	55 e0       	ldi	r21, 0x05	; 5
    39da:	aa 0f       	add	r26, r26
    39dc:	bb 1f       	adc	r27, r27
    39de:	5a 95       	dec	r21
    39e0:	e1 f7       	brne	.-8      	; 0x39da <nrk_stats_get+0x14>
    39e2:	a2 1b       	sub	r26, r18
    39e4:	b3 0b       	sbc	r27, r19
    39e6:	a3 56       	subi	r26, 0x63	; 99
    39e8:	b8 4f       	sbci	r27, 0xF8	; 248
    39ea:	2d 91       	ld	r18, X+
    39ec:	3d 91       	ld	r19, X+
    39ee:	4d 91       	ld	r20, X+
    39f0:	5c 91       	ld	r21, X
    39f2:	20 83       	st	Z, r18
    39f4:	31 83       	std	Z+1, r19	; 0x01
    39f6:	42 83       	std	Z+2, r20	; 0x02
    39f8:	53 83       	std	Z+3, r21	; 0x03
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    39fa:	a8 2f       	mov	r26, r24
    39fc:	b0 e0       	ldi	r27, 0x00	; 0
    39fe:	9d 01       	movw	r18, r26
    3a00:	22 0f       	add	r18, r18
    3a02:	33 1f       	adc	r19, r19
    3a04:	95 e0       	ldi	r25, 0x05	; 5
    3a06:	aa 0f       	add	r26, r26
    3a08:	bb 1f       	adc	r27, r27
    3a0a:	9a 95       	dec	r25
    3a0c:	e1 f7       	brne	.-8      	; 0x3a06 <nrk_stats_get+0x40>
    3a0e:	a2 1b       	sub	r26, r18
    3a10:	b3 0b       	sbc	r27, r19
    3a12:	a3 56       	subi	r26, 0x63	; 99
    3a14:	b8 4f       	sbci	r27, 0xF8	; 248
    3a16:	14 96       	adiw	r26, 0x04	; 4
    3a18:	2d 91       	ld	r18, X+
    3a1a:	3d 91       	ld	r19, X+
    3a1c:	4d 91       	ld	r20, X+
    3a1e:	5c 91       	ld	r21, X
    3a20:	17 97       	sbiw	r26, 0x07	; 7
    3a22:	24 83       	std	Z+4, r18	; 0x04
    3a24:	35 83       	std	Z+5, r19	; 0x05
    3a26:	46 83       	std	Z+6, r20	; 0x06
    3a28:	57 83       	std	Z+7, r21	; 0x07
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    3a2a:	a8 2f       	mov	r26, r24
    3a2c:	b0 e0       	ldi	r27, 0x00	; 0
    3a2e:	9d 01       	movw	r18, r26
    3a30:	22 0f       	add	r18, r18
    3a32:	33 1f       	adc	r19, r19
    3a34:	65 e0       	ldi	r22, 0x05	; 5
    3a36:	aa 0f       	add	r26, r26
    3a38:	bb 1f       	adc	r27, r27
    3a3a:	6a 95       	dec	r22
    3a3c:	e1 f7       	brne	.-8      	; 0x3a36 <nrk_stats_get+0x70>
    3a3e:	a2 1b       	sub	r26, r18
    3a40:	b3 0b       	sbc	r27, r19
    3a42:	a3 56       	subi	r26, 0x63	; 99
    3a44:	b8 4f       	sbci	r27, 0xF8	; 248
    3a46:	18 96       	adiw	r26, 0x08	; 8
    3a48:	2d 91       	ld	r18, X+
    3a4a:	3d 91       	ld	r19, X+
    3a4c:	4d 91       	ld	r20, X+
    3a4e:	5c 91       	ld	r21, X
    3a50:	1b 97       	sbiw	r26, 0x0b	; 11
    3a52:	20 87       	std	Z+8, r18	; 0x08
    3a54:	31 87       	std	Z+9, r19	; 0x09
    3a56:	42 87       	std	Z+10, r20	; 0x0a
    3a58:	53 87       	std	Z+11, r21	; 0x0b
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    3a5a:	a8 2f       	mov	r26, r24
    3a5c:	b0 e0       	ldi	r27, 0x00	; 0
    3a5e:	9d 01       	movw	r18, r26
    3a60:	22 0f       	add	r18, r18
    3a62:	33 1f       	adc	r19, r19
    3a64:	45 e0       	ldi	r20, 0x05	; 5
    3a66:	aa 0f       	add	r26, r26
    3a68:	bb 1f       	adc	r27, r27
    3a6a:	4a 95       	dec	r20
    3a6c:	e1 f7       	brne	.-8      	; 0x3a66 <nrk_stats_get+0xa0>
    3a6e:	a2 1b       	sub	r26, r18
    3a70:	b3 0b       	sbc	r27, r19
    3a72:	a3 56       	subi	r26, 0x63	; 99
    3a74:	b8 4f       	sbci	r27, 0xF8	; 248
    3a76:	1c 96       	adiw	r26, 0x0c	; 12
    3a78:	2d 91       	ld	r18, X+
    3a7a:	3d 91       	ld	r19, X+
    3a7c:	4d 91       	ld	r20, X+
    3a7e:	5c 91       	ld	r21, X
    3a80:	1f 97       	sbiw	r26, 0x0f	; 15
    3a82:	24 87       	std	Z+12, r18	; 0x0c
    3a84:	35 87       	std	Z+13, r19	; 0x0d
    3a86:	46 87       	std	Z+14, r20	; 0x0e
    3a88:	57 87       	std	Z+15, r21	; 0x0f
    t->swapped_in=cur_task_stats[pid].swapped_in;
    3a8a:	a8 2f       	mov	r26, r24
    3a8c:	b0 e0       	ldi	r27, 0x00	; 0
    3a8e:	9d 01       	movw	r18, r26
    3a90:	22 0f       	add	r18, r18
    3a92:	33 1f       	adc	r19, r19
    3a94:	75 e0       	ldi	r23, 0x05	; 5
    3a96:	aa 0f       	add	r26, r26
    3a98:	bb 1f       	adc	r27, r27
    3a9a:	7a 95       	dec	r23
    3a9c:	e1 f7       	brne	.-8      	; 0x3a96 <nrk_stats_get+0xd0>
    3a9e:	a2 1b       	sub	r26, r18
    3aa0:	b3 0b       	sbc	r27, r19
    3aa2:	a3 56       	subi	r26, 0x63	; 99
    3aa4:	b8 4f       	sbci	r27, 0xF8	; 248
    3aa6:	50 96       	adiw	r26, 0x10	; 16
    3aa8:	2d 91       	ld	r18, X+
    3aaa:	3d 91       	ld	r19, X+
    3aac:	4d 91       	ld	r20, X+
    3aae:	5c 91       	ld	r21, X
    3ab0:	53 97       	sbiw	r26, 0x13	; 19
    3ab2:	20 8b       	std	Z+16, r18	; 0x10
    3ab4:	31 8b       	std	Z+17, r19	; 0x11
    3ab6:	42 8b       	std	Z+18, r20	; 0x12
    3ab8:	53 8b       	std	Z+19, r21	; 0x13
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    3aba:	a8 2f       	mov	r26, r24
    3abc:	b0 e0       	ldi	r27, 0x00	; 0
    3abe:	9d 01       	movw	r18, r26
    3ac0:	22 0f       	add	r18, r18
    3ac2:	33 1f       	adc	r19, r19
    3ac4:	55 e0       	ldi	r21, 0x05	; 5
    3ac6:	aa 0f       	add	r26, r26
    3ac8:	bb 1f       	adc	r27, r27
    3aca:	5a 95       	dec	r21
    3acc:	e1 f7       	brne	.-8      	; 0x3ac6 <nrk_stats_get+0x100>
    3ace:	a2 1b       	sub	r26, r18
    3ad0:	b3 0b       	sbc	r27, r19
    3ad2:	a3 56       	subi	r26, 0x63	; 99
    3ad4:	b8 4f       	sbci	r27, 0xF8	; 248
    3ad6:	54 96       	adiw	r26, 0x14	; 20
    3ad8:	2d 91       	ld	r18, X+
    3ada:	3d 91       	ld	r19, X+
    3adc:	4d 91       	ld	r20, X+
    3ade:	5c 91       	ld	r21, X
    3ae0:	57 97       	sbiw	r26, 0x17	; 23
    3ae2:	24 8b       	std	Z+20, r18	; 0x14
    3ae4:	35 8b       	std	Z+21, r19	; 0x15
    3ae6:	46 8b       	std	Z+22, r20	; 0x16
    3ae8:	57 8b       	std	Z+23, r21	; 0x17
    t->preempted=cur_task_stats[pid].preempted;
    3aea:	a8 2f       	mov	r26, r24
    3aec:	b0 e0       	ldi	r27, 0x00	; 0
    3aee:	9d 01       	movw	r18, r26
    3af0:	22 0f       	add	r18, r18
    3af2:	33 1f       	adc	r19, r19
    3af4:	95 e0       	ldi	r25, 0x05	; 5
    3af6:	aa 0f       	add	r26, r26
    3af8:	bb 1f       	adc	r27, r27
    3afa:	9a 95       	dec	r25
    3afc:	e1 f7       	brne	.-8      	; 0x3af6 <nrk_stats_get+0x130>
    3afe:	a2 1b       	sub	r26, r18
    3b00:	b3 0b       	sbc	r27, r19
    3b02:	a3 56       	subi	r26, 0x63	; 99
    3b04:	b8 4f       	sbci	r27, 0xF8	; 248
    3b06:	58 96       	adiw	r26, 0x18	; 24
    3b08:	2d 91       	ld	r18, X+
    3b0a:	3d 91       	ld	r19, X+
    3b0c:	4d 91       	ld	r20, X+
    3b0e:	5c 91       	ld	r21, X
    3b10:	5b 97       	sbiw	r26, 0x1b	; 27
    3b12:	20 8f       	std	Z+24, r18	; 0x18
    3b14:	31 8f       	std	Z+25, r19	; 0x19
    3b16:	42 8f       	std	Z+26, r20	; 0x1a
    3b18:	53 8f       	std	Z+27, r21	; 0x1b
    t->violations=cur_task_stats[pid].violations;
    3b1a:	a8 2f       	mov	r26, r24
    3b1c:	b0 e0       	ldi	r27, 0x00	; 0
    3b1e:	9d 01       	movw	r18, r26
    3b20:	22 0f       	add	r18, r18
    3b22:	33 1f       	adc	r19, r19
    3b24:	65 e0       	ldi	r22, 0x05	; 5
    3b26:	aa 0f       	add	r26, r26
    3b28:	bb 1f       	adc	r27, r27
    3b2a:	6a 95       	dec	r22
    3b2c:	e1 f7       	brne	.-8      	; 0x3b26 <nrk_stats_get+0x160>
    3b2e:	a2 1b       	sub	r26, r18
    3b30:	b3 0b       	sbc	r27, r19
    3b32:	a3 56       	subi	r26, 0x63	; 99
    3b34:	b8 4f       	sbci	r27, 0xF8	; 248
    3b36:	5c 96       	adiw	r26, 0x1c	; 28
    3b38:	9c 91       	ld	r25, X
    3b3a:	94 8f       	std	Z+28, r25	; 0x1c
    t->overflow=cur_task_stats[pid].overflow;
    3b3c:	a8 2f       	mov	r26, r24
    3b3e:	b0 e0       	ldi	r27, 0x00	; 0
    3b40:	cd 01       	movw	r24, r26
    3b42:	88 0f       	add	r24, r24
    3b44:	99 1f       	adc	r25, r25
    3b46:	45 e0       	ldi	r20, 0x05	; 5
    3b48:	aa 0f       	add	r26, r26
    3b4a:	bb 1f       	adc	r27, r27
    3b4c:	4a 95       	dec	r20
    3b4e:	e1 f7       	brne	.-8      	; 0x3b48 <nrk_stats_get+0x182>
    3b50:	a8 1b       	sub	r26, r24
    3b52:	b9 0b       	sbc	r27, r25
    3b54:	a3 56       	subi	r26, 0x63	; 99
    3b56:	b8 4f       	sbci	r27, 0xF8	; 248
    3b58:	5d 96       	adiw	r26, 0x1d	; 29
    3b5a:	8c 91       	ld	r24, X
    3b5c:	5d 97       	sbiw	r26, 0x1d	; 29
    3b5e:	85 8f       	std	Z+29, r24	; 0x1d

    return NRK_OK;
    3b60:	81 e0       	ldi	r24, 0x01	; 1
    3b62:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3b64:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    3b66:	08 95       	ret

00003b68 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3b68:	e0 91 61 07 	lds	r30, 0x0761
    3b6c:	f0 91 62 07 	lds	r31, 0x0762
    3b70:	84 87       	std	Z+12, r24	; 0x0c
}
    3b72:	08 95       	ret

00003b74 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    3b74:	e0 91 61 07 	lds	r30, 0x0761
    3b78:	f0 91 62 07 	lds	r31, 0x0762
}
    3b7c:	84 85       	ldd	r24, Z+12	; 0x0c
    3b7e:	08 95       	ret

00003b80 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3b80:	ff 92       	push	r15
    3b82:	0f 93       	push	r16
    3b84:	1f 93       	push	r17
    3b86:	f8 2e       	mov	r15, r24
    3b88:	06 2f       	mov	r16, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3b8a:	80 e0       	ldi	r24, 0x00	; 0
    3b8c:	92 e0       	ldi	r25, 0x02	; 2
    3b8e:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <nrk_eeprom_read_byte>
    error_cnt++;
    3b92:	8f 5f       	subi	r24, 0xFF	; 255
    3b94:	80 93 12 03 	sts	0x0312, r24
    if(error_cnt==255) error_cnt=0;
    3b98:	8f 3f       	cpi	r24, 0xFF	; 255
    3b9a:	11 f4       	brne	.+4      	; 0x3ba0 <_nrk_log_error+0x20>
    3b9c:	10 92 12 03 	sts	0x0312, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3ba0:	20 91 12 03 	lds	r18, 0x0312
    3ba4:	16 e0       	ldi	r17, 0x06	; 6
    3ba6:	21 9f       	mul	r18, r17
    3ba8:	90 01       	movw	r18, r0
    3baa:	11 24       	eor	r1, r1
    3bac:	c9 01       	movw	r24, r18
    3bae:	8f 5f       	subi	r24, 0xFF	; 255
    3bb0:	9d 4f       	sbci	r25, 0xFD	; 253
    3bb2:	6f 2d       	mov	r22, r15
    3bb4:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    3bb8:	80 91 12 03 	lds	r24, 0x0312
    3bbc:	81 9f       	mul	r24, r17
    3bbe:	c0 01       	movw	r24, r0
    3bc0:	11 24       	eor	r1, r1
    3bc2:	8e 5f       	subi	r24, 0xFE	; 254
    3bc4:	9d 4f       	sbci	r25, 0xFD	; 253
    3bc6:	60 2f       	mov	r22, r16
    3bc8:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3bcc:	80 91 12 03 	lds	r24, 0x0312
    3bd0:	81 9f       	mul	r24, r17
    3bd2:	c0 01       	movw	r24, r0
    3bd4:	11 24       	eor	r1, r1
    3bd6:	20 91 58 07 	lds	r18, 0x0758
    3bda:	30 91 59 07 	lds	r19, 0x0759
    3bde:	40 91 5a 07 	lds	r20, 0x075A
    3be2:	50 91 5b 07 	lds	r21, 0x075B
    3be6:	25 2f       	mov	r18, r21
    3be8:	33 27       	eor	r19, r19
    3bea:	44 27       	eor	r20, r20
    3bec:	55 27       	eor	r21, r21
    3bee:	8d 5f       	subi	r24, 0xFD	; 253
    3bf0:	9d 4f       	sbci	r25, 0xFD	; 253
    3bf2:	62 2f       	mov	r22, r18
    3bf4:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3bf8:	80 91 12 03 	lds	r24, 0x0312
    3bfc:	81 9f       	mul	r24, r17
    3bfe:	c0 01       	movw	r24, r0
    3c00:	11 24       	eor	r1, r1
    3c02:	20 91 58 07 	lds	r18, 0x0758
    3c06:	30 91 59 07 	lds	r19, 0x0759
    3c0a:	40 91 5a 07 	lds	r20, 0x075A
    3c0e:	50 91 5b 07 	lds	r21, 0x075B
    3c12:	9a 01       	movw	r18, r20
    3c14:	44 27       	eor	r20, r20
    3c16:	55 27       	eor	r21, r21
    3c18:	8c 5f       	subi	r24, 0xFC	; 252
    3c1a:	9d 4f       	sbci	r25, 0xFD	; 253
    3c1c:	62 2f       	mov	r22, r18
    3c1e:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3c22:	80 91 12 03 	lds	r24, 0x0312
    3c26:	81 9f       	mul	r24, r17
    3c28:	c0 01       	movw	r24, r0
    3c2a:	11 24       	eor	r1, r1
    3c2c:	20 91 58 07 	lds	r18, 0x0758
    3c30:	30 91 59 07 	lds	r19, 0x0759
    3c34:	40 91 5a 07 	lds	r20, 0x075A
    3c38:	50 91 5b 07 	lds	r21, 0x075B
    3c3c:	23 2f       	mov	r18, r19
    3c3e:	34 2f       	mov	r19, r20
    3c40:	45 2f       	mov	r20, r21
    3c42:	55 27       	eor	r21, r21
    3c44:	8b 5f       	subi	r24, 0xFB	; 251
    3c46:	9d 4f       	sbci	r25, 0xFD	; 253
    3c48:	62 2f       	mov	r22, r18
    3c4a:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    3c4e:	80 91 12 03 	lds	r24, 0x0312
    3c52:	81 9f       	mul	r24, r17
    3c54:	c0 01       	movw	r24, r0
    3c56:	11 24       	eor	r1, r1
    3c58:	8a 5f       	subi	r24, 0xFA	; 250
    3c5a:	9d 4f       	sbci	r25, 0xFD	; 253
    3c5c:	60 91 58 07 	lds	r22, 0x0758
    3c60:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3c64:	80 e0       	ldi	r24, 0x00	; 0
    3c66:	92 e0       	ldi	r25, 0x02	; 2
    3c68:	60 91 12 03 	lds	r22, 0x0312
    3c6c:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_eeprom_write_byte>
}
    3c70:	1f 91       	pop	r17
    3c72:	0f 91       	pop	r16
    3c74:	ff 90       	pop	r15
    3c76:	08 95       	ret

00003c78 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    3c78:	20 91 2a 05 	lds	r18, 0x052A
    3c7c:	22 23       	and	r18, r18
    3c7e:	41 f0       	breq	.+16     	; 0x3c90 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    3c80:	fb 01       	movw	r30, r22
    3c82:	20 83       	st	Z, r18
    *task_id = error_task;
    3c84:	20 91 ce 03 	lds	r18, 0x03CE
    3c88:	fc 01       	movw	r30, r24
    3c8a:	20 83       	st	Z, r18
    return 1;
    3c8c:	81 e0       	ldi	r24, 0x01	; 1
    3c8e:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    3c90:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    3c92:	08 95       	ret

00003c94 <nrk_error_print>:

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    3c94:	80 91 2a 05 	lds	r24, 0x052A
    3c98:	88 23       	and	r24, r24
    3c9a:	09 f4       	brne	.+2      	; 0x3c9e <nrk_error_print+0xa>
    3c9c:	9b c0       	rjmp	.+310    	; 0x3dd4 <nrk_error_print+0x140>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3c9e:	86 ea       	ldi	r24, 0xA6	; 166
    3ca0:	94 e0       	ldi	r25, 0x04	; 4
    3ca2:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
        printf ("%d", error_task);
    3ca6:	00 d0       	rcall	.+0      	; 0x3ca8 <nrk_error_print+0x14>
    3ca8:	00 d0       	rcall	.+0      	; 0x3caa <nrk_error_print+0x16>
    3caa:	ed b7       	in	r30, 0x3d	; 61
    3cac:	fe b7       	in	r31, 0x3e	; 62
    3cae:	31 96       	adiw	r30, 0x01	; 1
    3cb0:	8d e8       	ldi	r24, 0x8D	; 141
    3cb2:	91 e0       	ldi	r25, 0x01	; 1
    3cb4:	ad b7       	in	r26, 0x3d	; 61
    3cb6:	be b7       	in	r27, 0x3e	; 62
    3cb8:	12 96       	adiw	r26, 0x02	; 2
    3cba:	9c 93       	st	X, r25
    3cbc:	8e 93       	st	-X, r24
    3cbe:	11 97       	sbiw	r26, 0x01	; 1
    3cc0:	80 91 ce 03 	lds	r24, 0x03CE
    3cc4:	82 83       	std	Z+2, r24	; 0x02
    3cc6:	13 82       	std	Z+3, r1	; 0x03
    3cc8:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
        nrk_kprintf (PSTR ("): "));
    3ccc:	0f 90       	pop	r0
    3cce:	0f 90       	pop	r0
    3cd0:	0f 90       	pop	r0
    3cd2:	0f 90       	pop	r0
    3cd4:	82 ea       	ldi	r24, 0xA2	; 162
    3cd6:	94 e0       	ldi	r25, 0x04	; 4
    3cd8:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3cdc:	80 91 2a 05 	lds	r24, 0x052A
    3ce0:	88 31       	cpi	r24, 0x18	; 24
    3ce2:	10 f0       	brcs	.+4      	; 0x3ce8 <nrk_error_print+0x54>
            error_num = NRK_UNKOWN;
    3ce4:	10 92 2a 05 	sts	0x052A, r1
        switch (error_num)
    3ce8:	80 91 2a 05 	lds	r24, 0x052A
    3cec:	90 e0       	ldi	r25, 0x00	; 0
    3cee:	01 97       	sbiw	r24, 0x01	; 1
    3cf0:	86 31       	cpi	r24, 0x16	; 22
    3cf2:	91 05       	cpc	r25, r1
    3cf4:	08 f0       	brcs	.+2      	; 0x3cf8 <nrk_error_print+0x64>
    3cf6:	4b c0       	rjmp	.+150    	; 0x3d8e <nrk_error_print+0xfa>
    3cf8:	8a 5b       	subi	r24, 0xBA	; 186
    3cfa:	9f 4f       	sbci	r25, 0xFF	; 255
    3cfc:	fc 01       	movw	r30, r24
    3cfe:	ee 0f       	add	r30, r30
    3d00:	ff 1f       	adc	r31, r31
    3d02:	05 90       	lpm	r0, Z+
    3d04:	f4 91       	lpm	r31, Z+
    3d06:	e0 2d       	mov	r30, r0
    3d08:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3d0a:	86 e6       	ldi	r24, 0x66	; 102
    3d0c:	94 e0       	ldi	r25, 0x04	; 4
    3d0e:	41 c0       	rjmp	.+130    	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3d10:	8f e3       	ldi	r24, 0x3F	; 63
    3d12:	94 e0       	ldi	r25, 0x04	; 4
    3d14:	3e c0       	rjmp	.+124    	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3d16:	8b e2       	ldi	r24, 0x2B	; 43
    3d18:	94 e0       	ldi	r25, 0x04	; 4
    3d1a:	3b c0       	rjmp	.+118    	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    3d1c:	85 e1       	ldi	r24, 0x15	; 21
    3d1e:	94 e0       	ldi	r25, 0x04	; 4
    3d20:	38 c0       	rjmp	.+112    	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3d22:	8a ef       	ldi	r24, 0xFA	; 250
    3d24:	93 e0       	ldi	r25, 0x03	; 3
    3d26:	35 c0       	rjmp	.+106    	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3d28:	84 ee       	ldi	r24, 0xE4	; 228
    3d2a:	93 e0       	ldi	r25, 0x03	; 3
    3d2c:	32 c0       	rjmp	.+100    	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3d2e:	8c ec       	ldi	r24, 0xCC	; 204
    3d30:	93 e0       	ldi	r25, 0x03	; 3
    3d32:	2f c0       	rjmp	.+94     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3d34:	89 eb       	ldi	r24, 0xB9	; 185
    3d36:	93 e0       	ldi	r25, 0x03	; 3
    3d38:	2c c0       	rjmp	.+88     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    3d3a:	86 ea       	ldi	r24, 0xA6	; 166
    3d3c:	93 e0       	ldi	r25, 0x03	; 3
    3d3e:	29 c0       	rjmp	.+82     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3d40:	88 e8       	ldi	r24, 0x88	; 136
    3d42:	93 e0       	ldi	r25, 0x03	; 3
    3d44:	26 c0       	rjmp	.+76     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3d46:	83 e6       	ldi	r24, 0x63	; 99
    3d48:	93 e0       	ldi	r25, 0x03	; 3
    3d4a:	23 c0       	rjmp	.+70     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3d4c:	87 e5       	ldi	r24, 0x57	; 87
    3d4e:	93 e0       	ldi	r25, 0x03	; 3
    3d50:	20 c0       	rjmp	.+64     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3d52:	8c e3       	ldi	r24, 0x3C	; 60
    3d54:	93 e0       	ldi	r25, 0x03	; 3
    3d56:	1d c0       	rjmp	.+58     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3d58:	8d e2       	ldi	r24, 0x2D	; 45
    3d5a:	93 e0       	ldi	r25, 0x03	; 3
    3d5c:	1a c0       	rjmp	.+52     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3d5e:	89 e1       	ldi	r24, 0x19	; 25
    3d60:	93 e0       	ldi	r25, 0x03	; 3
    3d62:	17 c0       	rjmp	.+46     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3d64:	88 e0       	ldi	r24, 0x08	; 8
    3d66:	93 e0       	ldi	r25, 0x03	; 3
    3d68:	14 c0       	rjmp	.+40     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3d6a:	84 ef       	ldi	r24, 0xF4	; 244
    3d6c:	92 e0       	ldi	r25, 0x02	; 2
    3d6e:	11 c0       	rjmp	.+34     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3d70:	84 ed       	ldi	r24, 0xD4	; 212
    3d72:	92 e0       	ldi	r25, 0x02	; 2
    3d74:	0e c0       	rjmp	.+28     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3d76:	8c eb       	ldi	r24, 0xBC	; 188
    3d78:	92 e0       	ldi	r25, 0x02	; 2
    3d7a:	0b c0       	rjmp	.+22     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3d7c:	81 ea       	ldi	r24, 0xA1	; 161
    3d7e:	92 e0       	ldi	r25, 0x02	; 2
    3d80:	08 c0       	rjmp	.+16     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3d82:	80 e9       	ldi	r24, 0x90	; 144
    3d84:	92 e0       	ldi	r25, 0x02	; 2
    3d86:	05 c0       	rjmp	.+10     	; 0x3d92 <nrk_error_print+0xfe>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3d88:	81 e8       	ldi	r24, 0x81	; 129
    3d8a:	92 e0       	ldi	r25, 0x02	; 2
    3d8c:	02 c0       	rjmp	.+4      	; 0x3d92 <nrk_error_print+0xfe>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3d8e:	8a e7       	ldi	r24, 0x7A	; 122
    3d90:	92 e0       	ldi	r25, 0x02	; 2
    3d92:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>
        }
        putchar ('\r');
    3d96:	60 91 61 08 	lds	r22, 0x0861
    3d9a:	70 91 62 08 	lds	r23, 0x0862
    3d9e:	8d e0       	ldi	r24, 0x0D	; 13
    3da0:	90 e0       	ldi	r25, 0x00	; 0
    3da2:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
        putchar ('\n');
    3da6:	60 91 61 08 	lds	r22, 0x0861
    3daa:	70 91 62 08 	lds	r23, 0x0862
    3dae:	8a e0       	ldi	r24, 0x0A	; 10
    3db0:	90 e0       	ldi	r25, 0x00	; 0
    3db2:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3db6:	80 91 2a 05 	lds	r24, 0x052A
    3dba:	80 31       	cpi	r24, 0x10	; 16
    3dbc:	49 f0       	breq	.+18     	; 0x3dd0 <nrk_error_print+0x13c>
    3dbe:	83 31       	cpi	r24, 0x13	; 19
    3dc0:	39 f0       	breq	.+14     	; 0x3dd0 <nrk_error_print+0x13c>
    3dc2:	84 31       	cpi	r24, 0x14	; 20
    3dc4:	29 f0       	breq	.+10     	; 0x3dd0 <nrk_error_print+0x13c>
        {
            nrk_watchdog_enable();
    3dc6:	0e 94 de 30 	call	0x61bc	; 0x61bc <nrk_watchdog_enable>
            nrk_int_disable();
    3dca:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    3dce:	ff cf       	rjmp	.-2      	; 0x3dce <nrk_error_print+0x13a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3dd0:	10 92 2a 05 	sts	0x052A, r1
    return t;
}
    3dd4:	80 e0       	ldi	r24, 0x00	; 0
    3dd6:	08 95       	ret

00003dd8 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    3dd8:	1f 93       	push	r17
    3dda:	18 2f       	mov	r17, r24
    error_num = n;
    3ddc:	80 93 2a 05 	sts	0x052A, r24
    error_task = task;
    3de0:	60 93 ce 03 	sts	0x03CE, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3de4:	0e 94 c0 1d 	call	0x3b80	; 0x3b80 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3de8:	0e 94 4a 1e 	call	0x3c94	; 0x3c94 <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    3dec:	10 31       	cpi	r17, 0x10	; 16
    3dee:	49 f0       	breq	.+18     	; 0x3e02 <nrk_kernel_error_add+0x2a>
    3df0:	13 31       	cpi	r17, 0x13	; 19
    3df2:	39 f0       	breq	.+14     	; 0x3e02 <nrk_kernel_error_add+0x2a>
    3df4:	14 31       	cpi	r17, 0x14	; 20
    3df6:	29 f0       	breq	.+10     	; 0x3e02 <nrk_kernel_error_add+0x2a>
    {
        nrk_watchdog_enable();
    3df8:	0e 94 de 30 	call	0x61bc	; 0x61bc <nrk_watchdog_enable>
        nrk_int_disable();
    3dfc:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    3e00:	ff cf       	rjmp	.-2      	; 0x3e00 <nrk_kernel_error_add+0x28>
#endif  /*  */




}
    3e02:	1f 91       	pop	r17
    3e04:	08 95       	ret

00003e06 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3e06:	80 93 2a 05 	sts	0x052A, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3e0a:	e0 91 61 07 	lds	r30, 0x0761
    3e0e:	f0 91 62 07 	lds	r31, 0x0762
    3e12:	60 85       	ldd	r22, Z+8	; 0x08
    3e14:	60 93 ce 03 	sts	0x03CE, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3e18:	0e 94 c0 1d 	call	0x3b80	; 0x3b80 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3e1c:	0e 94 4a 1e 	call	0x3c94	; 0x3c94 <nrk_error_print>
#endif  /*  */
}
    3e20:	08 95       	ret

00003e22 <pause>:
    }

}

void pause()
{
    3e22:	df 93       	push	r29
    3e24:	cf 93       	push	r28
    3e26:	0f 92       	push	r0
    3e28:	cd b7       	in	r28, 0x3d	; 61
    3e2a:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3e2c:	19 82       	std	Y+1, r1	; 0x01
    3e2e:	07 c0       	rjmp	.+14     	; 0x3e3e <pause+0x1c>
        nrk_spin_wait_us (2000);
    3e30:	80 ed       	ldi	r24, 0xD0	; 208
    3e32:	97 e0       	ldi	r25, 0x07	; 7
    3e34:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3e38:	89 81       	ldd	r24, Y+1	; 0x01
    3e3a:	8f 5f       	subi	r24, 0xFF	; 255
    3e3c:	89 83       	std	Y+1, r24	; 0x01
    3e3e:	89 81       	ldd	r24, Y+1	; 0x01
    3e40:	84 36       	cpi	r24, 0x64	; 100
    3e42:	b0 f3       	brcs	.-20     	; 0x3e30 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    3e44:	0f 90       	pop	r0
    3e46:	cf 91       	pop	r28
    3e48:	df 91       	pop	r29
    3e4a:	08 95       	ret

00003e4c <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3e4c:	81 e0       	ldi	r24, 0x01	; 1
    3e4e:	90 e0       	ldi	r25, 0x00	; 0
    3e50:	0e 94 5f 13 	call	0x26be	; 0x26be <nrk_led_set>
    pause();
    3e54:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
    nrk_led_clr(GREEN_LED);
    3e58:	81 e0       	ldi	r24, 0x01	; 1
    3e5a:	90 e0       	ldi	r25, 0x00	; 0
    3e5c:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
    pause();
    3e60:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
}
    3e64:	08 95       	ret

00003e66 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3e66:	81 e0       	ldi	r24, 0x01	; 1
    3e68:	90 e0       	ldi	r25, 0x00	; 0
    3e6a:	0e 94 5f 13 	call	0x26be	; 0x26be <nrk_led_set>
    pause();
    3e6e:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
    pause();
    3e72:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
    pause();
    3e76:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
    nrk_led_clr(GREEN_LED);
    3e7a:	81 e0       	ldi	r24, 0x01	; 1
    3e7c:	90 e0       	ldi	r25, 0x00	; 0
    3e7e:	0e 94 28 13 	call	0x2650	; 0x2650 <nrk_led_clr>
    pause();
    3e82:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
}
    3e86:	08 95       	ret

00003e88 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    3e88:	ff 92       	push	r15
    3e8a:	0f 93       	push	r16
    3e8c:	1f 93       	push	r17
    3e8e:	df 93       	push	r29
    3e90:	cf 93       	push	r28
    3e92:	00 d0       	rcall	.+0      	; 0x3e94 <blink_morse_code_error+0xc>
    3e94:	0f 92       	push	r0
    3e96:	cd b7       	in	r28, 0x3d	; 61
    3e98:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3e9a:	00 d0       	rcall	.+0      	; 0x3e9c <blink_morse_code_error+0x14>
    3e9c:	00 d0       	rcall	.+0      	; 0x3e9e <blink_morse_code_error+0x16>
    3e9e:	00 d0       	rcall	.+0      	; 0x3ea0 <blink_morse_code_error+0x18>
    3ea0:	ed b7       	in	r30, 0x3d	; 61
    3ea2:	fe b7       	in	r31, 0x3e	; 62
    3ea4:	31 96       	adiw	r30, 0x01	; 1
    3ea6:	8e 01       	movw	r16, r28
    3ea8:	0f 5f       	subi	r16, 0xFF	; 255
    3eaa:	1f 4f       	sbci	r17, 0xFF	; 255
    3eac:	ad b7       	in	r26, 0x3d	; 61
    3eae:	be b7       	in	r27, 0x3e	; 62
    3eb0:	12 96       	adiw	r26, 0x02	; 2
    3eb2:	1c 93       	st	X, r17
    3eb4:	0e 93       	st	-X, r16
    3eb6:	11 97       	sbiw	r26, 0x01	; 1
    3eb8:	2d e8       	ldi	r18, 0x8D	; 141
    3eba:	31 e0       	ldi	r19, 0x01	; 1
    3ebc:	33 83       	std	Z+3, r19	; 0x03
    3ebe:	22 83       	std	Z+2, r18	; 0x02
    3ec0:	84 83       	std	Z+4, r24	; 0x04
    3ec2:	15 82       	std	Z+5, r1	; 0x05
    3ec4:	0e 94 aa 4c 	call	0x9954	; 0x9954 <sprintf>

    for(i=0; i<strlen(str); i++ )
    3ec8:	ed b7       	in	r30, 0x3d	; 61
    3eca:	fe b7       	in	r31, 0x3e	; 62
    3ecc:	36 96       	adiw	r30, 0x06	; 6
    3ece:	0f b6       	in	r0, 0x3f	; 63
    3ed0:	f8 94       	cli
    3ed2:	fe bf       	out	0x3e, r31	; 62
    3ed4:	0f be       	out	0x3f, r0	; 63
    3ed6:	ed bf       	out	0x3d, r30	; 61
    3ed8:	ff 24       	eor	r15, r15
    3eda:	72 c0       	rjmp	.+228    	; 0x3fc0 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    3edc:	80 0f       	add	r24, r16
    3ede:	91 1f       	adc	r25, r17
    3ee0:	dc 01       	movw	r26, r24
    3ee2:	8c 91       	ld	r24, X
    3ee4:	84 33       	cpi	r24, 0x34	; 52
    3ee6:	d1 f1       	breq	.+116    	; 0x3f5c <blink_morse_code_error+0xd4>
    3ee8:	85 33       	cpi	r24, 0x35	; 53
    3eea:	70 f4       	brcc	.+28     	; 0x3f08 <blink_morse_code_error+0x80>
    3eec:	81 33       	cpi	r24, 0x31	; 49
    3eee:	f9 f0       	breq	.+62     	; 0x3f2e <blink_morse_code_error+0xa6>
    3ef0:	82 33       	cpi	r24, 0x32	; 50
    3ef2:	20 f4       	brcc	.+8      	; 0x3efc <blink_morse_code_error+0x74>
    3ef4:	80 33       	cpi	r24, 0x30	; 48
    3ef6:	09 f0       	breq	.+2      	; 0x3efa <blink_morse_code_error+0x72>
    3ef8:	5c c0       	rjmp	.+184    	; 0x3fb2 <blink_morse_code_error+0x12a>
    3efa:	16 c0       	rjmp	.+44     	; 0x3f28 <blink_morse_code_error+0xa0>
    3efc:	82 33       	cpi	r24, 0x32	; 50
    3efe:	11 f1       	breq	.+68     	; 0x3f44 <blink_morse_code_error+0xbc>
    3f00:	83 33       	cpi	r24, 0x33	; 51
    3f02:	09 f0       	breq	.+2      	; 0x3f06 <blink_morse_code_error+0x7e>
    3f04:	56 c0       	rjmp	.+172    	; 0x3fb2 <blink_morse_code_error+0x12a>
    3f06:	23 c0       	rjmp	.+70     	; 0x3f4e <blink_morse_code_error+0xc6>
    3f08:	87 33       	cpi	r24, 0x37	; 55
    3f0a:	c9 f1       	breq	.+114    	; 0x3f7e <blink_morse_code_error+0xf6>
    3f0c:	88 33       	cpi	r24, 0x38	; 56
    3f0e:	30 f4       	brcc	.+12     	; 0x3f1c <blink_morse_code_error+0x94>
    3f10:	85 33       	cpi	r24, 0x35	; 53
    3f12:	69 f1       	breq	.+90     	; 0x3f6e <blink_morse_code_error+0xe6>
    3f14:	86 33       	cpi	r24, 0x36	; 54
    3f16:	09 f0       	breq	.+2      	; 0x3f1a <blink_morse_code_error+0x92>
    3f18:	4c c0       	rjmp	.+152    	; 0x3fb2 <blink_morse_code_error+0x12a>
    3f1a:	2c c0       	rjmp	.+88     	; 0x3f74 <blink_morse_code_error+0xec>
    3f1c:	88 33       	cpi	r24, 0x38	; 56
    3f1e:	b1 f1       	breq	.+108    	; 0x3f8c <blink_morse_code_error+0x104>
    3f20:	89 33       	cpi	r24, 0x39	; 57
    3f22:	09 f0       	breq	.+2      	; 0x3f26 <blink_morse_code_error+0x9e>
    3f24:	46 c0       	rjmp	.+140    	; 0x3fb2 <blink_morse_code_error+0x12a>
    3f26:	3b c0       	rjmp	.+118    	; 0x3f9e <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    3f28:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
    3f2c:	02 c0       	rjmp	.+4      	; 0x3f32 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3f2e:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            blink_dash();
    3f32:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3f36:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3f3a:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3f3e:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            break;
    3f42:	37 c0       	rjmp	.+110    	; 0x3fb2 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    3f44:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            blink_dot();
    3f48:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
    3f4c:	f4 cf       	rjmp	.-24     	; 0x3f36 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3f4e:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            blink_dot();
    3f52:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            blink_dot();
    3f56:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
    3f5a:	ef cf       	rjmp	.-34     	; 0x3f3a <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3f5c:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            blink_dot();
    3f60:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            blink_dot();
    3f64:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            blink_dot();
    3f68:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
    3f6c:	e8 cf       	rjmp	.-48     	; 0x3f3e <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3f6e:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
    3f72:	02 c0       	rjmp	.+4      	; 0x3f78 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3f74:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dot();
    3f78:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
    3f7c:	04 c0       	rjmp	.+8      	; 0x3f86 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3f7e:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3f82:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dot();
    3f86:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
    3f8a:	06 c0       	rjmp	.+12     	; 0x3f98 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3f8c:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3f90:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3f94:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dot();
    3f98:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
    3f9c:	08 c0       	rjmp	.+16     	; 0x3fae <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3f9e:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3fa2:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3fa6:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dash();
    3faa:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <blink_dash>
            blink_dot();
    3fae:	0e 94 26 1f 	call	0x3e4c	; 0x3e4c <blink_dot>
            break;
        }
        pause();
    3fb2:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
        pause();
    3fb6:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
        pause();
    3fba:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3fbe:	f3 94       	inc	r15
    3fc0:	f8 01       	movw	r30, r16
    3fc2:	01 90       	ld	r0, Z+
    3fc4:	00 20       	and	r0, r0
    3fc6:	e9 f7       	brne	.-6      	; 0x3fc2 <blink_morse_code_error+0x13a>
    3fc8:	31 97       	sbiw	r30, 0x01	; 1
    3fca:	e0 1b       	sub	r30, r16
    3fcc:	f1 0b       	sbc	r31, r17
    3fce:	8f 2d       	mov	r24, r15
    3fd0:	90 e0       	ldi	r25, 0x00	; 0
    3fd2:	8e 17       	cp	r24, r30
    3fd4:	9f 07       	cpc	r25, r31
    3fd6:	08 f4       	brcc	.+2      	; 0x3fda <blink_morse_code_error+0x152>
    3fd8:	81 cf       	rjmp	.-254    	; 0x3edc <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    3fda:	0f 90       	pop	r0
    3fdc:	0f 90       	pop	r0
    3fde:	0f 90       	pop	r0
    3fe0:	cf 91       	pop	r28
    3fe2:	df 91       	pop	r29
    3fe4:	1f 91       	pop	r17
    3fe6:	0f 91       	pop	r16
    3fe8:	ff 90       	pop	r15
    3fea:	08 95       	ret

00003fec <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3fec:	4f 92       	push	r4
    3fee:	5f 92       	push	r5
    3ff0:	6f 92       	push	r6
    3ff2:	7f 92       	push	r7
    3ff4:	8f 92       	push	r8
    3ff6:	9f 92       	push	r9
    3ff8:	af 92       	push	r10
    3ffa:	bf 92       	push	r11
    3ffc:	cf 92       	push	r12
    3ffe:	df 92       	push	r13
    4000:	ef 92       	push	r14
    4002:	ff 92       	push	r15
    4004:	0f 93       	push	r16
    4006:	1f 93       	push	r17
    4008:	cf 93       	push	r28
    400a:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    400c:	82 eb       	ldi	r24, 0xB2	; 178
    400e:	94 e0       	ldi	r25, 0x04	; 4
    4010:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    4014:	00 d0       	rcall	.+0      	; 0x4016 <dump_stack_info+0x2a>
    4016:	00 d0       	rcall	.+0      	; 0x4018 <dump_stack_info+0x2c>
    4018:	80 e9       	ldi	r24, 0x90	; 144
    401a:	91 e0       	ldi	r25, 0x01	; 1
    401c:	ad b7       	in	r26, 0x3d	; 61
    401e:	be b7       	in	r27, 0x3e	; 62
    4020:	12 96       	adiw	r26, 0x02	; 2
    4022:	9c 93       	st	X, r25
    4024:	8e 93       	st	-X, r24
    4026:	11 97       	sbiw	r26, 0x01	; 1
    4028:	e0 91 61 07 	lds	r30, 0x0761
    402c:	f0 91 62 07 	lds	r31, 0x0762
    4030:	80 85       	ldd	r24, Z+8	; 0x08
    4032:	99 27       	eor	r25, r25
    4034:	87 fd       	sbrc	r24, 7
    4036:	90 95       	com	r25
    4038:	14 96       	adiw	r26, 0x04	; 4
    403a:	9c 93       	st	X, r25
    403c:	8e 93       	st	-X, r24
    403e:	13 97       	sbiw	r26, 0x03	; 3
    4040:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    4044:	e0 91 61 07 	lds	r30, 0x0761
    4048:	f0 91 62 07 	lds	r31, 0x0762
    404c:	c2 81       	ldd	r28, Z+2	; 0x02
    404e:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    4050:	89 e9       	ldi	r24, 0x99	; 153
    4052:	91 e0       	ldi	r25, 0x01	; 1
    4054:	ed b7       	in	r30, 0x3d	; 61
    4056:	fe b7       	in	r31, 0x3e	; 62
    4058:	92 83       	std	Z+2, r25	; 0x02
    405a:	81 83       	std	Z+1, r24	; 0x01
    405c:	d4 83       	std	Z+4, r29	; 0x04
    405e:	c3 83       	std	Z+3, r28	; 0x03
    4060:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    printf( "canary = %x ",*stkc );
    4064:	ed b7       	in	r30, 0x3d	; 61
    4066:	fe b7       	in	r31, 0x3e	; 62
    4068:	31 96       	adiw	r30, 0x01	; 1
    406a:	46 ea       	ldi	r20, 0xA6	; 166
    406c:	e4 2e       	mov	r14, r20
    406e:	41 e0       	ldi	r20, 0x01	; 1
    4070:	f4 2e       	mov	r15, r20
    4072:	ad b7       	in	r26, 0x3d	; 61
    4074:	be b7       	in	r27, 0x3e	; 62
    4076:	12 96       	adiw	r26, 0x02	; 2
    4078:	fc 92       	st	X, r15
    407a:	ee 92       	st	-X, r14
    407c:	11 97       	sbiw	r26, 0x01	; 1
    407e:	88 81       	ld	r24, Y
    4080:	82 83       	std	Z+2, r24	; 0x02
    4082:	13 82       	std	Z+3, r1	; 0x03
    4084:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    4088:	33 eb       	ldi	r19, 0xB3	; 179
    408a:	c3 2e       	mov	r12, r19
    408c:	31 e0       	ldi	r19, 0x01	; 1
    408e:	d3 2e       	mov	r13, r19
    4090:	ed b7       	in	r30, 0x3d	; 61
    4092:	fe b7       	in	r31, 0x3e	; 62
    4094:	d2 82       	std	Z+2, r13	; 0x02
    4096:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    4098:	e0 91 61 07 	lds	r30, 0x0761
    409c:	f0 91 62 07 	lds	r31, 0x0762
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    40a0:	80 81       	ld	r24, Z
    40a2:	91 81       	ldd	r25, Z+1	; 0x01
    40a4:	ad b7       	in	r26, 0x3d	; 61
    40a6:	be b7       	in	r27, 0x3e	; 62
    40a8:	14 96       	adiw	r26, 0x04	; 4
    40aa:	9c 93       	st	X, r25
    40ac:	8e 93       	st	-X, r24
    40ae:	13 97       	sbiw	r26, 0x03	; 3
    40b0:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    40b4:	2d eb       	ldi	r18, 0xBD	; 189
    40b6:	a2 2e       	mov	r10, r18
    40b8:	21 e0       	ldi	r18, 0x01	; 1
    40ba:	b2 2e       	mov	r11, r18
    40bc:	ed b7       	in	r30, 0x3d	; 61
    40be:	fe b7       	in	r31, 0x3e	; 62
    40c0:	b2 82       	std	Z+2, r11	; 0x02
    40c2:	a1 82       	std	Z+1, r10	; 0x01
    40c4:	80 91 61 07 	lds	r24, 0x0761
    40c8:	90 91 62 07 	lds	r25, 0x0762
    40cc:	94 83       	std	Z+4, r25	; 0x04
    40ce:	83 83       	std	Z+3, r24	; 0x03
    40d0:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    40d4:	04 e7       	ldi	r16, 0x74	; 116
    40d6:	16 e0       	ldi	r17, 0x06	; 6
    40d8:	0f 90       	pop	r0
    40da:	0f 90       	pop	r0
    40dc:	0f 90       	pop	r0
    40de:	0f 90       	pop	r0
    40e0:	c0 e0       	ldi	r28, 0x00	; 0
    40e2:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    40e4:	9d ec       	ldi	r25, 0xCD	; 205
    40e6:	49 2e       	mov	r4, r25
    40e8:	91 e0       	ldi	r25, 0x01	; 1
    40ea:	59 2e       	mov	r5, r25
        printf( "canary = %x ",*stkc );
    40ec:	9e 2c       	mov	r9, r14
    40ee:	6f 2c       	mov	r6, r15
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    40f0:	7c 2c       	mov	r7, r12
    40f2:	8d 2c       	mov	r8, r13
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    40f4:	c5 01       	movw	r24, r10
    40f6:	ba 2c       	mov	r11, r10
    40f8:	a9 2e       	mov	r10, r25
    40fa:	87 e2       	ldi	r24, 0x27	; 39
    40fc:	c8 2e       	mov	r12, r24
    40fe:	d1 2c       	mov	r13, r1
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    4100:	d8 01       	movw	r26, r16
    4102:	12 96       	adiw	r26, 0x02	; 2
    4104:	ed 90       	ld	r14, X+
    4106:	fc 90       	ld	r15, X
    4108:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    410a:	00 d0       	rcall	.+0      	; 0x410c <dump_stack_info+0x120>
    410c:	00 d0       	rcall	.+0      	; 0x410e <dump_stack_info+0x122>
    410e:	00 d0       	rcall	.+0      	; 0x4110 <dump_stack_info+0x124>
    4110:	ed b7       	in	r30, 0x3d	; 61
    4112:	fe b7       	in	r31, 0x3e	; 62
    4114:	31 96       	adiw	r30, 0x01	; 1
    4116:	ad b7       	in	r26, 0x3d	; 61
    4118:	be b7       	in	r27, 0x3e	; 62
    411a:	12 96       	adiw	r26, 0x02	; 2
    411c:	5c 92       	st	X, r5
    411e:	4e 92       	st	-X, r4
    4120:	11 97       	sbiw	r26, 0x01	; 1
    4122:	d3 83       	std	Z+3, r29	; 0x03
    4124:	c2 83       	std	Z+2, r28	; 0x02
    4126:	f5 82       	std	Z+5, r15	; 0x05
    4128:	e4 82       	std	Z+4, r14	; 0x04
    412a:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
        printf( "canary = %x ",*stkc );
    412e:	0f 90       	pop	r0
    4130:	0f 90       	pop	r0
    4132:	ed b7       	in	r30, 0x3d	; 61
    4134:	fe b7       	in	r31, 0x3e	; 62
    4136:	31 96       	adiw	r30, 0x01	; 1
    4138:	ad b7       	in	r26, 0x3d	; 61
    413a:	be b7       	in	r27, 0x3e	; 62
    413c:	11 96       	adiw	r26, 0x01	; 1
    413e:	9c 92       	st	X, r9
    4140:	11 97       	sbiw	r26, 0x01	; 1
    4142:	12 96       	adiw	r26, 0x02	; 2
    4144:	6c 92       	st	X, r6
    4146:	d7 01       	movw	r26, r14
    4148:	8c 91       	ld	r24, X
    414a:	82 83       	std	Z+2, r24	; 0x02
    414c:	13 82       	std	Z+3, r1	; 0x03
    414e:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    4152:	ed b7       	in	r30, 0x3d	; 61
    4154:	fe b7       	in	r31, 0x3e	; 62
    4156:	71 82       	std	Z+1, r7	; 0x01
    4158:	82 82       	std	Z+2, r8	; 0x02
    415a:	d8 01       	movw	r26, r16
    415c:	8d 91       	ld	r24, X+
    415e:	9c 91       	ld	r25, X
    4160:	94 83       	std	Z+4, r25	; 0x04
    4162:	83 83       	std	Z+3, r24	; 0x03
    4164:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    4168:	ed b7       	in	r30, 0x3d	; 61
    416a:	fe b7       	in	r31, 0x3e	; 62
    416c:	b1 82       	std	Z+1, r11	; 0x01
    416e:	a2 82       	std	Z+2, r10	; 0x02
    4170:	cc 9d       	mul	r28, r12
    4172:	c0 01       	movw	r24, r0
    4174:	cd 9d       	mul	r28, r13
    4176:	90 0d       	add	r25, r0
    4178:	dc 9d       	mul	r29, r12
    417a:	90 0d       	add	r25, r0
    417c:	11 24       	eor	r1, r1
    417e:	8c 58       	subi	r24, 0x8C	; 140
    4180:	99 4f       	sbci	r25, 0xF9	; 249
    4182:	94 83       	std	Z+4, r25	; 0x04
    4184:	83 83       	std	Z+3, r24	; 0x03
    4186:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
    418a:	21 96       	adiw	r28, 0x01	; 1
    418c:	09 5d       	subi	r16, 0xD9	; 217
    418e:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    4190:	0f 90       	pop	r0
    4192:	0f 90       	pop	r0
    4194:	0f 90       	pop	r0
    4196:	0f 90       	pop	r0
    4198:	c5 30       	cpi	r28, 0x05	; 5
    419a:	d1 05       	cpc	r29, r1
    419c:	09 f0       	breq	.+2      	; 0x41a0 <dump_stack_info+0x1b4>
    419e:	b0 cf       	rjmp	.-160    	; 0x4100 <dump_stack_info+0x114>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    41a0:	df 91       	pop	r29
    41a2:	cf 91       	pop	r28
    41a4:	1f 91       	pop	r17
    41a6:	0f 91       	pop	r16
    41a8:	ff 90       	pop	r15
    41aa:	ef 90       	pop	r14
    41ac:	df 90       	pop	r13
    41ae:	cf 90       	pop	r12
    41b0:	bf 90       	pop	r11
    41b2:	af 90       	pop	r10
    41b4:	9f 90       	pop	r9
    41b6:	8f 90       	pop	r8
    41b8:	7f 90       	pop	r7
    41ba:	6f 90       	pop	r6
    41bc:	5f 90       	pop	r5
    41be:	4f 90       	pop	r4
    41c0:	08 95       	ret

000041c2 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    41c2:	cf 93       	push	r28
    41c4:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    41c6:	e0 91 61 07 	lds	r30, 0x0761
    41ca:	f0 91 62 07 	lds	r31, 0x0762
    41ce:	c2 81       	ldd	r28, Z+2	; 0x02
    41d0:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    41d2:	88 81       	ld	r24, Y
    41d4:	85 35       	cpi	r24, 0x55	; 85
    41d6:	39 f0       	breq	.+14     	; 0x41e6 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    41d8:	0e 94 f6 1f 	call	0x3fec	; 0x3fec <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    41dc:	81 e0       	ldi	r24, 0x01	; 1
    41de:	0e 94 03 1f 	call	0x3e06	; 0x3e06 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    41e2:	85 e5       	ldi	r24, 0x55	; 85
    41e4:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    41e6:	e0 91 61 07 	lds	r30, 0x0761
    41ea:	f0 91 62 07 	lds	r31, 0x0762
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    41ee:	80 81       	ld	r24, Z
    41f0:	91 81       	ldd	r25, Z+1	; 0x01
    41f2:	21 e1       	ldi	r18, 0x11	; 17
    41f4:	80 30       	cpi	r24, 0x00	; 0
    41f6:	92 07       	cpc	r25, r18
    41f8:	28 f0       	brcs	.+10     	; 0x4204 <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    41fa:	0e 94 f6 1f 	call	0x3fec	; 0x3fec <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    41fe:	82 e1       	ldi	r24, 0x12	; 18
    4200:	0e 94 03 1f 	call	0x3e06	; 0x3e06 <nrk_error_add>




#endif
}
    4204:	df 91       	pop	r29
    4206:	cf 91       	pop	r28
    4208:	08 95       	ret

0000420a <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    420a:	99 27       	eor	r25, r25
    420c:	87 fd       	sbrc	r24, 7
    420e:	90 95       	com	r25
    4210:	27 e2       	ldi	r18, 0x27	; 39
    4212:	30 e0       	ldi	r19, 0x00	; 0
    4214:	82 9f       	mul	r24, r18
    4216:	f0 01       	movw	r30, r0
    4218:	83 9f       	mul	r24, r19
    421a:	f0 0d       	add	r31, r0
    421c:	92 9f       	mul	r25, r18
    421e:	f0 0d       	add	r31, r0
    4220:	11 24       	eor	r1, r1
    4222:	ec 58       	subi	r30, 0x8C	; 140
    4224:	f9 4f       	sbci	r31, 0xF9	; 249
    4226:	a2 81       	ldd	r26, Z+2	; 0x02
    4228:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    422a:	8c 91       	ld	r24, X
    422c:	85 35       	cpi	r24, 0x55	; 85
    422e:	19 f0       	breq	.+6      	; 0x4236 <nrk_stack_check_pid+0x2c>
    {
        *stkc=STK_CANARY_VAL;
    4230:	85 e5       	ldi	r24, 0x55	; 85
    4232:	8c 93       	st	X, r24
    4234:	09 c0       	rjmp	.+18     	; 0x4248 <nrk_stack_check_pid+0x3e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    4236:	80 81       	ld	r24, Z
    4238:	91 81       	ldd	r25, Z+1	; 0x01
    423a:	21 e1       	ldi	r18, 0x11	; 17
    423c:	80 30       	cpi	r24, 0x00	; 0
    423e:	92 07       	cpc	r25, r18
    4240:	28 f0       	brcs	.+10     	; 0x424c <nrk_stack_check_pid+0x42>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    4242:	82 e1       	ldi	r24, 0x12	; 18
    4244:	0e 94 03 1f 	call	0x3e06	; 0x3e06 <nrk_error_add>
        return NRK_ERROR;
    4248:	8f ef       	ldi	r24, 0xFF	; 255
    424a:	08 95       	ret
    }
#endif
    return NRK_OK;
    424c:	81 e0       	ldi	r24, 0x01	; 1
}
    424e:	08 95       	ret

00004250 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    4250:	60 91 78 04 	lds	r22, 0x0478
    4254:	70 91 79 04 	lds	r23, 0x0479
    4258:	80 91 7a 04 	lds	r24, 0x047A
    425c:	90 91 7b 04 	lds	r25, 0x047B
    4260:	e0 e0       	ldi	r30, 0x00	; 0
    4262:	f0 e0       	ldi	r31, 0x00	; 0
    4264:	9b 01       	movw	r18, r22
    4266:	ac 01       	movw	r20, r24
    4268:	0e 2e       	mov	r0, r30
    426a:	04 c0       	rjmp	.+8      	; 0x4274 <nrk_signal_create+0x24>
    426c:	56 95       	lsr	r21
    426e:	47 95       	ror	r20
    4270:	37 95       	ror	r19
    4272:	27 95       	ror	r18
    4274:	0a 94       	dec	r0
    4276:	d2 f7       	brpl	.-12     	; 0x426c <nrk_signal_create+0x1c>
    4278:	20 fd       	sbrc	r18, 0
    427a:	1a c0       	rjmp	.+52     	; 0x42b0 <nrk_signal_create+0x60>
		{    
			_nrk_signal_list|=SIG(i);
    427c:	21 e0       	ldi	r18, 0x01	; 1
    427e:	30 e0       	ldi	r19, 0x00	; 0
    4280:	40 e0       	ldi	r20, 0x00	; 0
    4282:	50 e0       	ldi	r21, 0x00	; 0
    4284:	0e 2e       	mov	r0, r30
    4286:	04 c0       	rjmp	.+8      	; 0x4290 <nrk_signal_create+0x40>
    4288:	22 0f       	add	r18, r18
    428a:	33 1f       	adc	r19, r19
    428c:	44 1f       	adc	r20, r20
    428e:	55 1f       	adc	r21, r21
    4290:	0a 94       	dec	r0
    4292:	d2 f7       	brpl	.-12     	; 0x4288 <nrk_signal_create+0x38>
    4294:	26 2b       	or	r18, r22
    4296:	37 2b       	or	r19, r23
    4298:	48 2b       	or	r20, r24
    429a:	59 2b       	or	r21, r25
    429c:	20 93 78 04 	sts	0x0478, r18
    42a0:	30 93 79 04 	sts	0x0479, r19
    42a4:	40 93 7a 04 	sts	0x047A, r20
    42a8:	50 93 7b 04 	sts	0x047B, r21
			return i;
    42ac:	8e 2f       	mov	r24, r30
    42ae:	08 95       	ret
    42b0:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    42b2:	e0 32       	cpi	r30, 0x20	; 32
    42b4:	f1 05       	cpc	r31, r1
    42b6:	b1 f6       	brne	.-84     	; 0x4264 <nrk_signal_create+0x14>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    42b8:	8f ef       	ldi	r24, 0xFF	; 255


}
    42ba:	08 95       	ret

000042bc <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    42bc:	e0 91 61 07 	lds	r30, 0x0761
    42c0:	f0 91 62 07 	lds	r31, 0x0762


}

uint32_t nrk_signal_get_registered_mask()
{
    42c4:	65 85       	ldd	r22, Z+13	; 0x0d
    42c6:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    42c8:	87 85       	ldd	r24, Z+15	; 0x0f
    42ca:	90 89       	ldd	r25, Z+16	; 0x10
    42cc:	08 95       	ret

000042ce <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    42ce:	df 92       	push	r13
    42d0:	ef 92       	push	r14
    42d2:	ff 92       	push	r15
    42d4:	0f 93       	push	r16
    42d6:	1f 93       	push	r17
    42d8:	d8 2e       	mov	r13, r24
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    42da:	81 e0       	ldi	r24, 0x01	; 1
    42dc:	e8 2e       	mov	r14, r24
    42de:	f1 2c       	mov	r15, r1
    42e0:	01 2d       	mov	r16, r1
    42e2:	11 2d       	mov	r17, r1
    42e4:	0d 2c       	mov	r0, r13
    42e6:	04 c0       	rjmp	.+8      	; 0x42f0 <nrk_signal_delete+0x22>
    42e8:	ee 0c       	add	r14, r14
    42ea:	ff 1c       	adc	r15, r15
    42ec:	00 1f       	adc	r16, r16
    42ee:	11 1f       	adc	r17, r17
    42f0:	0a 94       	dec	r0
    42f2:	d2 f7       	brpl	.-12     	; 0x42e8 <nrk_signal_delete+0x1a>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    42f4:	80 91 78 04 	lds	r24, 0x0478
    42f8:	90 91 79 04 	lds	r25, 0x0479
    42fc:	a0 91 7a 04 	lds	r26, 0x047A
    4300:	b0 91 7b 04 	lds	r27, 0x047B
    4304:	8e 21       	and	r24, r14
    4306:	9f 21       	and	r25, r15
    4308:	a0 23       	and	r26, r16
    430a:	b1 23       	and	r27, r17
    430c:	00 97       	sbiw	r24, 0x00	; 0
    430e:	a1 05       	cpc	r26, r1
    4310:	b1 05       	cpc	r27, r1
    4312:	09 f4       	brne	.+2      	; 0x4316 <nrk_signal_delete+0x48>
    4314:	5d c0       	rjmp	.+186    	; 0x43d0 <nrk_signal_delete+0x102>

	nrk_int_disable();
    4316:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    431a:	eb e7       	ldi	r30, 0x7B	; 123
    431c:	f6 e0       	ldi	r31, 0x06	; 6
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    431e:	a8 01       	movw	r20, r16
    4320:	97 01       	movw	r18, r14
    4322:	20 95       	com	r18
    4324:	30 95       	com	r19
    4326:	40 95       	com	r20
    4328:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    432a:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    432c:	81 81       	ldd	r24, Z+1	; 0x01
    432e:	8f 3f       	cpi	r24, 0xFF	; 255
    4330:	39 f1       	breq	.+78     	; 0x4380 <nrk_signal_delete+0xb2>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    4332:	86 81       	ldd	r24, Z+6	; 0x06
    4334:	97 81       	ldd	r25, Z+7	; 0x07
    4336:	a0 85       	ldd	r26, Z+8	; 0x08
    4338:	b1 85       	ldd	r27, Z+9	; 0x09
    433a:	8e 15       	cp	r24, r14
    433c:	9f 05       	cpc	r25, r15
    433e:	a0 07       	cpc	r26, r16
    4340:	b1 07       	cpc	r27, r17
    4342:	31 f4       	brne	.+12     	; 0x4350 <nrk_signal_delete+0x82>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    4344:	12 86       	std	Z+10, r1	; 0x0a
    4346:	13 86       	std	Z+11, r1	; 0x0b
    4348:	14 86       	std	Z+12, r1	; 0x0c
    434a:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    434c:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    434e:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4350:	86 81       	ldd	r24, Z+6	; 0x06
    4352:	97 81       	ldd	r25, Z+7	; 0x07
    4354:	a0 85       	ldd	r26, Z+8	; 0x08
    4356:	b1 85       	ldd	r27, Z+9	; 0x09
    4358:	82 23       	and	r24, r18
    435a:	93 23       	and	r25, r19
    435c:	a4 23       	and	r26, r20
    435e:	b5 23       	and	r27, r21
    4360:	86 83       	std	Z+6, r24	; 0x06
    4362:	97 83       	std	Z+7, r25	; 0x07
    4364:	a0 87       	std	Z+8, r26	; 0x08
    4366:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4368:	82 85       	ldd	r24, Z+10	; 0x0a
    436a:	93 85       	ldd	r25, Z+11	; 0x0b
    436c:	a4 85       	ldd	r26, Z+12	; 0x0c
    436e:	b5 85       	ldd	r27, Z+13	; 0x0d
    4370:	82 23       	and	r24, r18
    4372:	93 23       	and	r25, r19
    4374:	a4 23       	and	r26, r20
    4376:	b5 23       	and	r27, r21
    4378:	82 87       	std	Z+10, r24	; 0x0a
    437a:	93 87       	std	Z+11, r25	; 0x0b
    437c:	a4 87       	std	Z+12, r26	; 0x0c
    437e:	b5 87       	std	Z+13, r27	; 0x0d
    4380:	b7 96       	adiw	r30, 0x27	; 39
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4382:	87 e0       	ldi	r24, 0x07	; 7
    4384:	ee 33       	cpi	r30, 0x3E	; 62
    4386:	f8 07       	cpc	r31, r24
    4388:	89 f6       	brne	.-94     	; 0x432c <nrk_signal_delete+0x5e>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    438a:	2e ef       	ldi	r18, 0xFE	; 254
    438c:	3f ef       	ldi	r19, 0xFF	; 255
    438e:	4f ef       	ldi	r20, 0xFF	; 255
    4390:	5f ef       	ldi	r21, 0xFF	; 255
    4392:	04 c0       	rjmp	.+8      	; 0x439c <nrk_signal_delete+0xce>
    4394:	22 0f       	add	r18, r18
    4396:	33 1f       	adc	r19, r19
    4398:	44 1f       	adc	r20, r20
    439a:	55 1f       	adc	r21, r21
    439c:	da 94       	dec	r13
    439e:	d2 f7       	brpl	.-12     	; 0x4394 <nrk_signal_delete+0xc6>
    43a0:	80 91 78 04 	lds	r24, 0x0478
    43a4:	90 91 79 04 	lds	r25, 0x0479
    43a8:	a0 91 7a 04 	lds	r26, 0x047A
    43ac:	b0 91 7b 04 	lds	r27, 0x047B
    43b0:	82 23       	and	r24, r18
    43b2:	93 23       	and	r25, r19
    43b4:	a4 23       	and	r26, r20
    43b6:	b5 23       	and	r27, r21
    43b8:	80 93 78 04 	sts	0x0478, r24
    43bc:	90 93 79 04 	sts	0x0479, r25
    43c0:	a0 93 7a 04 	sts	0x047A, r26
    43c4:	b0 93 7b 04 	sts	0x047B, r27
	nrk_int_enable();
    43c8:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>

	return NRK_OK;
    43cc:	81 e0       	ldi	r24, 0x01	; 1
    43ce:	01 c0       	rjmp	.+2      	; 0x43d2 <nrk_signal_delete+0x104>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    43d0:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    43d2:	1f 91       	pop	r17
    43d4:	0f 91       	pop	r16
    43d6:	ff 90       	pop	r15
    43d8:	ef 90       	pop	r14
    43da:	df 90       	pop	r13
    43dc:	08 95       	ret

000043de <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    43de:	ef 92       	push	r14
    43e0:	ff 92       	push	r15
    43e2:	0f 93       	push	r16
    43e4:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    43e6:	21 e0       	ldi	r18, 0x01	; 1
    43e8:	30 e0       	ldi	r19, 0x00	; 0
    43ea:	40 e0       	ldi	r20, 0x00	; 0
    43ec:	50 e0       	ldi	r21, 0x00	; 0
    43ee:	04 c0       	rjmp	.+8      	; 0x43f8 <nrk_signal_unregister+0x1a>
    43f0:	22 0f       	add	r18, r18
    43f2:	33 1f       	adc	r19, r19
    43f4:	44 1f       	adc	r20, r20
    43f6:	55 1f       	adc	r21, r21
    43f8:	8a 95       	dec	r24
    43fa:	d2 f7       	brpl	.-12     	; 0x43f0 <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    43fc:	e0 91 61 07 	lds	r30, 0x0761
    4400:	f0 91 62 07 	lds	r31, 0x0762
    4404:	85 85       	ldd	r24, Z+13	; 0x0d
    4406:	96 85       	ldd	r25, Z+14	; 0x0e
    4408:	a7 85       	ldd	r26, Z+15	; 0x0f
    440a:	b0 89       	ldd	r27, Z+16	; 0x10
    440c:	79 01       	movw	r14, r18
    440e:	8a 01       	movw	r16, r20
    4410:	e8 22       	and	r14, r24
    4412:	f9 22       	and	r15, r25
    4414:	0a 23       	and	r16, r26
    4416:	1b 23       	and	r17, r27
    4418:	e1 14       	cp	r14, r1
    441a:	f1 04       	cpc	r15, r1
    441c:	01 05       	cpc	r16, r1
    441e:	11 05       	cpc	r17, r1
    4420:	d1 f0       	breq	.+52     	; 0x4456 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    4422:	20 95       	com	r18
    4424:	30 95       	com	r19
    4426:	40 95       	com	r20
    4428:	50 95       	com	r21
    442a:	82 23       	and	r24, r18
    442c:	93 23       	and	r25, r19
    442e:	a4 23       	and	r26, r20
    4430:	b5 23       	and	r27, r21
    4432:	85 87       	std	Z+13, r24	; 0x0d
    4434:	96 87       	std	Z+14, r25	; 0x0e
    4436:	a7 87       	std	Z+15, r26	; 0x0f
    4438:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    443a:	81 89       	ldd	r24, Z+17	; 0x11
    443c:	92 89       	ldd	r25, Z+18	; 0x12
    443e:	a3 89       	ldd	r26, Z+19	; 0x13
    4440:	b4 89       	ldd	r27, Z+20	; 0x14
    4442:	82 23       	and	r24, r18
    4444:	93 23       	and	r25, r19
    4446:	a4 23       	and	r26, r20
    4448:	b5 23       	and	r27, r21
    444a:	81 8b       	std	Z+17, r24	; 0x11
    444c:	92 8b       	std	Z+18, r25	; 0x12
    444e:	a3 8b       	std	Z+19, r26	; 0x13
    4450:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    4452:	81 e0       	ldi	r24, 0x01	; 1
    4454:	01 c0       	rjmp	.+2      	; 0x4458 <nrk_signal_unregister+0x7a>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    4456:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    4458:	1f 91       	pop	r17
    445a:	0f 91       	pop	r16
    445c:	ff 90       	pop	r15
    445e:	ef 90       	pop	r14
    4460:	08 95       	ret

00004462 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    4462:	20 91 78 04 	lds	r18, 0x0478
    4466:	30 91 79 04 	lds	r19, 0x0479
    446a:	40 91 7a 04 	lds	r20, 0x047A
    446e:	50 91 7b 04 	lds	r21, 0x047B
    4472:	08 2e       	mov	r0, r24
    4474:	04 c0       	rjmp	.+8      	; 0x447e <nrk_signal_register+0x1c>
    4476:	56 95       	lsr	r21
    4478:	47 95       	ror	r20
    447a:	37 95       	ror	r19
    447c:	27 95       	ror	r18
    447e:	0a 94       	dec	r0
    4480:	d2 f7       	brpl	.-12     	; 0x4476 <nrk_signal_register+0x14>
    4482:	21 70       	andi	r18, 0x01	; 1
    4484:	30 70       	andi	r19, 0x00	; 0
    4486:	21 15       	cp	r18, r1
    4488:	31 05       	cpc	r19, r1
    448a:	e9 f0       	breq	.+58     	; 0x44c6 <nrk_signal_register+0x64>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    448c:	e0 91 61 07 	lds	r30, 0x0761
    4490:	f0 91 62 07 	lds	r31, 0x0762
    4494:	21 e0       	ldi	r18, 0x01	; 1
    4496:	30 e0       	ldi	r19, 0x00	; 0
    4498:	40 e0       	ldi	r20, 0x00	; 0
    449a:	50 e0       	ldi	r21, 0x00	; 0
    449c:	04 c0       	rjmp	.+8      	; 0x44a6 <nrk_signal_register+0x44>
    449e:	22 0f       	add	r18, r18
    44a0:	33 1f       	adc	r19, r19
    44a2:	44 1f       	adc	r20, r20
    44a4:	55 1f       	adc	r21, r21
    44a6:	8a 95       	dec	r24
    44a8:	d2 f7       	brpl	.-12     	; 0x449e <nrk_signal_register+0x3c>
    44aa:	85 85       	ldd	r24, Z+13	; 0x0d
    44ac:	96 85       	ldd	r25, Z+14	; 0x0e
    44ae:	a7 85       	ldd	r26, Z+15	; 0x0f
    44b0:	b0 89       	ldd	r27, Z+16	; 0x10
    44b2:	82 2b       	or	r24, r18
    44b4:	93 2b       	or	r25, r19
    44b6:	a4 2b       	or	r26, r20
    44b8:	b5 2b       	or	r27, r21
    44ba:	85 87       	std	Z+13, r24	; 0x0d
    44bc:	96 87       	std	Z+14, r25	; 0x0e
    44be:	a7 87       	std	Z+15, r26	; 0x0f
    44c0:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    44c2:	81 e0       	ldi	r24, 0x01	; 1
    44c4:	08 95       	ret
	}
            
	return NRK_ERROR;
    44c6:	8f ef       	ldi	r24, 0xFF	; 255
}
    44c8:	08 95       	ret

000044ca <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    44ca:	ef 92       	push	r14
    44cc:	ff 92       	push	r15
    44ce:	0f 93       	push	r16
    44d0:	1f 93       	push	r17
    44d2:	df 93       	push	r29
    44d4:	cf 93       	push	r28
    44d6:	0f 92       	push	r0
    44d8:	cd b7       	in	r28, 0x3d	; 61
    44da:	de b7       	in	r29, 0x3e	; 62

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    44dc:	91 e0       	ldi	r25, 0x01	; 1
    44de:	e9 2e       	mov	r14, r25
    44e0:	f1 2c       	mov	r15, r1
    44e2:	01 2d       	mov	r16, r1
    44e4:	11 2d       	mov	r17, r1
    44e6:	04 c0       	rjmp	.+8      	; 0x44f0 <nrk_event_signal+0x26>
    44e8:	ee 0c       	add	r14, r14
    44ea:	ff 1c       	adc	r15, r15
    44ec:	00 1f       	adc	r16, r16
    44ee:	11 1f       	adc	r17, r17
    44f0:	8a 95       	dec	r24
    44f2:	d2 f7       	brpl	.-12     	; 0x44e8 <nrk_event_signal+0x1e>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    44f4:	80 91 78 04 	lds	r24, 0x0478
    44f8:	90 91 79 04 	lds	r25, 0x0479
    44fc:	a0 91 7a 04 	lds	r26, 0x047A
    4500:	b0 91 7b 04 	lds	r27, 0x047B
    4504:	8e 21       	and	r24, r14
    4506:	9f 21       	and	r25, r15
    4508:	a0 23       	and	r26, r16
    450a:	b1 23       	and	r27, r17
    450c:	00 97       	sbiw	r24, 0x00	; 0
    450e:	a1 05       	cpc	r26, r1
    4510:	b1 05       	cpc	r27, r1
    4512:	11 f4       	brne	.+4      	; 0x4518 <nrk_event_signal+0x4e>
    4514:	81 e0       	ldi	r24, 0x01	; 1
    4516:	3f c0       	rjmp	.+126    	; 0x4596 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    4518:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    451c:	eb e7       	ldi	r30, 0x7B	; 123
    451e:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    4520:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4522:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4524:	80 81       	ld	r24, Z
    4526:	81 30       	cpi	r24, 0x01	; 1
    4528:	a9 f4       	brne	.+42     	; 0x4554 <nrk_event_signal+0x8a>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    452a:	82 85       	ldd	r24, Z+10	; 0x0a
    452c:	93 85       	ldd	r25, Z+11	; 0x0b
    452e:	a4 85       	ldd	r26, Z+12	; 0x0c
    4530:	b5 85       	ldd	r27, Z+13	; 0x0d
    4532:	8e 21       	and	r24, r14
    4534:	9f 21       	and	r25, r15
    4536:	a0 23       	and	r26, r16
    4538:	b1 23       	and	r27, r17
    453a:	00 97       	sbiw	r24, 0x00	; 0
    453c:	a1 05       	cpc	r26, r1
    453e:	b1 05       	cpc	r27, r1
    4540:	49 f0       	breq	.+18     	; 0x4554 <nrk_event_signal+0x8a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4542:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4544:	17 86       	std	Z+15, r1	; 0x0f
    4546:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4548:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    454a:	e2 86       	std	Z+10, r14	; 0x0a
    454c:	f3 86       	std	Z+11, r15	; 0x0b
    454e:	04 87       	std	Z+12, r16	; 0x0c
    4550:	15 87       	std	Z+13, r17	; 0x0d
					event_occured=1;
    4552:	21 e0       	ldi	r18, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4554:	80 81       	ld	r24, Z
    4556:	82 30       	cpi	r24, 0x02	; 2
    4558:	91 f4       	brne	.+36     	; 0x457e <nrk_event_signal+0xb4>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    455a:	82 85       	ldd	r24, Z+10	; 0x0a
    455c:	93 85       	ldd	r25, Z+11	; 0x0b
    455e:	a4 85       	ldd	r26, Z+12	; 0x0c
    4560:	b5 85       	ldd	r27, Z+13	; 0x0d
    4562:	8e 15       	cp	r24, r14
    4564:	9f 05       	cpc	r25, r15
    4566:	a0 07       	cpc	r26, r16
    4568:	b1 07       	cpc	r27, r17
    456a:	49 f4       	brne	.+18     	; 0x457e <nrk_event_signal+0xb4>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    456c:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    456e:	17 86       	std	Z+15, r1	; 0x0f
    4570:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4572:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4574:	12 86       	std	Z+10, r1	; 0x0a
    4576:	13 86       	std	Z+11, r1	; 0x0b
    4578:	14 86       	std	Z+12, r1	; 0x0c
    457a:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    457c:	21 e0       	ldi	r18, 0x01	; 1
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
					nrk_task_TCB[task_ID].next_wakeup=0;
					nrk_task_TCB[task_ID].event_suspend=0;
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    457e:	b7 96       	adiw	r30, 0x27	; 39
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4580:	87 e0       	ldi	r24, 0x07	; 7
    4582:	ee 33       	cpi	r30, 0x3E	; 62
    4584:	f8 07       	cpc	r31, r24
    4586:	71 f6       	brne	.-100    	; 0x4524 <nrk_event_signal+0x5a>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    4588:	29 83       	std	Y+1, r18	; 0x01
    458a:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
	if(event_occured)
    458e:	29 81       	ldd	r18, Y+1	; 0x01
    4590:	22 23       	and	r18, r18
    4592:	29 f4       	brne	.+10     	; 0x459e <nrk_event_signal+0xd4>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    4594:	82 e0       	ldi	r24, 0x02	; 2
    4596:	0e 94 b4 1d 	call	0x3b68	; 0x3b68 <_nrk_errno_set>
	return NRK_ERROR;
    459a:	8f ef       	ldi	r24, 0xFF	; 255
    459c:	01 c0       	rjmp	.+2      	; 0x45a0 <nrk_event_signal+0xd6>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    459e:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    45a0:	0f 90       	pop	r0
    45a2:	cf 91       	pop	r28
    45a4:	df 91       	pop	r29
    45a6:	1f 91       	pop	r17
    45a8:	0f 91       	pop	r16
    45aa:	ff 90       	pop	r15
    45ac:	ef 90       	pop	r14
    45ae:	08 95       	ret

000045b0 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    45b0:	e0 91 61 07 	lds	r30, 0x0761
    45b4:	f0 91 62 07 	lds	r31, 0x0762
    45b8:	25 85       	ldd	r18, Z+13	; 0x0d
    45ba:	36 85       	ldd	r19, Z+14	; 0x0e
    45bc:	47 85       	ldd	r20, Z+15	; 0x0f
    45be:	50 89       	ldd	r21, Z+16	; 0x10
    45c0:	26 23       	and	r18, r22
    45c2:	37 23       	and	r19, r23
    45c4:	48 23       	and	r20, r24
    45c6:	59 23       	and	r21, r25
    45c8:	21 15       	cp	r18, r1
    45ca:	31 05       	cpc	r19, r1
    45cc:	41 05       	cpc	r20, r1
    45ce:	51 05       	cpc	r21, r1
    45d0:	21 f1       	breq	.+72     	; 0x461a <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    45d2:	61 8b       	std	Z+17, r22	; 0x11
    45d4:	72 8b       	std	Z+18, r23	; 0x12
    45d6:	83 8b       	std	Z+19, r24	; 0x13
    45d8:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    45da:	21 e0       	ldi	r18, 0x01	; 1
    45dc:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    45de:	00 90 49 07 	lds	r0, 0x0749
    45e2:	04 c0       	rjmp	.+8      	; 0x45ec <nrk_event_wait+0x3c>
    45e4:	96 95       	lsr	r25
    45e6:	87 95       	ror	r24
    45e8:	77 95       	ror	r23
    45ea:	67 95       	ror	r22
    45ec:	0a 94       	dec	r0
    45ee:	d2 f7       	brpl	.-12     	; 0x45e4 <nrk_event_wait+0x34>
    45f0:	61 70       	andi	r22, 0x01	; 1
    45f2:	70 70       	andi	r23, 0x00	; 0
    45f4:	61 15       	cp	r22, r1
    45f6:	71 05       	cpc	r23, r1
    45f8:	19 f0       	breq	.+6      	; 0x4600 <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    45fa:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <nrk_wait_until_nw>
    45fe:	04 c0       	rjmp	.+8      	; 0x4608 <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    4600:	80 e0       	ldi	r24, 0x00	; 0
    4602:	90 e0       	ldi	r25, 0x00	; 0
    4604:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    4608:	e0 91 61 07 	lds	r30, 0x0761
    460c:	f0 91 62 07 	lds	r31, 0x0762
    4610:	21 89       	ldd	r18, Z+17	; 0x11
    4612:	32 89       	ldd	r19, Z+18	; 0x12
    4614:	43 89       	ldd	r20, Z+19	; 0x13
    4616:	54 89       	ldd	r21, Z+20	; 0x14
    4618:	03 c0       	rjmp	.+6      	; 0x4620 <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    461a:	20 e0       	ldi	r18, 0x00	; 0
    461c:	30 e0       	ldi	r19, 0x00	; 0
    461e:	a9 01       	movw	r20, r18
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    4620:	b9 01       	movw	r22, r18
    4622:	ca 01       	movw	r24, r20
    4624:	08 95       	ret

00004626 <nrk_sem_create>:

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
	uint8_t i;

	if(_nrk_resource_cnt>(NRK_MAX_RESOURCE_CNT-1)) {
    4626:	40 91 60 07 	lds	r20, 0x0760
    462a:	45 30       	cpi	r20, 0x05	; 5
    462c:	08 f1       	brcs	.+66     	; 0x4670 <nrk_sem_create+0x4a>
		printf("resource count: %d, max: %d\n",_nrk_resource_cnt,NRK_MAX_RESOURCE_CNT);
    462e:	00 d0       	rcall	.+0      	; 0x4630 <nrk_sem_create+0xa>
    4630:	00 d0       	rcall	.+0      	; 0x4632 <nrk_sem_create+0xc>
    4632:	00 d0       	rcall	.+0      	; 0x4634 <nrk_sem_create+0xe>
    4634:	ed b7       	in	r30, 0x3d	; 61
    4636:	fe b7       	in	r31, 0x3e	; 62
    4638:	31 96       	adiw	r30, 0x01	; 1
    463a:	8e ed       	ldi	r24, 0xDE	; 222
    463c:	91 e0       	ldi	r25, 0x01	; 1
    463e:	ad b7       	in	r26, 0x3d	; 61
    4640:	be b7       	in	r27, 0x3e	; 62
    4642:	12 96       	adiw	r26, 0x02	; 2
    4644:	9c 93       	st	X, r25
    4646:	8e 93       	st	-X, r24
    4648:	11 97       	sbiw	r26, 0x01	; 1
    464a:	42 83       	std	Z+2, r20	; 0x02
    464c:	13 82       	std	Z+3, r1	; 0x03
    464e:	85 e0       	ldi	r24, 0x05	; 5
    4650:	90 e0       	ldi	r25, 0x00	; 0
    4652:	95 83       	std	Z+5, r25	; 0x05
    4654:	84 83       	std	Z+4, r24	; 0x04
    4656:	0e 94 98 4c 	call	0x9930	; 0x9930 <printf>
		return NULL;
    465a:	8d b7       	in	r24, 0x3d	; 61
    465c:	9e b7       	in	r25, 0x3e	; 62
    465e:	06 96       	adiw	r24, 0x06	; 6
    4660:	0f b6       	in	r0, 0x3f	; 63
    4662:	f8 94       	cli
    4664:	9e bf       	out	0x3e, r25	; 62
    4666:	0f be       	out	0x3f, r0	; 63
    4668:	8d bf       	out	0x3d, r24	; 61
    466a:	20 e0       	ldi	r18, 0x00	; 0
    466c:	30 e0       	ldi	r19, 0x00	; 0
    466e:	19 c0       	rjmp	.+50     	; 0x46a2 <nrk_sem_create+0x7c>
    4670:	e9 e3       	ldi	r30, 0x39	; 57
    4672:	f7 e0       	ldi	r31, 0x07	; 7

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
	uint8_t i;

	if(_nrk_resource_cnt>(NRK_MAX_RESOURCE_CNT-1)) {
    4674:	20 e0       	ldi	r18, 0x00	; 0
		printf("resource count: %d, max: %d\n",_nrk_resource_cnt,NRK_MAX_RESOURCE_CNT);
		return NULL;
	}  

	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		if(nrk_sem_list[i].count==-1) break;
    4676:	90 81       	ld	r25, Z
    4678:	9f 3f       	cpi	r25, 0xFF	; 255
    467a:	21 f0       	breq	.+8      	; 0x4684 <nrk_sem_create+0x5e>
	if(_nrk_resource_cnt>(NRK_MAX_RESOURCE_CNT-1)) {
		printf("resource count: %d, max: %d\n",_nrk_resource_cnt,NRK_MAX_RESOURCE_CNT);
		return NULL;
	}  

	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    467c:	2f 5f       	subi	r18, 0xFF	; 255
    467e:	33 96       	adiw	r30, 0x03	; 3
    4680:	25 30       	cpi	r18, 0x05	; 5
    4682:	c9 f7       	brne	.-14     	; 0x4676 <nrk_sem_create+0x50>
		if(nrk_sem_list[i].count==-1) break;
	                                              
	nrk_sem_list[i].value=count;
    4684:	30 e0       	ldi	r19, 0x00	; 0
    4686:	f9 01       	movw	r30, r18
    4688:	ee 0f       	add	r30, r30
    468a:	ff 1f       	adc	r31, r31
    468c:	e2 0f       	add	r30, r18
    468e:	f3 1f       	adc	r31, r19
    4690:	e7 5c       	subi	r30, 0xC7	; 199
    4692:	f8 4f       	sbci	r31, 0xF8	; 248
    4694:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    4696:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    4698:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    469a:	4f 5f       	subi	r20, 0xFF	; 255
    469c:	40 93 60 07 	sts	0x0760, r20

	return	&nrk_sem_list[i];
    46a0:	9f 01       	movw	r18, r30
}
    46a2:	c9 01       	movw	r24, r18
    46a4:	08 95       	ret

000046a6 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    46a6:	bc 01       	movw	r22, r24
    46a8:	20 e0       	ldi	r18, 0x00	; 0
    46aa:	30 e0       	ldi	r19, 0x00	; 0
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    46ac:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    46ae:	a9 01       	movw	r20, r18
    46b0:	44 0f       	add	r20, r20
    46b2:	55 1f       	adc	r21, r21
    46b4:	42 0f       	add	r20, r18
    46b6:	53 1f       	adc	r21, r19
    46b8:	47 5c       	subi	r20, 0xC7	; 199
    46ba:	58 4f       	sbci	r21, 0xF8	; 248
    46bc:	64 17       	cp	r22, r20
    46be:	75 07       	cpc	r23, r21
    46c0:	31 f0       	breq	.+12     	; 0x46ce <nrk_get_resource_index+0x28>
    46c2:	2f 5f       	subi	r18, 0xFF	; 255
    46c4:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    46c6:	25 30       	cpi	r18, 0x05	; 5
    46c8:	31 05       	cpc	r19, r1
    46ca:	81 f7       	brne	.-32     	; 0x46ac <nrk_get_resource_index+0x6>
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    46cc:	8f ef       	ldi	r24, 0xFF	; 255
}
    46ce:	08 95       	ret

000046d0 <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    46d0:	0e 94 53 23 	call	0x46a6	; 0x46a6 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    46d4:	8f 3f       	cpi	r24, 0xFF	; 255
    46d6:	11 f4       	brne	.+4      	; 0x46dc <nrk_sem_delete+0xc>
    46d8:	81 e0       	ldi	r24, 0x01	; 1
    46da:	03 c0       	rjmp	.+6      	; 0x46e2 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    46dc:	85 30       	cpi	r24, 0x05	; 5
    46de:	29 f4       	brne	.+10     	; 0x46ea <nrk_sem_delete+0x1a>
    46e0:	82 e0       	ldi	r24, 0x02	; 2
    46e2:	0e 94 b4 1d 	call	0x3b68	; 0x3b68 <_nrk_errno_set>
    46e6:	8f ef       	ldi	r24, 0xFF	; 255
    46e8:	08 95       	ret

	nrk_sem_list[id].count=-1;
    46ea:	99 27       	eor	r25, r25
    46ec:	87 fd       	sbrc	r24, 7
    46ee:	90 95       	com	r25
    46f0:	fc 01       	movw	r30, r24
    46f2:	ee 0f       	add	r30, r30
    46f4:	ff 1f       	adc	r31, r31
    46f6:	e8 0f       	add	r30, r24
    46f8:	f9 1f       	adc	r31, r25
    46fa:	e7 5c       	subi	r30, 0xC7	; 199
    46fc:	f8 4f       	sbci	r31, 0xF8	; 248
    46fe:	8f ef       	ldi	r24, 0xFF	; 255
    4700:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    4702:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    4704:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    4706:	80 91 60 07 	lds	r24, 0x0760
    470a:	81 50       	subi	r24, 0x01	; 1
    470c:	80 93 60 07 	sts	0x0760, r24
return NRK_OK;
    4710:	81 e0       	ldi	r24, 0x01	; 1
}
    4712:	08 95       	ret

00004714 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4714:	0e 94 53 23 	call	0x46a6	; 0x46a6 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4718:	8f 3f       	cpi	r24, 0xFF	; 255
    471a:	11 f4       	brne	.+4      	; 0x4720 <nrk_sem_query+0xc>
    471c:	81 e0       	ldi	r24, 0x01	; 1
    471e:	03 c0       	rjmp	.+6      	; 0x4726 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4720:	85 30       	cpi	r24, 0x05	; 5
    4722:	29 f4       	brne	.+10     	; 0x472e <nrk_sem_query+0x1a>
    4724:	82 e0       	ldi	r24, 0x02	; 2
    4726:	0e 94 b4 1d 	call	0x3b68	; 0x3b68 <_nrk_errno_set>
    472a:	8f ef       	ldi	r24, 0xFF	; 255
    472c:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    472e:	99 27       	eor	r25, r25
    4730:	87 fd       	sbrc	r24, 7
    4732:	90 95       	com	r25
    4734:	fc 01       	movw	r30, r24
    4736:	ee 0f       	add	r30, r30
    4738:	ff 1f       	adc	r31, r31
    473a:	e8 0f       	add	r30, r24
    473c:	f9 1f       	adc	r31, r25
    473e:	e7 5c       	subi	r30, 0xC7	; 199
    4740:	f8 4f       	sbci	r31, 0xF8	; 248
    4742:	82 81       	ldd	r24, Z+2	; 0x02
}
    4744:	08 95       	ret

00004746 <update_system_ceiling>:

uint8_t i; //counter

//initialize a tmp_SC (system ceiling) variable for system ceiling to a very large variable

int8_t tmp_SC = NRK_MIN_RESOURCE_CEILING; //can change the value later...I assume we don't want more than 100 tasks for our simulation right...?unless we want stress testing........
    4746:	ea e3       	ldi	r30, 0x3A	; 58
    4748:	f7 e0       	ldi	r31, 0x07	; 7
    474a:	8f e7       	ldi	r24, 0x7F	; 127
//going through nrk_sem_list (a global array holding information for all semaphores)
for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ ){

//constantly check if there is a semaphore with value>0 and resource_ceiling < tmp_SC. If true update tmp_SC
	 
	if(nrk_sem_list[i].value >= 0 && nrk_sem_list[i].resource_ceiling < tmp_SC)
    474c:	91 81       	ldd	r25, Z+1	; 0x01
    474e:	97 fd       	sbrc	r25, 7
    4750:	04 c0       	rjmp	.+8      	; 0x475a <update_system_ceiling+0x14>
    4752:	90 81       	ld	r25, Z
    4754:	98 17       	cp	r25, r24
    4756:	0c f4       	brge	.+2      	; 0x475a <update_system_ceiling+0x14>
    4758:	89 2f       	mov	r24, r25
    475a:	33 96       	adiw	r30, 0x03	; 3
//initialize a tmp_SC (system ceiling) variable for system ceiling to a very large variable

int8_t tmp_SC = NRK_MIN_RESOURCE_CEILING; //can change the value later...I assume we don't want more than 100 tasks for our simulation right...?unless we want stress testing........

//going through nrk_sem_list (a global array holding information for all semaphores)
for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ ){
    475c:	97 e0       	ldi	r25, 0x07	; 7
    475e:	e9 34       	cpi	r30, 0x49	; 73
    4760:	f9 07       	cpc	r31, r25
    4762:	a1 f7       	brne	.-24     	; 0x474c <update_system_ceiling+0x6>
			tmp_SC = nrk_sem_list[i].resource_ceiling;

}
//end of loop. Update global variable NRK_SYSTEM_CEILING (defined in nrk_defs.h)

	nrk_system_ceiling = tmp_SC;
    4764:	99 27       	eor	r25, r25
    4766:	87 fd       	sbrc	r24, 7
    4768:	90 95       	com	r25
    476a:	90 93 ac 05 	sts	0x05AC, r25
    476e:	80 93 ab 05 	sts	0x05AB, r24
	
}
    4772:	08 95       	ret

00004774 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    4774:	0f 93       	push	r16
    4776:	1f 93       	push	r17
    4778:	df 93       	push	r29
    477a:	cf 93       	push	r28
    477c:	0f 92       	push	r0
    477e:	cd b7       	in	r28, 0x3d	; 61
    4780:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    4782:	0e 94 53 23 	call	0x46a6	; 0x46a6 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4786:	8f 3f       	cpi	r24, 0xFF	; 255
    4788:	11 f4       	brne	.+4      	; 0x478e <nrk_sem_post+0x1a>
    478a:	81 e0       	ldi	r24, 0x01	; 1
    478c:	03 c0       	rjmp	.+6      	; 0x4794 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    478e:	85 30       	cpi	r24, 0x05	; 5
    4790:	29 f4       	brne	.+10     	; 0x479c <nrk_sem_post+0x28>
    4792:	82 e0       	ldi	r24, 0x02	; 2
    4794:	0e 94 b4 1d 	call	0x3b68	; 0x3b68 <_nrk_errno_set>
    4798:	8f ef       	ldi	r24, 0xFF	; 255
    479a:	45 c0       	rjmp	.+138    	; 0x4826 <nrk_sem_post+0xb2>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    479c:	28 2f       	mov	r18, r24
    479e:	33 27       	eor	r19, r19
    47a0:	27 fd       	sbrc	r18, 7
    47a2:	30 95       	com	r19
    47a4:	89 01       	movw	r16, r18
    47a6:	00 0f       	add	r16, r16
    47a8:	11 1f       	adc	r17, r17
    47aa:	02 0f       	add	r16, r18
    47ac:	13 1f       	adc	r17, r19
    47ae:	07 5c       	subi	r16, 0xC7	; 199
    47b0:	18 4f       	sbci	r17, 0xF8	; 248
    47b2:	d8 01       	movw	r26, r16
    47b4:	12 96       	adiw	r26, 0x02	; 2
    47b6:	2c 91       	ld	r18, X
    47b8:	12 97       	sbiw	r26, 0x02	; 2
    47ba:	9c 91       	ld	r25, X
    47bc:	29 17       	cp	r18, r25
    47be:	84 f5       	brge	.+96     	; 0x4820 <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    47c0:	89 83       	std	Y+1, r24	; 0x01
    47c2:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>

		nrk_sem_list[id].value++;
    47c6:	f8 01       	movw	r30, r16
    47c8:	92 81       	ldd	r25, Z+2	; 0x02
    47ca:	9f 5f       	subi	r25, 0xFF	; 255
    47cc:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    47ce:	e0 91 61 07 	lds	r30, 0x0761
    47d2:	f0 91 62 07 	lds	r31, 0x0762
    47d6:	14 82       	std	Z+4, r1	; 0x04
    47d8:	eb e7       	ldi	r30, 0x7B	; 123
    47da:	f6 e0       	ldi	r31, 0x06	; 6

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    47dc:	89 81       	ldd	r24, Y+1	; 0x01
    47de:	99 27       	eor	r25, r25
    47e0:	87 fd       	sbrc	r24, 7
    47e2:	90 95       	com	r25
    47e4:	a9 2f       	mov	r26, r25
    47e6:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    47e8:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    47ea:	20 81       	ld	r18, Z
    47ec:	22 30       	cpi	r18, 0x02	; 2
    47ee:	89 f4       	brne	.+34     	; 0x4812 <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    47f0:	22 85       	ldd	r18, Z+10	; 0x0a
    47f2:	33 85       	ldd	r19, Z+11	; 0x0b
    47f4:	44 85       	ldd	r20, Z+12	; 0x0c
    47f6:	55 85       	ldd	r21, Z+13	; 0x0d
    47f8:	28 17       	cp	r18, r24
    47fa:	39 07       	cpc	r19, r25
    47fc:	4a 07       	cpc	r20, r26
    47fe:	5b 07       	cpc	r21, r27
    4800:	41 f4       	brne	.+16     	; 0x4812 <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4802:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4804:	17 86       	std	Z+15, r1	; 0x0f
    4806:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4808:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    480a:	12 86       	std	Z+10, r1	; 0x0a
    480c:	13 86       	std	Z+11, r1	; 0x0b
    480e:	14 86       	std	Z+12, r1	; 0x0c
    4810:	15 86       	std	Z+13, r1	; 0x0d
    4812:	b7 96       	adiw	r30, 0x27	; 39
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4814:	27 e0       	ldi	r18, 0x07	; 7
    4816:	ee 33       	cpi	r30, 0x3E	; 62
    4818:	f2 07       	cpc	r31, r18
    481a:	39 f7       	brne	.-50     	; 0x47ea <nrk_sem_post+0x76>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    481c:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
	}

	//cath @T3 SRP: call the update_system_ceiling function to update the system ceiling
	update_system_ceiling();
    4820:	0e 94 a3 23 	call	0x4746	; 0x4746 <update_system_ceiling>
		
return NRK_OK;
    4824:	81 e0       	ldi	r24, 0x01	; 1
}
    4826:	0f 90       	pop	r0
    4828:	cf 91       	pop	r28
    482a:	df 91       	pop	r29
    482c:	1f 91       	pop	r17
    482e:	0f 91       	pop	r16
    4830:	08 95       	ret

00004832 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    4832:	0f 93       	push	r16
    4834:	1f 93       	push	r17
    4836:	df 93       	push	r29
    4838:	cf 93       	push	r28
    483a:	0f 92       	push	r0
    483c:	cd b7       	in	r28, 0x3d	; 61
    483e:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4840:	0e 94 53 23 	call	0x46a6	; 0x46a6 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4844:	8f 3f       	cpi	r24, 0xFF	; 255
    4846:	11 f4       	brne	.+4      	; 0x484c <nrk_sem_pend+0x1a>
    4848:	81 e0       	ldi	r24, 0x01	; 1
    484a:	03 c0       	rjmp	.+6      	; 0x4852 <nrk_sem_pend+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    484c:	85 30       	cpi	r24, 0x05	; 5
    484e:	29 f4       	brne	.+10     	; 0x485a <nrk_sem_pend+0x28>
    4850:	82 e0       	ldi	r24, 0x02	; 2
    4852:	0e 94 b4 1d 	call	0x3b68	; 0x3b68 <_nrk_errno_set>
    4856:	8f ef       	ldi	r24, 0xFF	; 255
    4858:	42 c0       	rjmp	.+132    	; 0x48de <nrk_sem_pend+0xac>
	
	nrk_int_disable();
    485a:	89 83       	std	Y+1, r24	; 0x01
    485c:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    4860:	89 81       	ldd	r24, Y+1	; 0x01
    4862:	08 2f       	mov	r16, r24
    4864:	11 27       	eor	r17, r17
    4866:	07 fd       	sbrc	r16, 7
    4868:	10 95       	com	r17
    486a:	f8 01       	movw	r30, r16
    486c:	ee 0f       	add	r30, r30
    486e:	ff 1f       	adc	r31, r31
    4870:	e0 0f       	add	r30, r16
    4872:	f1 1f       	adc	r31, r17
    4874:	e7 5c       	subi	r30, 0xC7	; 199
    4876:	f8 4f       	sbci	r31, 0xF8	; 248
    4878:	92 81       	ldd	r25, Z+2	; 0x02
    487a:	99 23       	and	r25, r25
    487c:	b1 f4       	brne	.+44     	; 0x48aa <nrk_sem_pend+0x78>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    487e:	e0 91 61 07 	lds	r30, 0x0761
    4882:	f0 91 62 07 	lds	r31, 0x0762
    4886:	97 81       	ldd	r25, Z+7	; 0x07
    4888:	92 60       	ori	r25, 0x02	; 2
    488a:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    488c:	99 27       	eor	r25, r25
    488e:	87 fd       	sbrc	r24, 7
    4890:	90 95       	com	r25
    4892:	a9 2f       	mov	r26, r25
    4894:	b9 2f       	mov	r27, r25
    4896:	81 8b       	std	Z+17, r24	; 0x11
    4898:	92 8b       	std	Z+18, r25	; 0x12
    489a:	a3 8b       	std	Z+19, r26	; 0x13
    489c:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    489e:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    48a2:	80 e0       	ldi	r24, 0x00	; 0
    48a4:	90 e0       	ldi	r25, 0x00	; 0
    48a6:	0e 94 e0 26 	call	0x4dc0	; 0x4dc0 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    48aa:	f8 01       	movw	r30, r16
    48ac:	ee 0f       	add	r30, r30
    48ae:	ff 1f       	adc	r31, r31
    48b0:	e0 0f       	add	r30, r16
    48b2:	f1 1f       	adc	r31, r17
    48b4:	e7 5c       	subi	r30, 0xC7	; 199
    48b6:	f8 4f       	sbci	r31, 0xF8	; 248
    48b8:	82 81       	ldd	r24, Z+2	; 0x02
    48ba:	81 50       	subi	r24, 0x01	; 1
    48bc:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    48be:	a0 91 61 07 	lds	r26, 0x0761
    48c2:	b0 91 62 07 	lds	r27, 0x0762
    48c6:	81 81       	ldd	r24, Z+1	; 0x01
    48c8:	1b 96       	adiw	r26, 0x0b	; 11
    48ca:	8c 93       	st	X, r24
    48cc:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    48ce:	81 e0       	ldi	r24, 0x01	; 1
    48d0:	14 96       	adiw	r26, 0x04	; 4
    48d2:	8c 93       	st	X, r24
	nrk_int_enable();
    48d4:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>

	//cath @T3 SRP: call the update_system_ceiling function to update the system ceiling
	update_system_ceiling();
    48d8:	0e 94 a3 23 	call	0x4746	; 0x4746 <update_system_ceiling>

	return NRK_OK;
    48dc:	81 e0       	ldi	r24, 0x01	; 1
}
    48de:	0f 90       	pop	r0
    48e0:	cf 91       	pop	r28
    48e2:	df 91       	pop	r29
    48e4:	1f 91       	pop	r17
    48e6:	0f 91       	pop	r16
    48e8:	08 95       	ret

000048ea <nrk_get_high_ready_task_ID>:
inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	nrk_queue *ptr;
    ptr = _head_node;
    48ea:	e0 91 56 07 	lds	r30, 0x0756
    48ee:	f0 91 57 07 	lds	r31, 0x0757
	//check task_preemption level to see if it is above system ceiling
	while (true) {
		if (nrk_task_TCB[ptr->task_ID].SRPpreempLevel < nrk_system_ceiling)
    48f2:	40 91 ab 05 	lds	r20, 0x05AB
    48f6:	50 91 ac 05 	lds	r21, 0x05AC
    48fa:	27 e2       	ldi	r18, 0x27	; 39
    48fc:	30 e0       	ldi	r19, 0x00	; 0
    48fe:	80 81       	ld	r24, Z
    4900:	68 2f       	mov	r22, r24
    4902:	70 e0       	ldi	r23, 0x00	; 0
    4904:	62 9f       	mul	r22, r18
    4906:	d0 01       	movw	r26, r0
    4908:	63 9f       	mul	r22, r19
    490a:	b0 0d       	add	r27, r0
    490c:	72 9f       	mul	r23, r18
    490e:	b0 0d       	add	r27, r0
    4910:	11 24       	eor	r1, r1
    4912:	ac 58       	subi	r26, 0x8C	; 140
    4914:	b9 4f       	sbci	r27, 0xF9	; 249
    4916:	91 96       	adiw	r26, 0x21	; 33
    4918:	6c 91       	ld	r22, X
    491a:	91 97       	sbiw	r26, 0x21	; 33
    491c:	70 e0       	ldi	r23, 0x00	; 0
    491e:	64 17       	cp	r22, r20
    4920:	75 07       	cpc	r23, r21
    4922:	24 f0       	brlt	.+8      	; 0x492c <nrk_get_high_ready_task_ID+0x42>
			break;
			
		ptr = ptr->Next;
    4924:	03 80       	ldd	r0, Z+3	; 0x03
    4926:	f4 81       	ldd	r31, Z+4	; 0x04
    4928:	e0 2d       	mov	r30, r0
	}
    492a:	e9 cf       	rjmp	.-46     	; 0x48fe <nrk_get_high_ready_task_ID+0x14>
		
    return (ptr->task_ID);
}
    492c:	08 95       	ret

0000492e <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    492e:	e0 91 56 07 	lds	r30, 0x0756
    4932:	f0 91 57 07 	lds	r31, 0x0757
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    4936:	03 c0       	rjmp	.+6      	; 0x493e <nrk_print_readyQ+0x10>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    4938:	03 80       	ldd	r0, Z+3	; 0x03
    493a:	f4 81       	ldd	r31, Z+4	; 0x04
    493c:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    493e:	30 97       	sbiw	r30, 0x00	; 0
    4940:	d9 f7       	brne	.-10     	; 0x4938 <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    4942:	08 95       	ret

00004944 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    4944:	cf 92       	push	r12
    4946:	df 92       	push	r13
    4948:	ef 92       	push	r14
    494a:	ff 92       	push	r15
    494c:	0f 93       	push	r16
    494e:	1f 93       	push	r17
    4950:	cf 93       	push	r28
    4952:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    4954:	e0 91 72 06 	lds	r30, 0x0672
    4958:	f0 91 73 06 	lds	r31, 0x0673
    495c:	30 97       	sbiw	r30, 0x00	; 0
    495e:	09 f4       	brne	.+2      	; 0x4962 <nrk_add_to_readyQ+0x1e>
    4960:	91 c0       	rjmp	.+290    	; 0x4a84 <nrk_add_to_readyQ+0x140>
    {
        return;
    }


    NextNode = _head_node;
    4962:	20 91 56 07 	lds	r18, 0x0756
    4966:	30 91 57 07 	lds	r19, 0x0757
    CurNode = _free_node;

    if (_head_node != NULL)
    496a:	21 15       	cp	r18, r1
    496c:	31 05       	cpc	r19, r1
    496e:	09 f4       	brne	.+2      	; 0x4972 <nrk_add_to_readyQ+0x2e>
    4970:	4d c0       	rjmp	.+154    	; 0x4a0c <nrk_add_to_readyQ+0xc8>
    4972:	d9 01       	movw	r26, r18
	    	if(NextNode->task_ID == 0)
			break;

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
    4974:	67 e2       	ldi	r22, 0x27	; 39
    4976:	70 e0       	ldi	r23, 0x00	; 0
    4978:	48 2f       	mov	r20, r24
    497a:	55 27       	eor	r21, r21
    497c:	47 fd       	sbrc	r20, 7
    497e:	50 95       	com	r21
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
    4980:	46 9f       	mul	r20, r22
    4982:	e0 01       	movw	r28, r0
    4984:	47 9f       	mul	r20, r23
    4986:	d0 0d       	add	r29, r0
    4988:	56 9f       	mul	r21, r22
    498a:	d0 0d       	add	r29, r0
    498c:	11 24       	eor	r1, r1
    498e:	cc 58       	subi	r28, 0x8C	; 140
    4990:	d9 4f       	sbci	r29, 0xF9	; 249
    4992:	ae 01       	movw	r20, r28
    4994:	4b 5e       	subi	r20, 0xEB	; 235
    4996:	5f 4f       	sbci	r21, 0xFF	; 255

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
    4998:	9b e1       	ldi	r25, 0x1B	; 27
    499a:	e9 2e       	mov	r14, r25
    499c:	f1 2c       	mov	r15, r1
    499e:	ec 0e       	add	r14, r28
    49a0:	fd 1e       	adc	r15, r29
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
*/

		// Put any new tasks in front of the idle task
	    	if(NextNode->task_ID == 0)
    49a2:	0c 91       	ld	r16, X
    49a4:	00 23       	and	r16, r16
    49a6:	a1 f1       	breq	.+104    	; 0x4a10 <nrk_add_to_readyQ+0xcc>
			break;

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
    49a8:	10 e0       	ldi	r17, 0x00	; 0
    49aa:	06 9f       	mul	r16, r22
    49ac:	60 01       	movw	r12, r0
    49ae:	07 9f       	mul	r16, r23
    49b0:	d0 0c       	add	r13, r0
    49b2:	16 9f       	mul	r17, r22
    49b4:	d0 0c       	add	r13, r0
    49b6:	11 24       	eor	r1, r1
    49b8:	c4 e7       	ldi	r28, 0x74	; 116
    49ba:	d6 e0       	ldi	r29, 0x06	; 6
    49bc:	cc 0e       	add	r12, r28
    49be:	dd 1e       	adc	r13, r29
    49c0:	e6 01       	movw	r28, r12
    49c2:	0d 89       	ldd	r16, Y+21	; 0x15
    49c4:	1e 89       	ldd	r17, Y+22	; 0x16
    49c6:	01 15       	cp	r16, r1
    49c8:	11 05       	cpc	r17, r1
    49ca:	81 f4       	brne	.+32     	; 0x49ec <nrk_add_to_readyQ+0xa8>
    49cc:	ea 01       	movw	r28, r20
    49ce:	08 81       	ld	r16, Y
    49d0:	19 81       	ldd	r17, Y+1	; 0x01
    49d2:	01 15       	cp	r16, r1
    49d4:	11 05       	cpc	r17, r1
    49d6:	99 f4       	brne	.+38     	; 0x49fe <nrk_add_to_readyQ+0xba>
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
    49d8:	e7 01       	movw	r28, r14
    49da:	08 81       	ld	r16, Y
    49dc:	19 81       	ldd	r17, Y+1	; 0x01
    49de:	e6 01       	movw	r28, r12
    49e0:	cb 8c       	ldd	r12, Y+27	; 0x1b
    49e2:	dc 8c       	ldd	r13, Y+28	; 0x1c
    49e4:	0c 15       	cp	r16, r12
    49e6:	1d 05       	cpc	r17, r13
    49e8:	50 f4       	brcc	.+20     	; 0x49fe <nrk_add_to_readyQ+0xba>
    49ea:	12 c0       	rjmp	.+36     	; 0x4a10 <nrk_add_to_readyQ+0xcc>
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
    49ec:	ea 01       	movw	r28, r20
    49ee:	c8 80       	ld	r12, Y
    49f0:	d9 80       	ldd	r13, Y+1	; 0x01
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
    49f2:	c1 14       	cp	r12, r1
    49f4:	d1 04       	cpc	r13, r1
    49f6:	61 f0       	breq	.+24     	; 0x4a10 <nrk_add_to_readyQ+0xcc>
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
                nrk_task_TCB[task_ID].next_wakeup < nrk_task_TCB[NextNode->task_ID].next_wakeup)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
		nrk_task_TCB[task_ID].next_wakeup != 0 &&
    49f8:	c0 16       	cp	r12, r16
    49fa:	d1 06       	cpc	r13, r17
    49fc:	48 f0       	brcs	.+18     	; 0x4a10 <nrk_add_to_readyQ+0xcc>
		nrk_task_TCB[task_ID].next_wakeup < nrk_task_TCB[NextNode->task_ID].next_wakeup)
			break;

            	NextNode = NextNode->Next;
    49fe:	13 96       	adiw	r26, 0x03	; 3
    4a00:	0d 90       	ld	r0, X+
    4a02:	bc 91       	ld	r27, X
    4a04:	a0 2d       	mov	r26, r0
    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    {
        while (NextNode != NULL)
    4a06:	10 97       	sbiw	r26, 0x00	; 0
    4a08:	61 f6       	brne	.-104    	; 0x49a2 <nrk_add_to_readyQ+0x5e>
    4a0a:	02 c0       	rjmp	.+4      	; 0x4a10 <nrk_add_to_readyQ+0xcc>


    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    4a0c:	a0 e0       	ldi	r26, 0x00	; 0
    4a0e:	b0 e0       	ldi	r27, 0x00	; 0
            	NextNode = NextNode->Next;
        }
    }


    CurNode->task_ID = task_ID;
    4a10:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    4a12:	c3 81       	ldd	r28, Z+3	; 0x03
    4a14:	d4 81       	ldd	r29, Z+4	; 0x04
    4a16:	d0 93 73 06 	sts	0x0673, r29
    4a1a:	c0 93 72 06 	sts	0x0672, r28

    if (NextNode == _head_node)
    4a1e:	a2 17       	cp	r26, r18
    4a20:	b3 07       	cpc	r27, r19
    4a22:	b1 f4       	brne	.+44     	; 0x4a50 <nrk_add_to_readyQ+0x10c>
    {
        //at start
        if (_head_node != NULL)
    4a24:	10 97       	sbiw	r26, 0x00	; 0
    4a26:	49 f0       	breq	.+18     	; 0x4a3a <nrk_add_to_readyQ+0xf6>
        {
            CurNode->Next = _head_node;
    4a28:	b4 83       	std	Z+4, r27	; 0x04
    4a2a:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    4a2c:	12 82       	std	Z+2, r1	; 0x02
    4a2e:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    4a30:	12 96       	adiw	r26, 0x02	; 2
    4a32:	fc 93       	st	X, r31
    4a34:	ee 93       	st	-X, r30
    4a36:	11 97       	sbiw	r26, 0x01	; 1
    4a38:	06 c0       	rjmp	.+12     	; 0x4a46 <nrk_add_to_readyQ+0x102>
        }
        else
        {
            CurNode->Next = NULL;
    4a3a:	14 82       	std	Z+4, r1	; 0x04
    4a3c:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    4a3e:	12 82       	std	Z+2, r1	; 0x02
    4a40:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    4a42:	fa 83       	std	Y+2, r31	; 0x02
    4a44:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    4a46:	f0 93 57 07 	sts	0x0757, r31
    4a4a:	e0 93 56 07 	sts	0x0756, r30
    4a4e:	1a c0       	rjmp	.+52     	; 0x4a84 <nrk_add_to_readyQ+0x140>
    4a50:	11 96       	adiw	r26, 0x01	; 1
    4a52:	8d 91       	ld	r24, X+
    4a54:	9c 91       	ld	r25, X
    4a56:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    4a58:	ac 17       	cp	r26, r28
    4a5a:	bd 07       	cpc	r27, r29
    4a5c:	59 f0       	breq	.+22     	; 0x4a74 <nrk_add_to_readyQ+0x130>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4a5e:	92 83       	std	Z+2, r25	; 0x02
    4a60:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    4a62:	b4 83       	std	Z+4, r27	; 0x04
    4a64:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    4a66:	11 96       	adiw	r26, 0x01	; 1
    4a68:	cd 91       	ld	r28, X+
    4a6a:	dc 91       	ld	r29, X
    4a6c:	12 97       	sbiw	r26, 0x02	; 2
    4a6e:	fc 83       	std	Y+4, r31	; 0x04
    4a70:	eb 83       	std	Y+3, r30	; 0x03
    4a72:	04 c0       	rjmp	.+8      	; 0x4a7c <nrk_add_to_readyQ+0x138>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    4a74:	14 82       	std	Z+4, r1	; 0x04
    4a76:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    4a78:	92 83       	std	Z+2, r25	; 0x02
    4a7a:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    4a7c:	12 96       	adiw	r26, 0x02	; 2
    4a7e:	fc 93       	st	X, r31
    4a80:	ee 93       	st	-X, r30
    4a82:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4a84:	df 91       	pop	r29
    4a86:	cf 91       	pop	r28
    4a88:	1f 91       	pop	r17
    4a8a:	0f 91       	pop	r16
    4a8c:	ff 90       	pop	r15
    4a8e:	ef 90       	pop	r14
    4a90:	df 90       	pop	r13
    4a92:	cf 90       	pop	r12
    4a94:	08 95       	ret

00004a96 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    4a96:	cf 93       	push	r28
    4a98:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    4a9a:	e0 91 56 07 	lds	r30, 0x0756
    4a9e:	f0 91 57 07 	lds	r31, 0x0757
    4aa2:	30 97       	sbiw	r30, 0x00	; 0
    4aa4:	09 f4       	brne	.+2      	; 0x4aa8 <nrk_rem_from_readyQ+0x12>
    4aa6:	44 c0       	rjmp	.+136    	; 0x4b30 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4aa8:	99 27       	eor	r25, r25
    4aaa:	87 fd       	sbrc	r24, 7
    4aac:	90 95       	com	r25
    4aae:	20 81       	ld	r18, Z
    4ab0:	30 e0       	ldi	r19, 0x00	; 0
    4ab2:	28 17       	cp	r18, r24
    4ab4:	39 07       	cpc	r19, r25
    4ab6:	81 f4       	brne	.+32     	; 0x4ad8 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4ab8:	a3 81       	ldd	r26, Z+3	; 0x03
    4aba:	b4 81       	ldd	r27, Z+4	; 0x04
    4abc:	b0 93 57 07 	sts	0x0757, r27
    4ac0:	a0 93 56 07 	sts	0x0756, r26
        _head_node->Prev = NULL;
    4ac4:	12 96       	adiw	r26, 0x02	; 2
    4ac6:	1c 92       	st	X, r1
    4ac8:	1e 92       	st	-X, r1
    4aca:	11 97       	sbiw	r26, 0x01	; 1
    4acc:	18 c0       	rjmp	.+48     	; 0x4afe <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    4ace:	03 80       	ldd	r0, Z+3	; 0x03
    4ad0:	f4 81       	ldd	r31, Z+4	; 0x04
    4ad2:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    4ad4:	30 97       	sbiw	r30, 0x00	; 0
    4ad6:	61 f1       	breq	.+88     	; 0x4b30 <nrk_rem_from_readyQ+0x9a>
    4ad8:	20 81       	ld	r18, Z
    4ada:	30 e0       	ldi	r19, 0x00	; 0
    4adc:	28 17       	cp	r18, r24
    4ade:	39 07       	cpc	r19, r25
    4ae0:	b1 f7       	brne	.-20     	; 0x4ace <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    4ae2:	c1 81       	ldd	r28, Z+1	; 0x01
    4ae4:	d2 81       	ldd	r29, Z+2	; 0x02
    4ae6:	83 81       	ldd	r24, Z+3	; 0x03
    4ae8:	94 81       	ldd	r25, Z+4	; 0x04
    4aea:	9c 83       	std	Y+4, r25	; 0x04
    4aec:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    4aee:	a3 81       	ldd	r26, Z+3	; 0x03
    4af0:	b4 81       	ldd	r27, Z+4	; 0x04
    4af2:	10 97       	sbiw	r26, 0x00	; 0
    4af4:	21 f0       	breq	.+8      	; 0x4afe <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    4af6:	12 96       	adiw	r26, 0x02	; 2
    4af8:	dc 93       	st	X, r29
    4afa:	ce 93       	st	-X, r28
    4afc:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    4afe:	a0 91 72 06 	lds	r26, 0x0672
    4b02:	b0 91 73 06 	lds	r27, 0x0673
    4b06:	10 97       	sbiw	r26, 0x00	; 0
    4b08:	39 f4       	brne	.+14     	; 0x4b18 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    4b0a:	f0 93 73 06 	sts	0x0673, r31
    4b0e:	e0 93 72 06 	sts	0x0672, r30
        _free_node->Next = NULL;
    4b12:	14 82       	std	Z+4, r1	; 0x04
    4b14:	13 82       	std	Z+3, r1	; 0x03
    4b16:	0a c0       	rjmp	.+20     	; 0x4b2c <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    4b18:	b4 83       	std	Z+4, r27	; 0x04
    4b1a:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    4b1c:	12 96       	adiw	r26, 0x02	; 2
    4b1e:	fc 93       	st	X, r31
    4b20:	ee 93       	st	-X, r30
    4b22:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    4b24:	f0 93 73 06 	sts	0x0673, r31
    4b28:	e0 93 72 06 	sts	0x0672, r30
    }
    _free_node->Prev = NULL;
    4b2c:	12 82       	std	Z+2, r1	; 0x02
    4b2e:	11 82       	std	Z+1, r1	; 0x01
}
    4b30:	df 91       	pop	r29
    4b32:	cf 91       	pop	r28
    4b34:	08 95       	ret

00004b36 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4b36:	ef 92       	push	r14
    4b38:	ff 92       	push	r15
    4b3a:	0f 93       	push	r16
    4b3c:	1f 93       	push	r17
    4b3e:	cf 93       	push	r28
    4b40:	df 93       	push	r29
    4b42:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4b44:	69 81       	ldd	r22, Y+1	; 0x01
    4b46:	7a 81       	ldd	r23, Y+2	; 0x02
    4b48:	4b 81       	ldd	r20, Y+3	; 0x03
    4b4a:	5c 81       	ldd	r21, Y+4	; 0x04
    4b4c:	8d 81       	ldd	r24, Y+5	; 0x05
    4b4e:	9e 81       	ldd	r25, Y+6	; 0x06
    4b50:	0e 94 11 31 	call	0x6222	; 0x6222 <nrk_task_stk_init>
    4b54:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4b56:	8f 81       	ldd	r24, Y+7	; 0x07
    4b58:	88 23       	and	r24, r24
    4b5a:	69 f0       	breq	.+26     	; 0x4b76 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    4b5c:	4b 81       	ldd	r20, Y+3	; 0x03
    4b5e:	5c 81       	ldd	r21, Y+4	; 0x04
    4b60:	ce 01       	movw	r24, r28
    4b62:	20 e0       	ldi	r18, 0x00	; 0
    4b64:	30 e0       	ldi	r19, 0x00	; 0
    4b66:	00 e0       	ldi	r16, 0x00	; 0
    4b68:	10 e0       	ldi	r17, 0x00	; 0
    4b6a:	ee 24       	eor	r14, r14
    4b6c:	ff 24       	eor	r15, r15
    4b6e:	0e 94 fb 15 	call	0x2bf6	; 0x2bf6 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4b72:	1f 82       	std	Y+7, r1	; 0x07
    4b74:	15 c0       	rjmp	.+42     	; 0x4ba0 <nrk_activate_task+0x6a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4b76:	28 81       	ld	r18, Y
    4b78:	33 27       	eor	r19, r19
    4b7a:	27 fd       	sbrc	r18, 7
    4b7c:	30 95       	com	r19
    4b7e:	87 e2       	ldi	r24, 0x27	; 39
    4b80:	90 e0       	ldi	r25, 0x00	; 0
    4b82:	28 9f       	mul	r18, r24
    4b84:	f0 01       	movw	r30, r0
    4b86:	29 9f       	mul	r18, r25
    4b88:	f0 0d       	add	r31, r0
    4b8a:	38 9f       	mul	r19, r24
    4b8c:	f0 0d       	add	r31, r0
    4b8e:	11 24       	eor	r1, r1
    4b90:	ec 58       	subi	r30, 0x8C	; 140
    4b92:	f9 4f       	sbci	r31, 0xF9	; 249
    4b94:	81 85       	ldd	r24, Z+9	; 0x09
    4b96:	83 30       	cpi	r24, 0x03	; 3
    4b98:	09 f0       	breq	.+2      	; 0x4b9c <nrk_activate_task+0x66>
    4b9a:	4a c0       	rjmp	.+148    	; 0x4c30 <nrk_activate_task+0xfa>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    4b9c:	71 83       	std	Z+1, r23	; 0x01
    4b9e:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    4ba0:	28 81       	ld	r18, Y
    4ba2:	33 27       	eor	r19, r19
    4ba4:	27 fd       	sbrc	r18, 7
    4ba6:	30 95       	com	r19
    4ba8:	87 e2       	ldi	r24, 0x27	; 39
    4baa:	90 e0       	ldi	r25, 0x00	; 0
    4bac:	28 9f       	mul	r18, r24
    4bae:	f0 01       	movw	r30, r0
    4bb0:	29 9f       	mul	r18, r25
    4bb2:	f0 0d       	add	r31, r0
    4bb4:	38 9f       	mul	r19, r24
    4bb6:	f0 0d       	add	r31, r0
    4bb8:	11 24       	eor	r1, r1
    4bba:	ec 58       	subi	r30, 0x8C	; 140
    4bbc:	f9 4f       	sbci	r31, 0xF9	; 249
    4bbe:	85 89       	ldd	r24, Z+21	; 0x15
    4bc0:	96 89       	ldd	r25, Z+22	; 0x16
    4bc2:	00 97       	sbiw	r24, 0x00	; 0
    4bc4:	29 f4       	brne	.+10     	; 0x4bd0 <nrk_activate_task+0x9a>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    4bc6:	82 e0       	ldi	r24, 0x02	; 2
    4bc8:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4bca:	88 81       	ld	r24, Y
    4bcc:	0e 94 a2 24 	call	0x4944	; 0x4944 <nrk_add_to_readyQ>





nrk_status_t nrk_activate_task (nrk_task_type * Task)
    4bd0:	de 01       	movw	r26, r28
    4bd2:	93 96       	adiw	r26, 0x23	; 35
    4bd4:	80 e0       	ldi	r24, 0x00	; 0
    4bd6:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
        if (Task->semaphores[i])
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;
    4bd8:	27 e2       	ldi	r18, 0x27	; 39
    4bda:	30 e0       	ldi	r19, 0x00	; 0

    // @T3 SRP: Transfer semaphores to TCB.
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
        if (Task->semaphores[i])
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
    4bdc:	61 e0       	ldi	r22, 0x01	; 1
    }

    // @T3 SRP: Transfer semaphores to TCB.
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
        if (Task->semaphores[i])
    4bde:	5d 91       	ld	r21, X+
    4be0:	48 81       	ld	r20, Y
    4be2:	55 23       	and	r21, r21
    4be4:	81 f0       	breq	.+32     	; 0x4c06 <nrk_activate_task+0xd0>
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
    4be6:	55 27       	eor	r21, r21
    4be8:	47 fd       	sbrc	r20, 7
    4bea:	50 95       	com	r21
    4bec:	42 9f       	mul	r20, r18
    4bee:	f0 01       	movw	r30, r0
    4bf0:	43 9f       	mul	r20, r19
    4bf2:	f0 0d       	add	r31, r0
    4bf4:	52 9f       	mul	r21, r18
    4bf6:	f0 0d       	add	r31, r0
    4bf8:	11 24       	eor	r1, r1
    4bfa:	ec 58       	subi	r30, 0x8C	; 140
    4bfc:	f9 4f       	sbci	r31, 0xF9	; 249
    4bfe:	e8 0f       	add	r30, r24
    4c00:	f9 1f       	adc	r31, r25
    4c02:	62 a3       	std	Z+34, r22	; 0x22
    4c04:	0f c0       	rjmp	.+30     	; 0x4c24 <nrk_activate_task+0xee>
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;
    4c06:	55 27       	eor	r21, r21
    4c08:	47 fd       	sbrc	r20, 7
    4c0a:	50 95       	com	r21
    4c0c:	42 9f       	mul	r20, r18
    4c0e:	f0 01       	movw	r30, r0
    4c10:	43 9f       	mul	r20, r19
    4c12:	f0 0d       	add	r31, r0
    4c14:	52 9f       	mul	r21, r18
    4c16:	f0 0d       	add	r31, r0
    4c18:	11 24       	eor	r1, r1
    4c1a:	ec 58       	subi	r30, 0x8C	; 140
    4c1c:	f9 4f       	sbci	r31, 0xF9	; 249
    4c1e:	e8 0f       	add	r30, r24
    4c20:	f9 1f       	adc	r31, r25
    4c22:	12 a2       	std	Z+34, r1	; 0x22
    4c24:	01 96       	adiw	r24, 0x01	; 1
        nrk_add_to_readyQ (Task->task_ID);
    }

    // @T3 SRP: Transfer semaphores to TCB.
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
    4c26:	85 30       	cpi	r24, 0x05	; 5
    4c28:	91 05       	cpc	r25, r1
    4c2a:	c9 f6       	brne	.-78     	; 0x4bde <nrk_activate_task+0xa8>
        if (Task->semaphores[i])
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;

    return NRK_OK;
    4c2c:	81 e0       	ldi	r24, 0x01	; 1
    4c2e:	01 c0       	rjmp	.+2      	; 0x4c32 <nrk_activate_task+0xfc>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    4c30:	8f ef       	ldi	r24, 0xFF	; 255
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;

    return NRK_OK;
}
    4c32:	df 91       	pop	r29
    4c34:	cf 91       	pop	r28
    4c36:	1f 91       	pop	r17
    4c38:	0f 91       	pop	r16
    4c3a:	ff 90       	pop	r15
    4c3c:	ef 90       	pop	r14
    4c3e:	08 95       	ret

00004c40 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    4c40:	1f 93       	push	r17
    4c42:	df 93       	push	r29
    4c44:	cf 93       	push	r28
    4c46:	cd b7       	in	r28, 0x3d	; 61
    4c48:	de b7       	in	r29, 0x3e	; 62
    4c4a:	28 97       	sbiw	r28, 0x08	; 8
    4c4c:	0f b6       	in	r0, 0x3f	; 63
    4c4e:	f8 94       	cli
    4c50:	de bf       	out	0x3e, r29	; 62
    4c52:	0f be       	out	0x3f, r0	; 63
    4c54:	cd bf       	out	0x3d, r28	; 61
    4c56:	29 83       	std	Y+1, r18	; 0x01
    4c58:	3a 83       	std	Y+2, r19	; 0x02
    4c5a:	4b 83       	std	Y+3, r20	; 0x03
    4c5c:	5c 83       	std	Y+4, r21	; 0x04
    4c5e:	6d 83       	std	Y+5, r22	; 0x05
    4c60:	7e 83       	std	Y+6, r23	; 0x06
    4c62:	8f 83       	std	Y+7, r24	; 0x07
    4c64:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4c66:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4c6a:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    4c6e:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    4c70:	ce 01       	movw	r24, r28
    4c72:	01 96       	adiw	r24, 0x01	; 1
    4c74:	0e 94 94 29 	call	0x5328	; 0x5328 <_nrk_time_to_ticks>
    4c78:	9c 01       	movw	r18, r24
    if (nw <= TIME_PAD)
    4c7a:	83 30       	cpi	r24, 0x03	; 3
    4c7c:	91 05       	cpc	r25, r1
    4c7e:	60 f0       	brcs	.+24     	; 0x4c98 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4c80:	e0 91 61 07 	lds	r30, 0x0761
    4c84:	f0 91 62 07 	lds	r31, 0x0762
    4c88:	21 0f       	add	r18, r17
    4c8a:	31 1d       	adc	r19, r1
    4c8c:	36 8b       	std	Z+22, r19	; 0x16
    4c8e:	25 8b       	std	Z+21, r18	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4c90:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>

    return NRK_OK;
    4c94:	81 e0       	ldi	r24, 0x01	; 1
    4c96:	01 c0       	rjmp	.+2      	; 0x4c9a <nrk_set_next_wakeup+0x5a>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks (&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    4c98:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4c9a:	28 96       	adiw	r28, 0x08	; 8
    4c9c:	0f b6       	in	r0, 0x3f	; 63
    4c9e:	f8 94       	cli
    4ca0:	de bf       	out	0x3e, r29	; 62
    4ca2:	0f be       	out	0x3f, r0	; 63
    4ca4:	cd bf       	out	0x3d, r28	; 61
    4ca6:	cf 91       	pop	r28
    4ca8:	df 91       	pop	r29
    4caa:	1f 91       	pop	r17
    4cac:	08 95       	ret

00004cae <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4cae:	0e 94 06 31 	call	0x620c	; 0x620c <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4cb2:	e0 91 61 07 	lds	r30, 0x0761
    4cb6:	f0 91 62 07 	lds	r31, 0x0762
    4cba:	85 81       	ldd	r24, Z+5	; 0x05
    4cbc:	88 23       	and	r24, r24
    4cbe:	b9 f7       	brne	.-18     	; 0x4cae <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4cc0:	08 95       	ret

00004cc2 <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    4cc2:	ff 92       	push	r15
    4cc4:	0f 93       	push	r16
    4cc6:	1f 93       	push	r17
    4cc8:	df 93       	push	r29
    4cca:	cf 93       	push	r28
    4ccc:	cd b7       	in	r28, 0x3d	; 61
    4cce:	de b7       	in	r29, 0x3e	; 62
    4cd0:	28 97       	sbiw	r28, 0x08	; 8
    4cd2:	0f b6       	in	r0, 0x3f	; 63
    4cd4:	f8 94       	cli
    4cd6:	de bf       	out	0x3e, r29	; 62
    4cd8:	0f be       	out	0x3f, r0	; 63
    4cda:	cd bf       	out	0x3d, r28	; 61
    4cdc:	29 83       	std	Y+1, r18	; 0x01
    4cde:	3a 83       	std	Y+2, r19	; 0x02
    4ce0:	4b 83       	std	Y+3, r20	; 0x03
    4ce2:	5c 83       	std	Y+4, r21	; 0x04
    4ce4:	6d 83       	std	Y+5, r22	; 0x05
    4ce6:	7e 83       	std	Y+6, r23	; 0x06
    4ce8:	8f 83       	std	Y+7, r24	; 0x07
    4cea:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    4cec:	0e 94 e1 20 	call	0x41c2	; 0x41c2 <nrk_stack_check>

    nrk_int_disable ();
    4cf0:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4cf4:	e0 91 61 07 	lds	r30, 0x0761
    4cf8:	f0 91 62 07 	lds	r31, 0x0762
    4cfc:	81 e0       	ldi	r24, 0x01	; 1
    4cfe:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    4d00:	81 e0       	ldi	r24, 0x01	; 1
    4d02:	90 e0       	ldi	r25, 0x00	; 0
    4d04:	90 a3       	std	Z+32, r25	; 0x20
    4d06:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    4d08:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    4d0c:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    4d0e:	ce 01       	movw	r24, r28
    4d10:	01 96       	adiw	r24, 0x01	; 1
    4d12:	0e 94 94 29 	call	0x5328	; 0x5328 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4d16:	e0 91 61 07 	lds	r30, 0x0761
    4d1a:	f0 91 62 07 	lds	r31, 0x0762
    4d1e:	0f 2d       	mov	r16, r15
    4d20:	10 e0       	ldi	r17, 0x00	; 0
    4d22:	98 01       	movw	r18, r16
    4d24:	28 0f       	add	r18, r24
    4d26:	39 1f       	adc	r19, r25
    4d28:	36 8b       	std	Z+22, r19	; 0x16
    4d2a:	25 8b       	std	Z+21, r18	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4d2c:	8f 2d       	mov	r24, r15
    4d2e:	88 3f       	cpi	r24, 0xF8	; 248
    4d30:	78 f4       	brcc	.+30     	; 0x4d50 <nrk_wait+0x8e>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4d32:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <_nrk_get_next_wakeup>
    4d36:	0f 5f       	subi	r16, 0xFF	; 255
    4d38:	1f 4f       	sbci	r17, 0xFF	; 255
    4d3a:	28 2f       	mov	r18, r24
    4d3c:	30 e0       	ldi	r19, 0x00	; 0
    4d3e:	02 17       	cp	r16, r18
    4d40:	13 07       	cpc	r17, r19
    4d42:	34 f4       	brge	.+12     	; 0x4d50 <nrk_wait+0x8e>
        {
            timer += TIME_PAD;
    4d44:	8f 2d       	mov	r24, r15
    4d46:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4d48:	80 93 29 05 	sts	0x0529, r24
            _nrk_set_next_wakeup (timer);
    4d4c:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4d50:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4d54:	0e 94 57 26 	call	0x4cae	; 0x4cae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4d58:	81 e0       	ldi	r24, 0x01	; 1
    4d5a:	28 96       	adiw	r28, 0x08	; 8
    4d5c:	0f b6       	in	r0, 0x3f	; 63
    4d5e:	f8 94       	cli
    4d60:	de bf       	out	0x3e, r29	; 62
    4d62:	0f be       	out	0x3f, r0	; 63
    4d64:	cd bf       	out	0x3d, r28	; 61
    4d66:	cf 91       	pop	r28
    4d68:	df 91       	pop	r29
    4d6a:	1f 91       	pop	r17
    4d6c:	0f 91       	pop	r16
    4d6e:	ff 90       	pop	r15
    4d70:	08 95       	ret

00004d72 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4d72:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    4d74:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4d78:	e0 91 61 07 	lds	r30, 0x0761
    4d7c:	f0 91 62 07 	lds	r31, 0x0762
    4d80:	81 e0       	ldi	r24, 0x01	; 1
    4d82:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4d84:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4d86:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    4d8a:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4d8c:	88 3f       	cpi	r24, 0xF8	; 248
    4d8e:	88 f4       	brcc	.+34     	; 0x4db2 <nrk_wait_until_nw+0x40>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4d90:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <_nrk_get_next_wakeup>
    4d94:	21 2f       	mov	r18, r17
    4d96:	30 e0       	ldi	r19, 0x00	; 0
    4d98:	2f 5f       	subi	r18, 0xFF	; 255
    4d9a:	3f 4f       	sbci	r19, 0xFF	; 255
    4d9c:	48 2f       	mov	r20, r24
    4d9e:	50 e0       	ldi	r21, 0x00	; 0
    4da0:	24 17       	cp	r18, r20
    4da2:	35 07       	cpc	r19, r21
    4da4:	34 f4       	brge	.+12     	; 0x4db2 <nrk_wait_until_nw+0x40>
        {
            timer += TIME_PAD;
    4da6:	81 2f       	mov	r24, r17
    4da8:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4daa:	80 93 29 05 	sts	0x0529, r24
            _nrk_set_next_wakeup (timer);
    4dae:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4db2:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4db6:	0e 94 57 26 	call	0x4cae	; 0x4cae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4dba:	81 e0       	ldi	r24, 0x01	; 1
    4dbc:	1f 91       	pop	r17
    4dbe:	08 95       	ret

00004dc0 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4dc0:	1f 93       	push	r17
    4dc2:	cf 93       	push	r28
    4dc4:	df 93       	push	r29
    4dc6:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    4dc8:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4dcc:	e0 91 61 07 	lds	r30, 0x0761
    4dd0:	f0 91 62 07 	lds	r31, 0x0762
    4dd4:	81 e0       	ldi	r24, 0x01	; 1
    4dd6:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    4dd8:	d6 8b       	std	Z+22, r29	; 0x16
    4dda:	c5 8b       	std	Z+21, r28	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    4ddc:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    4de0:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4de2:	88 3f       	cpi	r24, 0xF8	; 248
    4de4:	88 f4       	brcc	.+34     	; 0x4e08 <nrk_wait_until_ticks+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4de6:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <_nrk_get_next_wakeup>
    4dea:	21 2f       	mov	r18, r17
    4dec:	30 e0       	ldi	r19, 0x00	; 0
    4dee:	2f 5f       	subi	r18, 0xFF	; 255
    4df0:	3f 4f       	sbci	r19, 0xFF	; 255
    4df2:	48 2f       	mov	r20, r24
    4df4:	50 e0       	ldi	r21, 0x00	; 0
    4df6:	24 17       	cp	r18, r20
    4df8:	35 07       	cpc	r19, r21
    4dfa:	34 f4       	brge	.+12     	; 0x4e08 <nrk_wait_until_ticks+0x48>
        {
            timer += TIME_PAD;
    4dfc:	81 2f       	mov	r24, r17
    4dfe:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4e00:	80 93 29 05 	sts	0x0529, r24
            _nrk_set_next_wakeup (timer);
    4e04:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4e08:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4e0c:	0e 94 57 26 	call	0x4cae	; 0x4cae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4e10:	81 e0       	ldi	r24, 0x01	; 1
    4e12:	df 91       	pop	r29
    4e14:	cf 91       	pop	r28
    4e16:	1f 91       	pop	r17
    4e18:	08 95       	ret

00004e1a <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4e1a:	ef 92       	push	r14
    4e1c:	ff 92       	push	r15
    4e1e:	0f 93       	push	r16
    4e20:	1f 93       	push	r17
    4e22:	df 93       	push	r29
    4e24:	cf 93       	push	r28
    4e26:	0f 92       	push	r0
    4e28:	cd b7       	in	r28, 0x3d	; 61
    4e2a:	de b7       	in	r29, 0x3e	; 62
    4e2c:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4e2e:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4e32:	e0 91 61 07 	lds	r30, 0x0761
    4e36:	f0 91 62 07 	lds	r31, 0x0762
    4e3a:	81 e0       	ldi	r24, 0x01	; 1
    4e3c:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4e3e:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4e42:	e0 91 61 07 	lds	r30, 0x0761
    4e46:	f0 91 62 07 	lds	r31, 0x0762
    4e4a:	e8 2e       	mov	r14, r24
    4e4c:	ff 24       	eor	r15, r15
    4e4e:	0e 0d       	add	r16, r14
    4e50:	1f 1d       	adc	r17, r15
    4e52:	16 8b       	std	Z+22, r17	; 0x16
    4e54:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4e56:	88 3f       	cpi	r24, 0xF8	; 248
    4e58:	90 f4       	brcc	.+36     	; 0x4e7e <nrk_wait_ticks+0x64>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4e5a:	89 83       	std	Y+1, r24	; 0x01
    4e5c:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <_nrk_get_next_wakeup>
    4e60:	08 94       	sec
    4e62:	e1 1c       	adc	r14, r1
    4e64:	f1 1c       	adc	r15, r1
    4e66:	28 2f       	mov	r18, r24
    4e68:	30 e0       	ldi	r19, 0x00	; 0
    4e6a:	99 81       	ldd	r25, Y+1	; 0x01
    4e6c:	e2 16       	cp	r14, r18
    4e6e:	f3 06       	cpc	r15, r19
    4e70:	34 f4       	brge	.+12     	; 0x4e7e <nrk_wait_ticks+0x64>
        {
            timer += TIME_PAD;
    4e72:	89 2f       	mov	r24, r25
    4e74:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4e76:	80 93 29 05 	sts	0x0529, r24
            _nrk_set_next_wakeup (timer);
    4e7a:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4e7e:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4e82:	0e 94 57 26 	call	0x4cae	; 0x4cae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4e86:	81 e0       	ldi	r24, 0x01	; 1
    4e88:	0f 90       	pop	r0
    4e8a:	cf 91       	pop	r28
    4e8c:	df 91       	pop	r29
    4e8e:	1f 91       	pop	r17
    4e90:	0f 91       	pop	r16
    4e92:	ff 90       	pop	r15
    4e94:	ef 90       	pop	r14
    4e96:	08 95       	ret

00004e98 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    4e98:	1f 93       	push	r17
    4e9a:	cf 93       	push	r28
    4e9c:	df 93       	push	r29
    4e9e:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4ea0:	0e 94 e1 20 	call	0x41c2	; 0x41c2 <nrk_stack_check>

    if (p == 0)
    4ea4:	20 97       	sbiw	r28, 0x00	; 0
    4ea6:	11 f4       	brne	.+4      	; 0x4eac <nrk_wait_until_next_n_periods+0x14>
        p = 1;
    4ea8:	c1 e0       	ldi	r28, 0x01	; 1
    4eaa:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4eac:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4eb0:	e0 91 61 07 	lds	r30, 0x0761
    4eb4:	f0 91 62 07 	lds	r31, 0x0762
    4eb8:	81 e0       	ldi	r24, 0x01	; 1
    4eba:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4ebc:	d0 a3       	std	Z+32, r29	; 0x20
    4ebe:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    4ec0:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    4ec4:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4ec6:	88 3f       	cpi	r24, 0xF8	; 248
    4ec8:	88 f4       	brcc	.+34     	; 0x4eec <nrk_wait_until_next_n_periods+0x54>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4eca:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <_nrk_get_next_wakeup>
    4ece:	21 2f       	mov	r18, r17
    4ed0:	30 e0       	ldi	r19, 0x00	; 0
    4ed2:	2f 5f       	subi	r18, 0xFF	; 255
    4ed4:	3f 4f       	sbci	r19, 0xFF	; 255
    4ed6:	48 2f       	mov	r20, r24
    4ed8:	50 e0       	ldi	r21, 0x00	; 0
    4eda:	24 17       	cp	r18, r20
    4edc:	35 07       	cpc	r19, r21
    4ede:	34 f4       	brge	.+12     	; 0x4eec <nrk_wait_until_next_n_periods+0x54>
        {
            timer += TIME_PAD;
    4ee0:	81 2f       	mov	r24, r17
    4ee2:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4ee4:	80 93 29 05 	sts	0x0529, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4ee8:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4eec:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4ef0:	0e 94 57 26 	call	0x4cae	; 0x4cae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4ef4:	81 e0       	ldi	r24, 0x01	; 1
    4ef6:	df 91       	pop	r29
    4ef8:	cf 91       	pop	r28
    4efa:	1f 91       	pop	r17
    4efc:	08 95       	ret

00004efe <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4efe:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    4f00:	0e 94 e1 20 	call	0x41c2	; 0x41c2 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4f04:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4f08:	e0 91 61 07 	lds	r30, 0x0761
    4f0c:	f0 91 62 07 	lds	r31, 0x0762
    4f10:	81 e0       	ldi	r24, 0x01	; 1
    4f12:	90 e0       	ldi	r25, 0x00	; 0
    4f14:	90 a3       	std	Z+32, r25	; 0x20
    4f16:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    4f18:	81 e0       	ldi	r24, 0x01	; 1
    4f1a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4f1c:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    4f20:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4f22:	88 3f       	cpi	r24, 0xF8	; 248
    4f24:	88 f4       	brcc	.+34     	; 0x4f48 <nrk_wait_until_next_period+0x4a>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4f26:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <_nrk_get_next_wakeup>
    4f2a:	21 2f       	mov	r18, r17
    4f2c:	30 e0       	ldi	r19, 0x00	; 0
    4f2e:	2f 5f       	subi	r18, 0xFF	; 255
    4f30:	3f 4f       	sbci	r19, 0xFF	; 255
    4f32:	48 2f       	mov	r20, r24
    4f34:	50 e0       	ldi	r21, 0x00	; 0
    4f36:	24 17       	cp	r18, r20
    4f38:	35 07       	cpc	r19, r21
    4f3a:	34 f4       	brge	.+12     	; 0x4f48 <nrk_wait_until_next_period+0x4a>
        {
            timer += TIME_PAD;
    4f3c:	81 2f       	mov	r24, r17
    4f3e:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4f40:	80 93 29 05 	sts	0x0529, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4f44:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4f48:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4f4c:	0e 94 57 26 	call	0x4cae	; 0x4cae <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4f50:	81 e0       	ldi	r24, 0x01	; 1
    4f52:	1f 91       	pop	r17
    4f54:	08 95       	ret

00004f56 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4f56:	e0 91 61 07 	lds	r30, 0x0761
    4f5a:	f0 91 62 07 	lds	r31, 0x0762
    4f5e:	80 85       	ldd	r24, Z+8	; 0x08
    4f60:	0e 94 4b 25 	call	0x4a96	; 0x4a96 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    4f64:	e0 91 61 07 	lds	r30, 0x0761
    4f68:	f0 91 62 07 	lds	r31, 0x0762
    4f6c:	84 e0       	ldi	r24, 0x04	; 4
    4f6e:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4f70:	0e 94 7f 27 	call	0x4efe	; 0x4efe <nrk_wait_until_next_period>
    return NRK_OK;
}
    4f74:	81 e0       	ldi	r24, 0x01	; 1
    4f76:	08 95       	ret

00004f78 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4f78:	8f 92       	push	r8
    4f7a:	9f 92       	push	r9
    4f7c:	af 92       	push	r10
    4f7e:	bf 92       	push	r11
    4f80:	cf 92       	push	r12
    4f82:	df 92       	push	r13
    4f84:	ef 92       	push	r14
    4f86:	ff 92       	push	r15
    4f88:	0f 93       	push	r16
    4f8a:	1f 93       	push	r17
    4f8c:	df 93       	push	r29
    4f8e:	cf 93       	push	r28
    4f90:	cd b7       	in	r28, 0x3d	; 61
    4f92:	de b7       	in	r29, 0x3e	; 62
    4f94:	60 97       	sbiw	r28, 0x10	; 16
    4f96:	0f b6       	in	r0, 0x3f	; 63
    4f98:	f8 94       	cli
    4f9a:	de bf       	out	0x3e, r29	; 62
    4f9c:	0f be       	out	0x3f, r0	; 63
    4f9e:	cd bf       	out	0x3d, r28	; 61
    4fa0:	29 87       	std	Y+9, r18	; 0x09
    4fa2:	3a 87       	std	Y+10, r19	; 0x0a
    4fa4:	4b 87       	std	Y+11, r20	; 0x0b
    4fa6:	5c 87       	std	Y+12, r21	; 0x0c
    4fa8:	6d 87       	std	Y+13, r22	; 0x0d
    4faa:	7e 87       	std	Y+14, r23	; 0x0e
    4fac:	8f 87       	std	Y+15, r24	; 0x0f
    4fae:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4fb0:	ce 01       	movw	r24, r28
    4fb2:	01 96       	adiw	r24, 0x01	; 1
    4fb4:	0e 94 18 28 	call	0x5030	; 0x5030 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4fb8:	ce 01       	movw	r24, r28
    4fba:	09 96       	adiw	r24, 0x09	; 9
    4fbc:	09 85       	ldd	r16, Y+9	; 0x09
    4fbe:	1a 85       	ldd	r17, Y+10	; 0x0a
    4fc0:	2b 85       	ldd	r18, Y+11	; 0x0b
    4fc2:	3c 85       	ldd	r19, Y+12	; 0x0c
    4fc4:	4d 85       	ldd	r20, Y+13	; 0x0d
    4fc6:	5e 85       	ldd	r21, Y+14	; 0x0e
    4fc8:	6f 85       	ldd	r22, Y+15	; 0x0f
    4fca:	78 89       	ldd	r23, Y+16	; 0x10
    4fcc:	89 80       	ldd	r8, Y+1	; 0x01
    4fce:	9a 80       	ldd	r9, Y+2	; 0x02
    4fd0:	ab 80       	ldd	r10, Y+3	; 0x03
    4fd2:	bc 80       	ldd	r11, Y+4	; 0x04
    4fd4:	cd 80       	ldd	r12, Y+5	; 0x05
    4fd6:	de 80       	ldd	r13, Y+6	; 0x06
    4fd8:	ef 80       	ldd	r14, Y+7	; 0x07
    4fda:	f8 84       	ldd	r15, Y+8	; 0x08
    4fdc:	0e 94 76 28 	call	0x50ec	; 0x50ec <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4fe0:	8f 3f       	cpi	r24, 0xFF	; 255
    4fe2:	61 f0       	breq	.+24     	; 0x4ffc <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4fe4:	29 85       	ldd	r18, Y+9	; 0x09
    4fe6:	3a 85       	ldd	r19, Y+10	; 0x0a
    4fe8:	4b 85       	ldd	r20, Y+11	; 0x0b
    4fea:	5c 85       	ldd	r21, Y+12	; 0x0c
    4fec:	6d 85       	ldd	r22, Y+13	; 0x0d
    4fee:	7e 85       	ldd	r23, Y+14	; 0x0e
    4ff0:	8f 85       	ldd	r24, Y+15	; 0x0f
    4ff2:	98 89       	ldd	r25, Y+16	; 0x10
    4ff4:	0e 94 61 26 	call	0x4cc2	; 0x4cc2 <nrk_wait>

    return NRK_OK;
    4ff8:	81 e0       	ldi	r24, 0x01	; 1
    4ffa:	01 c0       	rjmp	.+2      	; 0x4ffe <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4ffc:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4ffe:	60 96       	adiw	r28, 0x10	; 16
    5000:	0f b6       	in	r0, 0x3f	; 63
    5002:	f8 94       	cli
    5004:	de bf       	out	0x3e, r29	; 62
    5006:	0f be       	out	0x3f, r0	; 63
    5008:	cd bf       	out	0x3d, r28	; 61
    500a:	cf 91       	pop	r28
    500c:	df 91       	pop	r29
    500e:	1f 91       	pop	r17
    5010:	0f 91       	pop	r16
    5012:	ff 90       	pop	r15
    5014:	ef 90       	pop	r14
    5016:	df 90       	pop	r13
    5018:	cf 90       	pop	r12
    501a:	bf 90       	pop	r11
    501c:	af 90       	pop	r10
    501e:	9f 90       	pop	r9
    5020:	8f 90       	pop	r8
    5022:	08 95       	ret

00005024 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    5024:	e0 91 61 07 	lds	r30, 0x0761
    5028:	f0 91 62 07 	lds	r31, 0x0762
}
    502c:	80 85       	ldd	r24, Z+8	; 0x08
    502e:	08 95       	ret

00005030 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    5030:	ef 92       	push	r14
    5032:	ff 92       	push	r15
    5034:	0f 93       	push	r16
    5036:	1f 93       	push	r17
    5038:	cf 93       	push	r28
    503a:	df 93       	push	r29
    503c:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    503e:	1c 82       	std	Y+4, r1	; 0x04
    5040:	1d 82       	std	Y+5, r1	; 0x05
    5042:	1e 82       	std	Y+6, r1	; 0x06
    5044:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    5046:	80 91 58 07 	lds	r24, 0x0758
    504a:	90 91 59 07 	lds	r25, 0x0759
    504e:	a0 91 5a 07 	lds	r26, 0x075A
    5052:	b0 91 5b 07 	lds	r27, 0x075B
    5056:	88 83       	st	Y, r24
    5058:	99 83       	std	Y+1, r25	; 0x01
    505a:	aa 83       	std	Y+2, r26	; 0x02
    505c:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    505e:	e0 90 5c 07 	lds	r14, 0x075C
    5062:	f0 90 5d 07 	lds	r15, 0x075D
    5066:	00 91 5e 07 	lds	r16, 0x075E
    506a:	10 91 5f 07 	lds	r17, 0x075F
    506e:	ec 82       	std	Y+4, r14	; 0x04
    5070:	fd 82       	std	Y+5, r15	; 0x05
    5072:	0e 83       	std	Y+6, r16	; 0x06
    5074:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    5076:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    507a:	68 2f       	mov	r22, r24
    507c:	70 e0       	ldi	r23, 0x00	; 0
    507e:	80 e0       	ldi	r24, 0x00	; 0
    5080:	90 e0       	ldi	r25, 0x00	; 0
    5082:	23 eb       	ldi	r18, 0xB3	; 179
    5084:	36 ee       	ldi	r19, 0xE6	; 230
    5086:	4e e0       	ldi	r20, 0x0E	; 14
    5088:	50 e0       	ldi	r21, 0x00	; 0
    508a:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    508e:	6e 0d       	add	r22, r14
    5090:	7f 1d       	adc	r23, r15
    5092:	80 1f       	adc	r24, r16
    5094:	91 1f       	adc	r25, r17
    5096:	6c 83       	std	Y+4, r22	; 0x04
    5098:	7d 83       	std	Y+5, r23	; 0x05
    509a:	8e 83       	std	Y+6, r24	; 0x06
    509c:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    509e:	13 c0       	rjmp	.+38     	; 0x50c6 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    50a0:	80 50       	subi	r24, 0x00	; 0
    50a2:	9a 4c       	sbci	r25, 0xCA	; 202
    50a4:	aa 49       	sbci	r26, 0x9A	; 154
    50a6:	bb 43       	sbci	r27, 0x3B	; 59
    50a8:	8c 83       	std	Y+4, r24	; 0x04
    50aa:	9d 83       	std	Y+5, r25	; 0x05
    50ac:	ae 83       	std	Y+6, r26	; 0x06
    50ae:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    50b0:	88 81       	ld	r24, Y
    50b2:	99 81       	ldd	r25, Y+1	; 0x01
    50b4:	aa 81       	ldd	r26, Y+2	; 0x02
    50b6:	bb 81       	ldd	r27, Y+3	; 0x03
    50b8:	01 96       	adiw	r24, 0x01	; 1
    50ba:	a1 1d       	adc	r26, r1
    50bc:	b1 1d       	adc	r27, r1
    50be:	88 83       	st	Y, r24
    50c0:	99 83       	std	Y+1, r25	; 0x01
    50c2:	aa 83       	std	Y+2, r26	; 0x02
    50c4:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    50c6:	8c 81       	ldd	r24, Y+4	; 0x04
    50c8:	9d 81       	ldd	r25, Y+5	; 0x05
    50ca:	ae 81       	ldd	r26, Y+6	; 0x06
    50cc:	bf 81       	ldd	r27, Y+7	; 0x07
    50ce:	80 30       	cpi	r24, 0x00	; 0
    50d0:	2a ec       	ldi	r18, 0xCA	; 202
    50d2:	92 07       	cpc	r25, r18
    50d4:	2a e9       	ldi	r18, 0x9A	; 154
    50d6:	a2 07       	cpc	r26, r18
    50d8:	2b e3       	ldi	r18, 0x3B	; 59
    50da:	b2 07       	cpc	r27, r18
    50dc:	08 f7       	brcc	.-62     	; 0x50a0 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    50de:	df 91       	pop	r29
    50e0:	cf 91       	pop	r28
    50e2:	1f 91       	pop	r17
    50e4:	0f 91       	pop	r16
    50e6:	ff 90       	pop	r15
    50e8:	ef 90       	pop	r14
    50ea:	08 95       	ret

000050ec <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    50ec:	8f 92       	push	r8
    50ee:	9f 92       	push	r9
    50f0:	af 92       	push	r10
    50f2:	bf 92       	push	r11
    50f4:	cf 92       	push	r12
    50f6:	df 92       	push	r13
    50f8:	ef 92       	push	r14
    50fa:	ff 92       	push	r15
    50fc:	0f 93       	push	r16
    50fe:	1f 93       	push	r17
    5100:	df 93       	push	r29
    5102:	cf 93       	push	r28
    5104:	cd b7       	in	r28, 0x3d	; 61
    5106:	de b7       	in	r29, 0x3e	; 62
    5108:	60 97       	sbiw	r28, 0x10	; 16
    510a:	0f b6       	in	r0, 0x3f	; 63
    510c:	f8 94       	cli
    510e:	de bf       	out	0x3e, r29	; 62
    5110:	0f be       	out	0x3f, r0	; 63
    5112:	cd bf       	out	0x3d, r28	; 61
    5114:	fc 01       	movw	r30, r24
    5116:	09 83       	std	Y+1, r16	; 0x01
    5118:	1a 83       	std	Y+2, r17	; 0x02
    511a:	2b 83       	std	Y+3, r18	; 0x03
    511c:	3c 83       	std	Y+4, r19	; 0x04
    511e:	4d 83       	std	Y+5, r20	; 0x05
    5120:	5e 83       	std	Y+6, r21	; 0x06
    5122:	6f 83       	std	Y+7, r22	; 0x07
    5124:	78 87       	std	Y+8, r23	; 0x08
    5126:	89 86       	std	Y+9, r8	; 0x09
    5128:	9a 86       	std	Y+10, r9	; 0x0a
    512a:	ab 86       	std	Y+11, r10	; 0x0b
    512c:	bc 86       	std	Y+12, r11	; 0x0c
    512e:	cd 86       	std	Y+13, r12	; 0x0d
    5130:	de 86       	std	Y+14, r13	; 0x0e
    5132:	ef 86       	std	Y+15, r14	; 0x0f
    5134:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    5136:	e9 80       	ldd	r14, Y+1	; 0x01
    5138:	fa 80       	ldd	r15, Y+2	; 0x02
    513a:	0b 81       	ldd	r16, Y+3	; 0x03
    513c:	1c 81       	ldd	r17, Y+4	; 0x04
    513e:	2d 81       	ldd	r18, Y+5	; 0x05
    5140:	3e 81       	ldd	r19, Y+6	; 0x06
    5142:	4f 81       	ldd	r20, Y+7	; 0x07
    5144:	58 85       	ldd	r21, Y+8	; 0x08
    5146:	a9 84       	ldd	r10, Y+9	; 0x09
    5148:	ba 84       	ldd	r11, Y+10	; 0x0a
    514a:	cb 84       	ldd	r12, Y+11	; 0x0b
    514c:	dc 84       	ldd	r13, Y+12	; 0x0c
    514e:	8d 85       	ldd	r24, Y+13	; 0x0d
    5150:	9e 85       	ldd	r25, Y+14	; 0x0e
    5152:	af 85       	ldd	r26, Y+15	; 0x0f
    5154:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    5156:	ea 14       	cp	r14, r10
    5158:	fb 04       	cpc	r15, r11
    515a:	0c 05       	cpc	r16, r12
    515c:	1d 05       	cpc	r17, r13
    515e:	08 f4       	brcc	.+2      	; 0x5162 <nrk_time_sub+0x76>
    5160:	40 c0       	rjmp	.+128    	; 0x51e2 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    5162:	ae 14       	cp	r10, r14
    5164:	bf 04       	cpc	r11, r15
    5166:	c0 06       	cpc	r12, r16
    5168:	d1 06       	cpc	r13, r17
    516a:	91 f4       	brne	.+36     	; 0x5190 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    516c:	28 17       	cp	r18, r24
    516e:	39 07       	cpc	r19, r25
    5170:	4a 07       	cpc	r20, r26
    5172:	5b 07       	cpc	r21, r27
    5174:	b0 f1       	brcs	.+108    	; 0x51e2 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    5176:	28 1b       	sub	r18, r24
    5178:	39 0b       	sbc	r19, r25
    517a:	4a 0b       	sbc	r20, r26
    517c:	5b 0b       	sbc	r21, r27
    517e:	24 83       	std	Z+4, r18	; 0x04
    5180:	35 83       	std	Z+5, r19	; 0x05
    5182:	46 83       	std	Z+6, r20	; 0x06
    5184:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    5186:	10 82       	st	Z, r1
    5188:	11 82       	std	Z+1, r1	; 0x01
    518a:	12 82       	std	Z+2, r1	; 0x02
    518c:	13 82       	std	Z+3, r1	; 0x03
    518e:	27 c0       	rjmp	.+78     	; 0x51de <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    5190:	28 17       	cp	r18, r24
    5192:	39 07       	cpc	r19, r25
    5194:	4a 07       	cpc	r20, r26
    5196:	5b 07       	cpc	r21, r27
    5198:	90 f4       	brcc	.+36     	; 0x51be <nrk_time_sub+0xd2>
{
	high.secs--;
    519a:	08 94       	sec
    519c:	e1 08       	sbc	r14, r1
    519e:	f1 08       	sbc	r15, r1
    51a0:	01 09       	sbc	r16, r1
    51a2:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    51a4:	ea 18       	sub	r14, r10
    51a6:	fb 08       	sbc	r15, r11
    51a8:	0c 09       	sbc	r16, r12
    51aa:	1d 09       	sbc	r17, r13
    51ac:	e0 82       	st	Z, r14
    51ae:	f1 82       	std	Z+1, r15	; 0x01
    51b0:	02 83       	std	Z+2, r16	; 0x02
    51b2:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    51b4:	20 50       	subi	r18, 0x00	; 0
    51b6:	36 43       	sbci	r19, 0x36	; 54
    51b8:	45 46       	sbci	r20, 0x65	; 101
    51ba:	54 4c       	sbci	r21, 0xC4	; 196
    51bc:	08 c0       	rjmp	.+16     	; 0x51ce <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    51be:	ea 18       	sub	r14, r10
    51c0:	fb 08       	sbc	r15, r11
    51c2:	0c 09       	sbc	r16, r12
    51c4:	1d 09       	sbc	r17, r13
    51c6:	e0 82       	st	Z, r14
    51c8:	f1 82       	std	Z+1, r15	; 0x01
    51ca:	02 83       	std	Z+2, r16	; 0x02
    51cc:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    51ce:	28 1b       	sub	r18, r24
    51d0:	39 0b       	sbc	r19, r25
    51d2:	4a 0b       	sbc	r20, r26
    51d4:	5b 0b       	sbc	r21, r27
    51d6:	24 83       	std	Z+4, r18	; 0x04
    51d8:	35 83       	std	Z+5, r19	; 0x05
    51da:	46 83       	std	Z+6, r20	; 0x06
    51dc:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    51de:	81 e0       	ldi	r24, 0x01	; 1
    51e0:	01 c0       	rjmp	.+2      	; 0x51e4 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    51e2:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    51e4:	60 96       	adiw	r28, 0x10	; 16
    51e6:	0f b6       	in	r0, 0x3f	; 63
    51e8:	f8 94       	cli
    51ea:	de bf       	out	0x3e, r29	; 62
    51ec:	0f be       	out	0x3f, r0	; 63
    51ee:	cd bf       	out	0x3d, r28	; 61
    51f0:	cf 91       	pop	r28
    51f2:	df 91       	pop	r29
    51f4:	1f 91       	pop	r17
    51f6:	0f 91       	pop	r16
    51f8:	ff 90       	pop	r15
    51fa:	ef 90       	pop	r14
    51fc:	df 90       	pop	r13
    51fe:	cf 90       	pop	r12
    5200:	bf 90       	pop	r11
    5202:	af 90       	pop	r10
    5204:	9f 90       	pop	r9
    5206:	8f 90       	pop	r8
    5208:	08 95       	ret

0000520a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    520a:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    520c:	14 c0       	rjmp	.+40     	; 0x5236 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    520e:	20 50       	subi	r18, 0x00	; 0
    5210:	3a 4c       	sbci	r19, 0xCA	; 202
    5212:	4a 49       	sbci	r20, 0x9A	; 154
    5214:	5b 43       	sbci	r21, 0x3B	; 59
    5216:	24 83       	std	Z+4, r18	; 0x04
    5218:	35 83       	std	Z+5, r19	; 0x05
    521a:	46 83       	std	Z+6, r20	; 0x06
    521c:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    521e:	20 81       	ld	r18, Z
    5220:	31 81       	ldd	r19, Z+1	; 0x01
    5222:	42 81       	ldd	r20, Z+2	; 0x02
    5224:	53 81       	ldd	r21, Z+3	; 0x03
    5226:	2f 5f       	subi	r18, 0xFF	; 255
    5228:	3f 4f       	sbci	r19, 0xFF	; 255
    522a:	4f 4f       	sbci	r20, 0xFF	; 255
    522c:	5f 4f       	sbci	r21, 0xFF	; 255
    522e:	20 83       	st	Z, r18
    5230:	31 83       	std	Z+1, r19	; 0x01
    5232:	42 83       	std	Z+2, r20	; 0x02
    5234:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    5236:	24 81       	ldd	r18, Z+4	; 0x04
    5238:	35 81       	ldd	r19, Z+5	; 0x05
    523a:	46 81       	ldd	r20, Z+6	; 0x06
    523c:	57 81       	ldd	r21, Z+7	; 0x07
    523e:	20 30       	cpi	r18, 0x00	; 0
    5240:	8a ec       	ldi	r24, 0xCA	; 202
    5242:	38 07       	cpc	r19, r24
    5244:	8a e9       	ldi	r24, 0x9A	; 154
    5246:	48 07       	cpc	r20, r24
    5248:	8b e3       	ldi	r24, 0x3B	; 59
    524a:	58 07       	cpc	r21, r24
    524c:	00 f7       	brcc	.-64     	; 0x520e <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    524e:	08 95       	ret

00005250 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    5250:	8f 92       	push	r8
    5252:	9f 92       	push	r9
    5254:	af 92       	push	r10
    5256:	bf 92       	push	r11
    5258:	cf 92       	push	r12
    525a:	df 92       	push	r13
    525c:	ef 92       	push	r14
    525e:	ff 92       	push	r15
    5260:	0f 93       	push	r16
    5262:	1f 93       	push	r17
    5264:	df 93       	push	r29
    5266:	cf 93       	push	r28
    5268:	cd b7       	in	r28, 0x3d	; 61
    526a:	de b7       	in	r29, 0x3e	; 62
    526c:	60 97       	sbiw	r28, 0x10	; 16
    526e:	0f b6       	in	r0, 0x3f	; 63
    5270:	f8 94       	cli
    5272:	de bf       	out	0x3e, r29	; 62
    5274:	0f be       	out	0x3f, r0	; 63
    5276:	cd bf       	out	0x3d, r28	; 61
    5278:	09 83       	std	Y+1, r16	; 0x01
    527a:	1a 83       	std	Y+2, r17	; 0x02
    527c:	2b 83       	std	Y+3, r18	; 0x03
    527e:	3c 83       	std	Y+4, r19	; 0x04
    5280:	4d 83       	std	Y+5, r20	; 0x05
    5282:	5e 83       	std	Y+6, r21	; 0x06
    5284:	6f 83       	std	Y+7, r22	; 0x07
    5286:	78 87       	std	Y+8, r23	; 0x08
    5288:	89 86       	std	Y+9, r8	; 0x09
    528a:	9a 86       	std	Y+10, r9	; 0x0a
    528c:	ab 86       	std	Y+11, r10	; 0x0b
    528e:	bc 86       	std	Y+12, r11	; 0x0c
    5290:	cd 86       	std	Y+13, r12	; 0x0d
    5292:	de 86       	std	Y+14, r13	; 0x0e
    5294:	ef 86       	std	Y+15, r14	; 0x0f
    5296:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    5298:	29 85       	ldd	r18, Y+9	; 0x09
    529a:	3a 85       	ldd	r19, Y+10	; 0x0a
    529c:	4b 85       	ldd	r20, Y+11	; 0x0b
    529e:	5c 85       	ldd	r21, Y+12	; 0x0c
    52a0:	e9 80       	ldd	r14, Y+1	; 0x01
    52a2:	fa 80       	ldd	r15, Y+2	; 0x02
    52a4:	0b 81       	ldd	r16, Y+3	; 0x03
    52a6:	1c 81       	ldd	r17, Y+4	; 0x04
    52a8:	2e 0d       	add	r18, r14
    52aa:	3f 1d       	adc	r19, r15
    52ac:	40 1f       	adc	r20, r16
    52ae:	51 1f       	adc	r21, r17
    52b0:	fc 01       	movw	r30, r24
    52b2:	20 83       	st	Z, r18
    52b4:	31 83       	std	Z+1, r19	; 0x01
    52b6:	42 83       	std	Z+2, r20	; 0x02
    52b8:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    52ba:	2d 85       	ldd	r18, Y+13	; 0x0d
    52bc:	3e 85       	ldd	r19, Y+14	; 0x0e
    52be:	4f 85       	ldd	r20, Y+15	; 0x0f
    52c0:	58 89       	ldd	r21, Y+16	; 0x10
    52c2:	ed 80       	ldd	r14, Y+5	; 0x05
    52c4:	fe 80       	ldd	r15, Y+6	; 0x06
    52c6:	0f 81       	ldd	r16, Y+7	; 0x07
    52c8:	18 85       	ldd	r17, Y+8	; 0x08
    52ca:	2e 0d       	add	r18, r14
    52cc:	3f 1d       	adc	r19, r15
    52ce:	40 1f       	adc	r20, r16
    52d0:	51 1f       	adc	r21, r17
    52d2:	24 83       	std	Z+4, r18	; 0x04
    52d4:	35 83       	std	Z+5, r19	; 0x05
    52d6:	46 83       	std	Z+6, r20	; 0x06
    52d8:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    52da:	0e 94 05 29 	call	0x520a	; 0x520a <nrk_time_compact_nanos>
return NRK_OK;
}
    52de:	81 e0       	ldi	r24, 0x01	; 1
    52e0:	60 96       	adiw	r28, 0x10	; 16
    52e2:	0f b6       	in	r0, 0x3f	; 63
    52e4:	f8 94       	cli
    52e6:	de bf       	out	0x3e, r29	; 62
    52e8:	0f be       	out	0x3f, r0	; 63
    52ea:	cd bf       	out	0x3d, r28	; 61
    52ec:	cf 91       	pop	r28
    52ee:	df 91       	pop	r29
    52f0:	1f 91       	pop	r17
    52f2:	0f 91       	pop	r16
    52f4:	ff 90       	pop	r15
    52f6:	ef 90       	pop	r14
    52f8:	df 90       	pop	r13
    52fa:	cf 90       	pop	r12
    52fc:	bf 90       	pop	r11
    52fe:	af 90       	pop	r10
    5300:	9f 90       	pop	r9
    5302:	8f 90       	pop	r8
    5304:	08 95       	ret

00005306 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    5306:	60 93 58 07 	sts	0x0758, r22
    530a:	70 93 59 07 	sts	0x0759, r23
    530e:	80 93 5a 07 	sts	0x075A, r24
    5312:	90 93 5b 07 	sts	0x075B, r25
  nrk_system_time.nano_secs=nano_secs;
    5316:	20 93 5c 07 	sts	0x075C, r18
    531a:	30 93 5d 07 	sts	0x075D, r19
    531e:	40 93 5e 07 	sts	0x075E, r20
    5322:	50 93 5f 07 	sts	0x075F, r21
}
    5326:	08 95       	ret

00005328 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    5328:	8f 92       	push	r8
    532a:	9f 92       	push	r9
    532c:	af 92       	push	r10
    532e:	bf 92       	push	r11
    5330:	cf 92       	push	r12
    5332:	df 92       	push	r13
    5334:	ef 92       	push	r14
    5336:	ff 92       	push	r15
    5338:	0f 93       	push	r16
    533a:	1f 93       	push	r17
    533c:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    533e:	20 81       	ld	r18, Z
    5340:	31 81       	ldd	r19, Z+1	; 0x01
    5342:	42 81       	ldd	r20, Z+2	; 0x02
    5344:	53 81       	ldd	r21, Z+3	; 0x03
    5346:	64 81       	ldd	r22, Z+4	; 0x04
    5348:	75 81       	ldd	r23, Z+5	; 0x05
    534a:	86 81       	ldd	r24, Z+6	; 0x06
    534c:	97 81       	ldd	r25, Z+7	; 0x07
    534e:	21 15       	cp	r18, r1
    5350:	31 05       	cpc	r19, r1
    5352:	41 05       	cpc	r20, r1
    5354:	51 05       	cpc	r21, r1
    5356:	09 f4       	brne	.+2      	; 0x535a <_nrk_time_to_ticks+0x32>
    5358:	61 c0       	rjmp	.+194    	; 0x541c <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    535a:	22 34       	cpi	r18, 0x42	; 66
    535c:	31 05       	cpc	r19, r1
    535e:	41 05       	cpc	r20, r1
    5360:	51 05       	cpc	r21, r1
    5362:	08 f0       	brcs	.+2      	; 0x5366 <_nrk_time_to_ticks+0x3e>
    5364:	62 c0       	rjmp	.+196    	; 0x542a <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    5366:	5b 01       	movw	r10, r22
    5368:	6c 01       	movw	r12, r24
    536a:	ee 24       	eor	r14, r14
    536c:	ff 24       	eor	r15, r15
    536e:	87 01       	movw	r16, r14
    5370:	60 e0       	ldi	r22, 0x00	; 0
    5372:	38 c0       	rjmp	.+112    	; 0x53e4 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    5374:	8a 2c       	mov	r8, r10
    5376:	ab 2d       	mov	r26, r11
    5378:	a6 53       	subi	r26, 0x36	; 54
    537a:	f1 e0       	ldi	r31, 0x01	; 1
    537c:	ab 15       	cp	r26, r11
    537e:	08 f0       	brcs	.+2      	; 0x5382 <_nrk_time_to_ticks+0x5a>
    5380:	f0 e0       	ldi	r31, 0x00	; 0
    5382:	8c 2d       	mov	r24, r12
    5384:	86 56       	subi	r24, 0x66	; 102
    5386:	91 e0       	ldi	r25, 0x01	; 1
    5388:	8c 15       	cp	r24, r12
    538a:	08 f0       	brcs	.+2      	; 0x538e <_nrk_time_to_ticks+0x66>
    538c:	90 e0       	ldi	r25, 0x00	; 0
    538e:	f8 0f       	add	r31, r24
    5390:	71 e0       	ldi	r23, 0x01	; 1
    5392:	f8 17       	cp	r31, r24
    5394:	08 f0       	brcs	.+2      	; 0x5398 <_nrk_time_to_ticks+0x70>
    5396:	70 e0       	ldi	r23, 0x00	; 0
    5398:	97 2b       	or	r25, r23
    539a:	7d 2d       	mov	r23, r13
    539c:	75 5c       	subi	r23, 0xC5	; 197
    539e:	e1 e0       	ldi	r30, 0x01	; 1
    53a0:	7d 15       	cp	r23, r13
    53a2:	08 f0       	brcs	.+2      	; 0x53a6 <_nrk_time_to_ticks+0x7e>
    53a4:	e0 e0       	ldi	r30, 0x00	; 0
    53a6:	97 0f       	add	r25, r23
    53a8:	81 e0       	ldi	r24, 0x01	; 1
    53aa:	97 17       	cp	r25, r23
    53ac:	08 f0       	brcs	.+2      	; 0x53b0 <_nrk_time_to_ticks+0x88>
    53ae:	80 e0       	ldi	r24, 0x00	; 0
    53b0:	8e 2b       	or	r24, r30
    53b2:	8e 0d       	add	r24, r14
    53b4:	e1 e0       	ldi	r30, 0x01	; 1
    53b6:	8e 15       	cp	r24, r14
    53b8:	08 f0       	brcs	.+2      	; 0x53bc <_nrk_time_to_ticks+0x94>
    53ba:	e0 e0       	ldi	r30, 0x00	; 0
    53bc:	ef 0d       	add	r30, r15
    53be:	71 e0       	ldi	r23, 0x01	; 1
    53c0:	ef 15       	cp	r30, r15
    53c2:	08 f0       	brcs	.+2      	; 0x53c6 <_nrk_time_to_ticks+0x9e>
    53c4:	70 e0       	ldi	r23, 0x00	; 0
    53c6:	70 0f       	add	r23, r16
    53c8:	b1 e0       	ldi	r27, 0x01	; 1
    53ca:	70 17       	cp	r23, r16
    53cc:	08 f0       	brcs	.+2      	; 0x53d0 <_nrk_time_to_ticks+0xa8>
    53ce:	b0 e0       	ldi	r27, 0x00	; 0
    53d0:	b1 0f       	add	r27, r17
    53d2:	a8 2c       	mov	r10, r8
    53d4:	ba 2e       	mov	r11, r26
    53d6:	cf 2e       	mov	r12, r31
    53d8:	d9 2e       	mov	r13, r25
    53da:	e8 2e       	mov	r14, r24
    53dc:	fe 2e       	mov	r15, r30
    53de:	07 2f       	mov	r16, r23
    53e0:	1b 2f       	mov	r17, r27
    53e2:	6f 5f       	subi	r22, 0xFF	; 255
    53e4:	86 2f       	mov	r24, r22
    53e6:	90 e0       	ldi	r25, 0x00	; 0
    53e8:	a0 e0       	ldi	r26, 0x00	; 0
    53ea:	b0 e0       	ldi	r27, 0x00	; 0
    53ec:	82 17       	cp	r24, r18
    53ee:	93 07       	cpc	r25, r19
    53f0:	a4 07       	cpc	r26, r20
    53f2:	b5 07       	cpc	r27, r21
    53f4:	08 f4       	brcc	.+2      	; 0x53f8 <_nrk_time_to_ticks+0xd0>
    53f6:	be cf       	rjmp	.-132    	; 0x5374 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    53f8:	95 01       	movw	r18, r10
    53fa:	a6 01       	movw	r20, r12
    53fc:	b7 01       	movw	r22, r14
    53fe:	c8 01       	movw	r24, r16
    5400:	a3 eb       	ldi	r26, 0xB3	; 179
    5402:	aa 2e       	mov	r10, r26
    5404:	f6 ee       	ldi	r31, 0xE6	; 230
    5406:	bf 2e       	mov	r11, r31
    5408:	ee e0       	ldi	r30, 0x0E	; 14
    540a:	ce 2e       	mov	r12, r30
    540c:	dd 24       	eor	r13, r13
    540e:	ee 24       	eor	r14, r14
    5410:	ff 24       	eor	r15, r15
    5412:	00 e0       	ldi	r16, 0x00	; 0
    5414:	10 e0       	ldi	r17, 0x00	; 0
    5416:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <__udivdi3>
    541a:	09 c0       	rjmp	.+18     	; 0x542e <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    541c:	23 eb       	ldi	r18, 0xB3	; 179
    541e:	36 ee       	ldi	r19, 0xE6	; 230
    5420:	4e e0       	ldi	r20, 0x0E	; 14
    5422:	50 e0       	ldi	r21, 0x00	; 0
    5424:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    5428:	02 c0       	rjmp	.+4      	; 0x542e <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    542a:	20 e0       	ldi	r18, 0x00	; 0
    542c:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    542e:	c9 01       	movw	r24, r18
    5430:	1f 91       	pop	r17
    5432:	0f 91       	pop	r16
    5434:	ff 90       	pop	r15
    5436:	ef 90       	pop	r14
    5438:	df 90       	pop	r13
    543a:	cf 90       	pop	r12
    543c:	bf 90       	pop	r11
    543e:	af 90       	pop	r10
    5440:	9f 90       	pop	r9
    5442:	8f 90       	pop	r8
    5444:	08 95       	ret

00005446 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    5446:	ef 92       	push	r14
    5448:	ff 92       	push	r15
    544a:	0f 93       	push	r16
    544c:	1f 93       	push	r17
    544e:	df 93       	push	r29
    5450:	cf 93       	push	r28
    5452:	cd b7       	in	r28, 0x3d	; 61
    5454:	de b7       	in	r29, 0x3e	; 62
    5456:	28 97       	sbiw	r28, 0x08	; 8
    5458:	0f b6       	in	r0, 0x3f	; 63
    545a:	f8 94       	cli
    545c:	de bf       	out	0x3e, r29	; 62
    545e:	0f be       	out	0x3f, r0	; 63
    5460:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    5462:	7b 01       	movw	r14, r22
    5464:	8c 01       	movw	r16, r24
    5466:	ba e0       	ldi	r27, 0x0A	; 10
    5468:	16 95       	lsr	r17
    546a:	07 95       	ror	r16
    546c:	f7 94       	ror	r15
    546e:	e7 94       	ror	r14
    5470:	ba 95       	dec	r27
    5472:	d1 f7       	brne	.-12     	; 0x5468 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    5474:	e9 82       	std	Y+1, r14	; 0x01
    5476:	fa 82       	std	Y+2, r15	; 0x02
    5478:	0b 83       	std	Y+3, r16	; 0x03
    547a:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    547c:	73 70       	andi	r23, 0x03	; 3
    547e:	80 70       	andi	r24, 0x00	; 0
    5480:	90 70       	andi	r25, 0x00	; 0
    5482:	23 eb       	ldi	r18, 0xB3	; 179
    5484:	36 ee       	ldi	r19, 0xE6	; 230
    5486:	4e e0       	ldi	r20, 0x0E	; 14
    5488:	50 e0       	ldi	r21, 0x00	; 0
    548a:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    548e:	6d 83       	std	Y+5, r22	; 0x05
    5490:	7e 83       	std	Y+6, r23	; 0x06
    5492:	8f 83       	std	Y+7, r24	; 0x07
    5494:	98 87       	std	Y+8, r25	; 0x08
    5496:	2e 2d       	mov	r18, r14
    5498:	3a 81       	ldd	r19, Y+2	; 0x02
    549a:	4b 81       	ldd	r20, Y+3	; 0x03
    549c:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    549e:	28 96       	adiw	r28, 0x08	; 8
    54a0:	0f b6       	in	r0, 0x3f	; 63
    54a2:	f8 94       	cli
    54a4:	de bf       	out	0x3e, r29	; 62
    54a6:	0f be       	out	0x3f, r0	; 63
    54a8:	cd bf       	out	0x3d, r28	; 61
    54aa:	cf 91       	pop	r28
    54ac:	df 91       	pop	r29
    54ae:	1f 91       	pop	r17
    54b0:	0f 91       	pop	r16
    54b2:	ff 90       	pop	r15
    54b4:	ef 90       	pop	r14
    54b6:	08 95       	ret

000054b8 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    54b8:	8f 92       	push	r8
    54ba:	9f 92       	push	r9
    54bc:	af 92       	push	r10
    54be:	bf 92       	push	r11
    54c0:	cf 92       	push	r12
    54c2:	df 92       	push	r13
    54c4:	ef 92       	push	r14
    54c6:	ff 92       	push	r15
    54c8:	0f 93       	push	r16
    54ca:	1f 93       	push	r17
    54cc:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    54ce:	20 81       	ld	r18, Z
    54d0:	31 81       	ldd	r19, Z+1	; 0x01
    54d2:	42 81       	ldd	r20, Z+2	; 0x02
    54d4:	53 81       	ldd	r21, Z+3	; 0x03
    54d6:	64 81       	ldd	r22, Z+4	; 0x04
    54d8:	75 81       	ldd	r23, Z+5	; 0x05
    54da:	86 81       	ldd	r24, Z+6	; 0x06
    54dc:	97 81       	ldd	r25, Z+7	; 0x07
    54de:	21 15       	cp	r18, r1
    54e0:	31 05       	cpc	r19, r1
    54e2:	41 05       	cpc	r20, r1
    54e4:	51 05       	cpc	r21, r1
    54e6:	09 f4       	brne	.+2      	; 0x54ea <_nrk_time_to_ticks_long+0x32>
    54e8:	5b c0       	rjmp	.+182    	; 0x55a0 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    54ea:	5b 01       	movw	r10, r22
    54ec:	6c 01       	movw	r12, r24
    54ee:	ee 24       	eor	r14, r14
    54f0:	ff 24       	eor	r15, r15
    54f2:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    54f4:	60 e0       	ldi	r22, 0x00	; 0
    54f6:	38 c0       	rjmp	.+112    	; 0x5568 <_nrk_time_to_ticks_long+0xb0>
    54f8:	8a 2c       	mov	r8, r10
    54fa:	ab 2d       	mov	r26, r11
    54fc:	a6 53       	subi	r26, 0x36	; 54
    54fe:	f1 e0       	ldi	r31, 0x01	; 1
    5500:	ab 15       	cp	r26, r11
    5502:	08 f0       	brcs	.+2      	; 0x5506 <_nrk_time_to_ticks_long+0x4e>
    5504:	f0 e0       	ldi	r31, 0x00	; 0
    5506:	8c 2d       	mov	r24, r12
    5508:	86 56       	subi	r24, 0x66	; 102
    550a:	91 e0       	ldi	r25, 0x01	; 1
    550c:	8c 15       	cp	r24, r12
    550e:	08 f0       	brcs	.+2      	; 0x5512 <_nrk_time_to_ticks_long+0x5a>
    5510:	90 e0       	ldi	r25, 0x00	; 0
    5512:	f8 0f       	add	r31, r24
    5514:	71 e0       	ldi	r23, 0x01	; 1
    5516:	f8 17       	cp	r31, r24
    5518:	08 f0       	brcs	.+2      	; 0x551c <_nrk_time_to_ticks_long+0x64>
    551a:	70 e0       	ldi	r23, 0x00	; 0
    551c:	97 2b       	or	r25, r23
    551e:	7d 2d       	mov	r23, r13
    5520:	75 5c       	subi	r23, 0xC5	; 197
    5522:	e1 e0       	ldi	r30, 0x01	; 1
    5524:	7d 15       	cp	r23, r13
    5526:	08 f0       	brcs	.+2      	; 0x552a <_nrk_time_to_ticks_long+0x72>
    5528:	e0 e0       	ldi	r30, 0x00	; 0
    552a:	97 0f       	add	r25, r23
    552c:	81 e0       	ldi	r24, 0x01	; 1
    552e:	97 17       	cp	r25, r23
    5530:	08 f0       	brcs	.+2      	; 0x5534 <_nrk_time_to_ticks_long+0x7c>
    5532:	80 e0       	ldi	r24, 0x00	; 0
    5534:	8e 2b       	or	r24, r30
    5536:	8e 0d       	add	r24, r14
    5538:	e1 e0       	ldi	r30, 0x01	; 1
    553a:	8e 15       	cp	r24, r14
    553c:	08 f0       	brcs	.+2      	; 0x5540 <_nrk_time_to_ticks_long+0x88>
    553e:	e0 e0       	ldi	r30, 0x00	; 0
    5540:	ef 0d       	add	r30, r15
    5542:	71 e0       	ldi	r23, 0x01	; 1
    5544:	ef 15       	cp	r30, r15
    5546:	08 f0       	brcs	.+2      	; 0x554a <_nrk_time_to_ticks_long+0x92>
    5548:	70 e0       	ldi	r23, 0x00	; 0
    554a:	70 0f       	add	r23, r16
    554c:	b1 e0       	ldi	r27, 0x01	; 1
    554e:	70 17       	cp	r23, r16
    5550:	08 f0       	brcs	.+2      	; 0x5554 <_nrk_time_to_ticks_long+0x9c>
    5552:	b0 e0       	ldi	r27, 0x00	; 0
    5554:	b1 0f       	add	r27, r17
    5556:	a8 2c       	mov	r10, r8
    5558:	ba 2e       	mov	r11, r26
    555a:	cf 2e       	mov	r12, r31
    555c:	d9 2e       	mov	r13, r25
    555e:	e8 2e       	mov	r14, r24
    5560:	fe 2e       	mov	r15, r30
    5562:	07 2f       	mov	r16, r23
    5564:	1b 2f       	mov	r17, r27
    5566:	6f 5f       	subi	r22, 0xFF	; 255
    5568:	86 2f       	mov	r24, r22
    556a:	90 e0       	ldi	r25, 0x00	; 0
    556c:	a0 e0       	ldi	r26, 0x00	; 0
    556e:	b0 e0       	ldi	r27, 0x00	; 0
    5570:	82 17       	cp	r24, r18
    5572:	93 07       	cpc	r25, r19
    5574:	a4 07       	cpc	r26, r20
    5576:	b5 07       	cpc	r27, r21
    5578:	08 f4       	brcc	.+2      	; 0x557c <_nrk_time_to_ticks_long+0xc4>
    557a:	be cf       	rjmp	.-132    	; 0x54f8 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    557c:	95 01       	movw	r18, r10
    557e:	a6 01       	movw	r20, r12
    5580:	b7 01       	movw	r22, r14
    5582:	c8 01       	movw	r24, r16
    5584:	e3 eb       	ldi	r30, 0xB3	; 179
    5586:	ae 2e       	mov	r10, r30
    5588:	06 ee       	ldi	r16, 0xE6	; 230
    558a:	b0 2e       	mov	r11, r16
    558c:	1e e0       	ldi	r17, 0x0E	; 14
    558e:	c1 2e       	mov	r12, r17
    5590:	dd 24       	eor	r13, r13
    5592:	ee 24       	eor	r14, r14
    5594:	ff 24       	eor	r15, r15
    5596:	00 e0       	ldi	r16, 0x00	; 0
    5598:	10 e0       	ldi	r17, 0x00	; 0
    559a:	0e 94 e9 3c 	call	0x79d2	; 0x79d2 <__udivdi3>
    559e:	06 c0       	rjmp	.+12     	; 0x55ac <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    55a0:	23 eb       	ldi	r18, 0xB3	; 179
    55a2:	36 ee       	ldi	r19, 0xE6	; 230
    55a4:	4e e0       	ldi	r20, 0x0E	; 14
    55a6:	50 e0       	ldi	r21, 0x00	; 0
    55a8:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    55ac:	b9 01       	movw	r22, r18
    55ae:	ca 01       	movw	r24, r20
}
return ticks;
}
    55b0:	1f 91       	pop	r17
    55b2:	0f 91       	pop	r16
    55b4:	ff 90       	pop	r15
    55b6:	ef 90       	pop	r14
    55b8:	df 90       	pop	r13
    55ba:	cf 90       	pop	r12
    55bc:	bf 90       	pop	r11
    55be:	af 90       	pop	r10
    55c0:	9f 90       	pop	r9
    55c2:	8f 90       	pop	r8
    55c4:	08 95       	ret

000055c6 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    55c6:	0f 93       	push	r16
    55c8:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    55ca:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    55cc:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    55ce:	0e 94 e1 20 	call	0x41c2	; 0x41c2 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    55d2:	0e 94 94 2f 	call	0x5f28	; 0x5f28 <_nrk_get_next_wakeup>
    55d6:	85 31       	cpi	r24, 0x15	; 21
    55d8:	28 f4       	brcc	.+10     	; 0x55e4 <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    55da:	00 93 55 07 	sts	0x0755, r16
	    nrk_idle();
    55de:	0e 94 06 31 	call	0x620c	; 0x620c <nrk_idle>
    55e2:	08 c0       	rjmp	.+16     	; 0x55f4 <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    55e4:	8a e0       	ldi	r24, 0x0A	; 10
    55e6:	90 e0       	ldi	r25, 0x00	; 0
    55e8:	0e 94 03 2f 	call	0x5e06	; 0x5e06 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    55ec:	10 93 55 07 	sts	0x0755, r17
	    nrk_sleep();
    55f0:	0e 94 fa 30 	call	0x61f4	; 0x61f4 <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    55f4:	80 91 2b 05 	lds	r24, 0x052B
    55f8:	85 35       	cpi	r24, 0x55	; 85
    55fa:	19 f0       	breq	.+6      	; 0x5602 <nrk_idle_task+0x3c>
    55fc:	88 e0       	ldi	r24, 0x08	; 8
    55fe:	0e 94 03 1f 	call	0x3e06	; 0x3e06 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5602:	80 91 7e 10 	lds	r24, 0x107E
    5606:	85 35       	cpi	r24, 0x55	; 85
    5608:	11 f3       	breq	.-60     	; 0x55ce <nrk_idle_task+0x8>
    560a:	88 e0       	ldi	r24, 0x08	; 8
    560c:	0e 94 03 1f 	call	0x3e06	; 0x3e06 <nrk_error_add>
    5610:	de cf       	rjmp	.-68     	; 0x55ce <nrk_idle_task+0x8>

00005612 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    5612:	4f 92       	push	r4
    5614:	5f 92       	push	r5
    5616:	6f 92       	push	r6
    5618:	7f 92       	push	r7
    561a:	8f 92       	push	r8
    561c:	9f 92       	push	r9
    561e:	af 92       	push	r10
    5620:	bf 92       	push	r11
    5622:	cf 92       	push	r12
    5624:	df 92       	push	r13
    5626:	ef 92       	push	r14
    5628:	ff 92       	push	r15
    562a:	0f 93       	push	r16
    562c:	1f 93       	push	r17
    562e:	df 93       	push	r29
    5630:	cf 93       	push	r28
    5632:	0f 92       	push	r0
    5634:	cd b7       	in	r28, 0x3d	; 61
    5636:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    5638:	0e 94 93 2f 	call	0x5f26	; 0x5f26 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    563c:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    5640:	8a ef       	ldi	r24, 0xFA	; 250
    5642:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    5646:	0e 94 f3 30 	call	0x61e6	; 0x61e6 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    564a:	0e 94 93 2d 	call	0x5b26	; 0x5b26 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    564e:	00 91 29 05 	lds	r16, 0x0529
    5652:	60 2f       	mov	r22, r16
    5654:	70 e0       	ldi	r23, 0x00	; 0
    5656:	80 e0       	ldi	r24, 0x00	; 0
    5658:	90 e0       	ldi	r25, 0x00	; 0
    565a:	23 eb       	ldi	r18, 0xB3	; 179
    565c:	36 ee       	ldi	r19, 0xE6	; 230
    565e:	4e e0       	ldi	r20, 0x0E	; 14
    5660:	50 e0       	ldi	r21, 0x00	; 0
    5662:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    5666:	6b 01       	movw	r12, r22
    5668:	7c 01       	movw	r14, r24
    566a:	80 91 5c 07 	lds	r24, 0x075C
    566e:	90 91 5d 07 	lds	r25, 0x075D
    5672:	a0 91 5e 07 	lds	r26, 0x075E
    5676:	b0 91 5f 07 	lds	r27, 0x075F
    567a:	c8 0e       	add	r12, r24
    567c:	d9 1e       	adc	r13, r25
    567e:	ea 1e       	adc	r14, r26
    5680:	fb 1e       	adc	r15, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5682:	c7 01       	movw	r24, r14
    5684:	b6 01       	movw	r22, r12
    5686:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    568a:	c6 1a       	sub	r12, r22
    568c:	d7 0a       	sbc	r13, r23
    568e:	e8 0a       	sbc	r14, r24
    5690:	f9 0a       	sbc	r15, r25
    5692:	c0 92 5c 07 	sts	0x075C, r12
    5696:	d0 92 5d 07 	sts	0x075D, r13
    569a:	e0 92 5e 07 	sts	0x075E, r14
    569e:	f0 92 5f 07 	sts	0x075F, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    56a2:	e0 91 61 07 	lds	r30, 0x0761
    56a6:	f0 91 62 07 	lds	r31, 0x0762
    56aa:	80 85       	ldd	r24, Z+8	; 0x08
    56ac:	88 23       	and	r24, r24
    56ae:	81 f5       	brne	.+96     	; 0x5710 <_nrk_scheduler+0xfe>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    56b0:	80 91 55 07 	lds	r24, 0x0755
    56b4:	82 30       	cpi	r24, 0x02	; 2
    56b6:	19 f4       	brne	.+6      	; 0x56be <_nrk_scheduler+0xac>
    56b8:	80 2f       	mov	r24, r16
    56ba:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    56be:	e0 91 61 07 	lds	r30, 0x0761
    56c2:	f0 91 62 07 	lds	r31, 0x0762
    56c6:	80 85       	ldd	r24, Z+8	; 0x08
    56c8:	60 91 29 05 	lds	r22, 0x0529
    56cc:	0e 94 eb 17 	call	0x2fd6	; 0x2fd6 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    56d0:	e0 91 61 07 	lds	r30, 0x0761
    56d4:	f0 91 62 07 	lds	r31, 0x0762
    56d8:	80 85       	ldd	r24, Z+8	; 0x08
    56da:	60 e0       	ldi	r22, 0x00	; 0
    56dc:	0e 94 b8 18 	call	0x3170	; 0x3170 <_nrk_stats_task_suspend>
    56e0:	80 91 58 07 	lds	r24, 0x0758
    56e4:	90 91 59 07 	lds	r25, 0x0759
    56e8:	a0 91 5a 07 	lds	r26, 0x075A
    56ec:	b0 91 5b 07 	lds	r27, 0x075B
    56f0:	c0 90 5c 07 	lds	r12, 0x075C
    56f4:	d0 90 5d 07 	lds	r13, 0x075D
    56f8:	e0 90 5e 07 	lds	r14, 0x075E
    56fc:	f0 90 5f 07 	lds	r15, 0x075F

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5700:	63 eb       	ldi	r22, 0xB3	; 179
    5702:	86 2e       	mov	r8, r22
    5704:	66 ee       	ldi	r22, 0xE6	; 230
    5706:	96 2e       	mov	r9, r22
    5708:	6e e0       	ldi	r22, 0x0E	; 14
    570a:	a6 2e       	mov	r10, r22
    570c:	b1 2c       	mov	r11, r1
    570e:	1d c0       	rjmp	.+58     	; 0x574a <_nrk_scheduler+0x138>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    5710:	95 81       	ldd	r25, Z+5	; 0x05
    5712:	99 23       	and	r25, r25
    5714:	11 f0       	breq	.+4      	; 0x571a <_nrk_scheduler+0x108>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5716:	60 2f       	mov	r22, r16
    5718:	e1 cf       	rjmp	.-62     	; 0x56dc <_nrk_scheduler+0xca>
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    571a:	60 2f       	mov	r22, r16
    571c:	0e 94 eb 17 	call	0x2fd6	; 0x2fd6 <_nrk_stats_task_preempted>
    5720:	df cf       	rjmp	.-66     	; 0x56e0 <_nrk_scheduler+0xce>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    5722:	80 e0       	ldi	r24, 0x00	; 0
    5724:	96 e3       	ldi	r25, 0x36	; 54
    5726:	a5 e6       	ldi	r26, 0x65	; 101
    5728:	b4 ec       	ldi	r27, 0xC4	; 196
    572a:	c8 0e       	add	r12, r24
    572c:	d9 1e       	adc	r13, r25
    572e:	ea 1e       	adc	r14, r26
    5730:	fb 1e       	adc	r15, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5732:	c7 01       	movw	r24, r14
    5734:	b6 01       	movw	r22, r12
    5736:	a5 01       	movw	r20, r10
    5738:	94 01       	movw	r18, r8
    573a:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    573e:	c6 1a       	sub	r12, r22
    5740:	d7 0a       	sbc	r13, r23
    5742:	e8 0a       	sbc	r14, r24
    5744:	f9 0a       	sbc	r15, r25
    5746:	d3 01       	movw	r26, r6
    5748:	c2 01       	movw	r24, r4
    574a:	2c 01       	movw	r4, r24
    574c:	3d 01       	movw	r6, r26
    574e:	08 94       	sec
    5750:	41 1c       	adc	r4, r1
    5752:	51 1c       	adc	r5, r1
    5754:	61 1c       	adc	r6, r1
    5756:	71 1c       	adc	r7, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    5758:	e0 e0       	ldi	r30, 0x00	; 0
    575a:	ce 16       	cp	r12, r30
    575c:	ea ec       	ldi	r30, 0xCA	; 202
    575e:	de 06       	cpc	r13, r30
    5760:	ea e9       	ldi	r30, 0x9A	; 154
    5762:	ee 06       	cpc	r14, r30
    5764:	eb e3       	ldi	r30, 0x3B	; 59
    5766:	fe 06       	cpc	r15, r30
    5768:	e0 f6       	brcc	.-72     	; 0x5722 <_nrk_scheduler+0x110>
    576a:	80 93 58 07 	sts	0x0758, r24
    576e:	90 93 59 07 	sts	0x0759, r25
    5772:	a0 93 5a 07 	sts	0x075A, r26
    5776:	b0 93 5b 07 	sts	0x075B, r27
    577a:	c0 92 5c 07 	sts	0x075C, r12
    577e:	d0 92 5d 07 	sts	0x075D, r13
    5782:	e0 92 5e 07 	sts	0x075E, r14
    5786:	f0 92 5f 07 	sts	0x075F, r15
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    578a:	e0 91 61 07 	lds	r30, 0x0761
    578e:	f0 91 62 07 	lds	r31, 0x0762
    5792:	85 81       	ldd	r24, Z+5	; 0x05
    5794:	88 23       	and	r24, r24
    5796:	b9 f0       	breq	.+46     	; 0x57c6 <_nrk_scheduler+0x1b4>
    5798:	81 85       	ldd	r24, Z+9	; 0x09
    579a:	84 30       	cpi	r24, 0x04	; 4
    579c:	a1 f0       	breq	.+40     	; 0x57c6 <_nrk_scheduler+0x1b4>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    579e:	87 81       	ldd	r24, Z+7	; 0x07
    57a0:	82 30       	cpi	r24, 0x02	; 2
    57a2:	29 f0       	breq	.+10     	; 0x57ae <_nrk_scheduler+0x19c>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    57a4:	88 23       	and	r24, r24
    57a6:	41 f0       	breq	.+16     	; 0x57b8 <_nrk_scheduler+0x1a6>
    57a8:	86 81       	ldd	r24, Z+6	; 0x06
    57aa:	88 23       	and	r24, r24
    57ac:	11 f4       	brne	.+4      	; 0x57b2 <_nrk_scheduler+0x1a0>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    57ae:	85 e0       	ldi	r24, 0x05	; 5
    57b0:	01 c0       	rjmp	.+2      	; 0x57b4 <_nrk_scheduler+0x1a2>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    57b2:	83 e0       	ldi	r24, 0x03	; 3
    57b4:	81 87       	std	Z+9, r24	; 0x09
    57b6:	04 c0       	rjmp	.+8      	; 0x57c0 <_nrk_scheduler+0x1ae>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    57b8:	83 e0       	ldi	r24, 0x03	; 3
    57ba:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    57bc:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    57be:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    57c0:	80 85       	ldd	r24, Z+8	; 0x08
    57c2:	0e 94 4b 25 	call	0x4a96	; 0x4a96 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    57c6:	e0 91 61 07 	lds	r30, 0x0761
    57ca:	f0 91 62 07 	lds	r31, 0x0762
    57ce:	85 8d       	ldd	r24, Z+29	; 0x1d
    57d0:	96 8d       	ldd	r25, Z+30	; 0x1e
    57d2:	00 97       	sbiw	r24, 0x00	; 0
    57d4:	e9 f1       	breq	.+122    	; 0x5850 <_nrk_scheduler+0x23e>
    57d6:	80 85       	ldd	r24, Z+8	; 0x08
    57d8:	88 23       	and	r24, r24
    57da:	d1 f1       	breq	.+116    	; 0x5850 <_nrk_scheduler+0x23e>
    57dc:	91 85       	ldd	r25, Z+9	; 0x09
    57de:	94 30       	cpi	r25, 0x04	; 4
    57e0:	b9 f1       	breq	.+110    	; 0x5850 <_nrk_scheduler+0x23e>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    57e2:	41 8d       	ldd	r20, Z+25	; 0x19
    57e4:	52 8d       	ldd	r21, Z+26	; 0x1a
    57e6:	20 91 29 05 	lds	r18, 0x0529
    57ea:	30 e0       	ldi	r19, 0x00	; 0
    57ec:	42 17       	cp	r20, r18
    57ee:	53 07       	cpc	r21, r19
    57f0:	88 f4       	brcc	.+34     	; 0x5814 <_nrk_scheduler+0x202>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    57f2:	0e 94 43 17 	call	0x2e86	; 0x2e86 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    57f6:	e0 91 61 07 	lds	r30, 0x0761
    57fa:	f0 91 62 07 	lds	r31, 0x0762
    57fe:	82 e0       	ldi	r24, 0x02	; 2
    5800:	60 85       	ldd	r22, Z+8	; 0x08
    5802:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5806:	e0 91 61 07 	lds	r30, 0x0761
    580a:	f0 91 62 07 	lds	r31, 0x0762
    580e:	12 8e       	std	Z+26, r1	; 0x1a
    5810:	11 8e       	std	Z+25, r1	; 0x19
    5812:	04 c0       	rjmp	.+8      	; 0x581c <_nrk_scheduler+0x20a>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5814:	42 1b       	sub	r20, r18
    5816:	53 0b       	sbc	r21, r19
    5818:	52 8f       	std	Z+26, r21	; 0x1a
    581a:	41 8f       	std	Z+25, r20	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    581c:	e0 91 61 07 	lds	r30, 0x0761
    5820:	f0 91 62 07 	lds	r31, 0x0762
    5824:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    5826:	21 8d       	ldd	r18, Z+25	; 0x19
    5828:	32 8d       	ldd	r19, Z+26	; 0x1a
    582a:	21 15       	cp	r18, r1
    582c:	31 05       	cpc	r19, r1
    582e:	81 f4       	brne	.+32     	; 0x5850 <_nrk_scheduler+0x23e>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5830:	80 2f       	mov	r24, r16
    5832:	0e 94 43 17 	call	0x2e86	; 0x2e86 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    5836:	83 e0       	ldi	r24, 0x03	; 3
    5838:	60 2f       	mov	r22, r16
    583a:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    583e:	e0 91 61 07 	lds	r30, 0x0761
    5842:	f0 91 62 07 	lds	r31, 0x0762
    5846:	83 e0       	ldi	r24, 0x03	; 3
    5848:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    584a:	80 2f       	mov	r24, r16
    584c:	0e 94 4b 25 	call	0x4a96	; 0x4a96 <nrk_rem_from_readyQ>
    5850:	59 e7       	ldi	r21, 0x79	; 121
    5852:	65 2e       	mov	r6, r21
    5854:	56 e0       	ldi	r21, 0x06	; 6
    5856:	75 2e       	mov	r7, r21

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5858:	00 e6       	ldi	r16, 0x60	; 96
    585a:	1a ee       	ldi	r17, 0xEA	; 234
    585c:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    585e:	41 e0       	ldi	r20, 0x01	; 1
    5860:	44 2e       	mov	r4, r20
    5862:	51 2c       	mov	r5, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5864:	3a ef       	ldi	r19, 0xFA	; 250
    5866:	c3 2e       	mov	r12, r19
    5868:	d1 2c       	mov	r13, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    586a:	92 e0       	ldi	r25, 0x02	; 2
    586c:	f9 2e       	mov	r15, r25
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    586e:	81 e0       	ldi	r24, 0x01	; 1
    5870:	88 2e       	mov	r8, r24
    5872:	91 2c       	mov	r9, r1
    5874:	a1 2c       	mov	r10, r1
    5876:	b1 2c       	mov	r11, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    5878:	d3 01       	movw	r26, r6
    587a:	13 96       	adiw	r26, 0x03	; 3
    587c:	8c 91       	ld	r24, X
    587e:	13 97       	sbiw	r26, 0x03	; 3
    5880:	8f 3f       	cpi	r24, 0xFF	; 255
    5882:	09 f4       	brne	.+2      	; 0x5886 <_nrk_scheduler+0x274>
    5884:	c4 c0       	rjmp	.+392    	; 0x5a0e <_nrk_scheduler+0x3fc>
        nrk_task_TCB[task_ID].suspend_flag=0;
    5886:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    5888:	88 23       	and	r24, r24
    588a:	09 f4       	brne	.+2      	; 0x588e <_nrk_scheduler+0x27c>
    588c:	43 c0       	rjmp	.+134    	; 0x5914 <_nrk_scheduler+0x302>
    588e:	14 96       	adiw	r26, 0x04	; 4
    5890:	8c 91       	ld	r24, X
    5892:	14 97       	sbiw	r26, 0x04	; 4
    5894:	84 30       	cpi	r24, 0x04	; 4
    5896:	f1 f1       	breq	.+124    	; 0x5914 <_nrk_scheduler+0x302>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    5898:	50 96       	adiw	r26, 0x10	; 16
    589a:	4d 91       	ld	r20, X+
    589c:	5c 91       	ld	r21, X
    589e:	51 97       	sbiw	r26, 0x11	; 17
    58a0:	80 91 29 05 	lds	r24, 0x0529
    58a4:	90 e0       	ldi	r25, 0x00	; 0
    58a6:	48 17       	cp	r20, r24
    58a8:	59 07       	cpc	r21, r25
    58aa:	38 f0       	brcs	.+14     	; 0x58ba <_nrk_scheduler+0x2a8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    58ac:	48 1b       	sub	r20, r24
    58ae:	59 0b       	sbc	r21, r25
    58b0:	51 96       	adiw	r26, 0x11	; 17
    58b2:	5c 93       	st	X, r21
    58b4:	4e 93       	st	-X, r20
    58b6:	50 97       	sbiw	r26, 0x10	; 16
    58b8:	03 c0       	rjmp	.+6      	; 0x58c0 <_nrk_scheduler+0x2ae>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    58ba:	f3 01       	movw	r30, r6
    58bc:	11 8a       	std	Z+17, r1	; 0x11
    58be:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    58c0:	d3 01       	movw	r26, r6
    58c2:	52 96       	adiw	r26, 0x12	; 18
    58c4:	4d 91       	ld	r20, X+
    58c6:	5c 91       	ld	r21, X
    58c8:	53 97       	sbiw	r26, 0x13	; 19
    58ca:	48 17       	cp	r20, r24
    58cc:	59 07       	cpc	r21, r25
    58ce:	38 f0       	brcs	.+14     	; 0x58de <_nrk_scheduler+0x2cc>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    58d0:	48 1b       	sub	r20, r24
    58d2:	59 0b       	sbc	r21, r25
    58d4:	53 96       	adiw	r26, 0x13	; 19
    58d6:	5c 93       	st	X, r21
    58d8:	4e 93       	st	-X, r20
    58da:	52 97       	sbiw	r26, 0x12	; 18
    58dc:	12 c0       	rjmp	.+36     	; 0x5902 <_nrk_scheduler+0x2f0>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    58de:	f3 01       	movw	r30, r6
    58e0:	66 89       	ldd	r22, Z+22	; 0x16
    58e2:	77 89       	ldd	r23, Z+23	; 0x17
    58e4:	86 17       	cp	r24, r22
    58e6:	97 07       	cpc	r25, r23
    58e8:	28 f4       	brcc	.+10     	; 0x58f4 <_nrk_scheduler+0x2e2>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    58ea:	68 1b       	sub	r22, r24
    58ec:	79 0b       	sbc	r23, r25
    58ee:	73 8b       	std	Z+19, r23	; 0x13
    58f0:	62 8b       	std	Z+18, r22	; 0x12
    58f2:	07 c0       	rjmp	.+14     	; 0x5902 <_nrk_scheduler+0x2f0>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    58f4:	0e 94 84 4a 	call	0x9508	; 0x9508 <__udivmodhi4>
    58f8:	d3 01       	movw	r26, r6
    58fa:	53 96       	adiw	r26, 0x13	; 19
    58fc:	9c 93       	st	X, r25
    58fe:	8e 93       	st	-X, r24
    5900:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5902:	f3 01       	movw	r30, r6
    5904:	82 89       	ldd	r24, Z+18	; 0x12
    5906:	93 89       	ldd	r25, Z+19	; 0x13
    5908:	00 97       	sbiw	r24, 0x00	; 0
    590a:	21 f4       	brne	.+8      	; 0x5914 <_nrk_scheduler+0x302>
    590c:	86 89       	ldd	r24, Z+22	; 0x16
    590e:	97 89       	ldd	r25, Z+23	; 0x17
    5910:	93 8b       	std	Z+19, r25	; 0x13
    5912:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    5914:	d3 01       	movw	r26, r6
    5916:	14 96       	adiw	r26, 0x04	; 4
    5918:	8c 91       	ld	r24, X
    591a:	14 97       	sbiw	r26, 0x04	; 4
    591c:	83 30       	cpi	r24, 0x03	; 3
    591e:	09 f0       	breq	.+2      	; 0x5922 <_nrk_scheduler+0x310>
    5920:	76 c0       	rjmp	.+236    	; 0x5a0e <_nrk_scheduler+0x3fc>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    5922:	50 96       	adiw	r26, 0x10	; 16
    5924:	8d 91       	ld	r24, X+
    5926:	9c 91       	ld	r25, X
    5928:	51 97       	sbiw	r26, 0x11	; 17
    592a:	00 97       	sbiw	r24, 0x00	; 0
    592c:	09 f0       	breq	.+2      	; 0x5930 <_nrk_scheduler+0x31e>
    592e:	66 c0       	rjmp	.+204    	; 0x59fc <_nrk_scheduler+0x3ea>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5930:	12 96       	adiw	r26, 0x02	; 2
    5932:	8c 91       	ld	r24, X
    5934:	12 97       	sbiw	r26, 0x02	; 2
    5936:	88 23       	and	r24, r24
    5938:	a9 f0       	breq	.+42     	; 0x5964 <_nrk_scheduler+0x352>
    593a:	11 96       	adiw	r26, 0x01	; 1
    593c:	8c 91       	ld	r24, X
    593e:	11 97       	sbiw	r26, 0x01	; 1
    5940:	88 23       	and	r24, r24
    5942:	81 f0       	breq	.+32     	; 0x5964 <_nrk_scheduler+0x352>
    5944:	d5 01       	movw	r26, r10
    5946:	c4 01       	movw	r24, r8
    5948:	00 90 49 07 	lds	r0, 0x0749
    594c:	04 c0       	rjmp	.+8      	; 0x5956 <_nrk_scheduler+0x344>
    594e:	88 0f       	add	r24, r24
    5950:	99 1f       	adc	r25, r25
    5952:	aa 1f       	adc	r26, r26
    5954:	bb 1f       	adc	r27, r27
    5956:	0a 94       	dec	r0
    5958:	d2 f7       	brpl	.-12     	; 0x594e <_nrk_scheduler+0x33c>
    595a:	f3 01       	movw	r30, r6
    595c:	84 87       	std	Z+12, r24	; 0x0c
    595e:	95 87       	std	Z+13, r25	; 0x0d
    5960:	a6 87       	std	Z+14, r26	; 0x0e
    5962:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    5964:	d3 01       	movw	r26, r6
    5966:	12 96       	adiw	r26, 0x02	; 2
    5968:	1c 92       	st	X, r1
    596a:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    596c:	11 96       	adiw	r26, 0x01	; 1
    596e:	1c 92       	st	X, r1
    5970:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    5972:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    5974:	5a 96       	adiw	r26, 0x1a	; 26
    5976:	4d 91       	ld	r20, X+
    5978:	5c 91       	ld	r21, X
    597a:	5b 97       	sbiw	r26, 0x1b	; 27
    597c:	56 96       	adiw	r26, 0x16	; 22
    597e:	8d 91       	ld	r24, X+
    5980:	9c 91       	ld	r25, X
    5982:	57 97       	sbiw	r26, 0x17	; 23
    5984:	58 96       	adiw	r26, 0x18	; 24
    5986:	6d 91       	ld	r22, X+
    5988:	7c 91       	ld	r23, X
    598a:	59 97       	sbiw	r26, 0x19	; 25
    598c:	41 30       	cpi	r20, 0x01	; 1
    598e:	51 05       	cpc	r21, r1
    5990:	d9 f4       	brne	.+54     	; 0x59c8 <_nrk_scheduler+0x3b6>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5992:	55 96       	adiw	r26, 0x15	; 21
    5994:	7c 93       	st	X, r23
    5996:	6e 93       	st	-X, r22
    5998:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    599a:	14 96       	adiw	r26, 0x04	; 4
    599c:	fc 92       	st	X, r15
    599e:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    59a0:	52 96       	adiw	r26, 0x12	; 18
    59a2:	4d 91       	ld	r20, X+
    59a4:	5c 91       	ld	r21, X
    59a6:	53 97       	sbiw	r26, 0x13	; 19
    59a8:	51 96       	adiw	r26, 0x11	; 17
    59aa:	5c 93       	st	X, r21
    59ac:	4e 93       	st	-X, r20
    59ae:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    59b0:	00 97       	sbiw	r24, 0x00	; 0
    59b2:	21 f4       	brne	.+8      	; 0x59bc <_nrk_scheduler+0x3aa>
    59b4:	51 96       	adiw	r26, 0x11	; 17
    59b6:	dc 92       	st	X, r13
    59b8:	ce 92       	st	-X, r12
    59ba:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    59bc:	82 2f       	mov	r24, r18
    59be:	29 83       	std	Y+1, r18	; 0x01
    59c0:	0e 94 a2 24 	call	0x4944	; 0x4944 <nrk_add_to_readyQ>
    59c4:	29 81       	ldd	r18, Y+1	; 0x01
    59c6:	1a c0       	rjmp	.+52     	; 0x59fc <_nrk_scheduler+0x3ea>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    59c8:	f3 01       	movw	r30, r6
    59ca:	75 8b       	std	Z+21, r23	; 0x15
    59cc:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    59ce:	ba 01       	movw	r22, r20
    59d0:	61 50       	subi	r22, 0x01	; 1
    59d2:	70 40       	sbci	r23, 0x00	; 0
    59d4:	68 9f       	mul	r22, r24
    59d6:	a0 01       	movw	r20, r0
    59d8:	69 9f       	mul	r22, r25
    59da:	50 0d       	add	r21, r0
    59dc:	78 9f       	mul	r23, r24
    59de:	50 0d       	add	r21, r0
    59e0:	11 24       	eor	r1, r1
    59e2:	51 8b       	std	Z+17, r21	; 0x11
    59e4:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    59e6:	53 8b       	std	Z+19, r21	; 0x13
    59e8:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    59ea:	00 97       	sbiw	r24, 0x00	; 0
    59ec:	11 f4       	brne	.+4      	; 0x59f2 <_nrk_scheduler+0x3e0>
    59ee:	d1 8a       	std	Z+17, r13	; 0x11
    59f0:	c0 8a       	std	Z+16, r12	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    59f2:	d3 01       	movw	r26, r6
    59f4:	5b 96       	adiw	r26, 0x1b	; 27
    59f6:	5c 92       	st	X, r5
    59f8:	4e 92       	st	-X, r4
    59fa:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    59fc:	f3 01       	movw	r30, r6
    59fe:	80 89       	ldd	r24, Z+16	; 0x10
    5a00:	91 89       	ldd	r25, Z+17	; 0x11
    5a02:	00 97       	sbiw	r24, 0x00	; 0
    5a04:	21 f0       	breq	.+8      	; 0x5a0e <_nrk_scheduler+0x3fc>
    5a06:	80 17       	cp	r24, r16
    5a08:	91 07       	cpc	r25, r17
    5a0a:	08 f4       	brcc	.+2      	; 0x5a0e <_nrk_scheduler+0x3fc>
    5a0c:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    5a0e:	2f 5f       	subi	r18, 0xFF	; 255
    5a10:	87 e2       	ldi	r24, 0x27	; 39
    5a12:	90 e0       	ldi	r25, 0x00	; 0
    5a14:	68 0e       	add	r6, r24
    5a16:	79 1e       	adc	r7, r25
    5a18:	25 30       	cpi	r18, 0x05	; 5
    5a1a:	09 f0       	breq	.+2      	; 0x5a1e <_nrk_scheduler+0x40c>
    5a1c:	2d cf       	rjmp	.-422    	; 0x5878 <_nrk_scheduler+0x266>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    5a1e:	e0 91 61 07 	lds	r30, 0x0761
    5a22:	f0 91 62 07 	lds	r31, 0x0762
    5a26:	80 85       	ldd	r24, Z+8	; 0x08
    5a28:	0e 94 86 17 	call	0x2f0c	; 0x2f0c <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    5a2c:	0e 94 75 24 	call	0x48ea	; 0x48ea <nrk_get_high_ready_task_ID>
    5a30:	f8 2e       	mov	r15, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5a32:	48 2f       	mov	r20, r24
    5a34:	55 27       	eor	r21, r21
    5a36:	47 fd       	sbrc	r20, 7
    5a38:	50 95       	com	r21
    5a3a:	27 e2       	ldi	r18, 0x27	; 39
    5a3c:	30 e0       	ldi	r19, 0x00	; 0
    5a3e:	42 9f       	mul	r20, r18
    5a40:	f0 01       	movw	r30, r0
    5a42:	43 9f       	mul	r20, r19
    5a44:	f0 0d       	add	r31, r0
    5a46:	52 9f       	mul	r21, r18
    5a48:	f0 0d       	add	r31, r0
    5a4a:	11 24       	eor	r1, r1
    5a4c:	ec 58       	subi	r30, 0x8C	; 140
    5a4e:	f9 4f       	sbci	r31, 0xF9	; 249
    5a50:	82 85       	ldd	r24, Z+10	; 0x0a
    5a52:	80 93 63 07 	sts	0x0763, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5a56:	f0 93 4b 07 	sts	0x074B, r31
    5a5a:	e0 93 4a 07 	sts	0x074A, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    5a5e:	ff 20       	and	r15, r15
    5a60:	99 f0       	breq	.+38     	; 0x5a88 <_nrk_scheduler+0x476>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    5a62:	25 8d       	ldd	r18, Z+29	; 0x1d
    5a64:	36 8d       	ldd	r19, Z+30	; 0x1e
    5a66:	21 15       	cp	r18, r1
    5a68:	31 05       	cpc	r19, r1
    5a6a:	51 f0       	breq	.+20     	; 0x5a80 <_nrk_scheduler+0x46e>
    5a6c:	21 8d       	ldd	r18, Z+25	; 0x19
    5a6e:	32 8d       	ldd	r19, Z+26	; 0x1a
    5a70:	2a 3f       	cpi	r18, 0xFA	; 250
    5a72:	31 05       	cpc	r19, r1
    5a74:	28 f4       	brcc	.+10     	; 0x5a80 <_nrk_scheduler+0x46e>
    5a76:	20 17       	cp	r18, r16
    5a78:	31 07       	cpc	r19, r17
    5a7a:	f8 f4       	brcc	.+62     	; 0x5aba <_nrk_scheduler+0x4a8>
    5a7c:	89 01       	movw	r16, r18
    5a7e:	1d c0       	rjmp	.+58     	; 0x5aba <_nrk_scheduler+0x4a8>
    5a80:	0b 3f       	cpi	r16, 0xFB	; 251
    5a82:	11 05       	cpc	r17, r1
    5a84:	d0 f0       	brcs	.+52     	; 0x5aba <_nrk_scheduler+0x4a8>
    5a86:	14 c0       	rjmp	.+40     	; 0x5ab0 <_nrk_scheduler+0x49e>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    5a88:	05 31       	cpi	r16, 0x15	; 21
    5a8a:	11 05       	cpc	r17, r1
    5a8c:	b0 f0       	brcs	.+44     	; 0x5aba <_nrk_scheduler+0x4a8>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    5a8e:	98 01       	movw	r18, r16
    5a90:	24 51       	subi	r18, 0x14	; 20
    5a92:	30 40       	sbci	r19, 0x00	; 0
    5a94:	2a 3f       	cpi	r18, 0xFA	; 250
    5a96:	31 05       	cpc	r19, r1
    5a98:	38 f4       	brcc	.+14     	; 0x5aa8 <_nrk_scheduler+0x496>
    5a9a:	89 01       	movw	r16, r18
    5a9c:	23 31       	cpi	r18, 0x13	; 19
    5a9e:	31 05       	cpc	r19, r1
    5aa0:	60 f4       	brcc	.+24     	; 0x5aba <_nrk_scheduler+0x4a8>
    5aa2:	03 e1       	ldi	r16, 0x13	; 19
    5aa4:	10 e0       	ldi	r17, 0x00	; 0
    5aa6:	09 c0       	rjmp	.+18     	; 0x5aba <_nrk_scheduler+0x4a8>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    5aa8:	91 e0       	ldi	r25, 0x01	; 1
    5aaa:	0e 30       	cpi	r16, 0x0E	; 14
    5aac:	19 07       	cpc	r17, r25
    5aae:	19 f0       	breq	.+6      	; 0x5ab6 <_nrk_scheduler+0x4a4>
            {
                next_wake=MAX_SCHED_WAKEUP_TIME;
    5ab0:	0a ef       	ldi	r16, 0xFA	; 250
    5ab2:	10 e0       	ldi	r17, 0x00	; 0
    5ab4:	02 c0       	rjmp	.+4      	; 0x5aba <_nrk_scheduler+0x4a8>
            }
            else
            {
                next_wake=MAX_SCHED_WAKEUP_TIME-NRK_SLEEP_WAKEUP_TIME;
    5ab6:	06 ee       	ldi	r16, 0xE6	; 230
    5ab8:	10 e0       	ldi	r17, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    5aba:	80 93 54 07 	sts	0x0754, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    5abe:	f0 93 62 07 	sts	0x0762, r31
    5ac2:	e0 93 61 07 	sts	0x0761, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    5ac6:	00 93 29 05 	sts	0x0529, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    5aca:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    5ace:	28 2f       	mov	r18, r24
    5ad0:	30 e0       	ldi	r19, 0x00	; 0
    5ad2:	2f 5f       	subi	r18, 0xFF	; 255
    5ad4:	3f 4f       	sbci	r19, 0xFF	; 255
    5ad6:	20 17       	cp	r18, r16
    5ad8:	31 07       	cpc	r19, r17
    5ada:	40 f0       	brcs	.+16     	; 0x5aec <_nrk_scheduler+0x4da>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    5adc:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <_nrk_os_timer_get>
    5ae0:	08 2f       	mov	r16, r24
    5ae2:	10 e0       	ldi	r17, 0x00	; 0
    5ae4:	0e 5f       	subi	r16, 0xFE	; 254
    5ae6:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    5ae8:	00 93 29 05 	sts	0x0529, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5aec:	ff 20       	and	r15, r15
    5aee:	11 f0       	breq	.+4      	; 0x5af4 <_nrk_scheduler+0x4e2>
    5af0:	10 92 55 07 	sts	0x0755, r1

    _nrk_set_next_wakeup(next_wake);
    5af4:	80 2f       	mov	r24, r16
    5af6:	0e 94 97 2f 	call	0x5f2e	; 0x5f2e <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    5afa:	0e 94 5b 31 	call	0x62b6	; 0x62b6 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    5afe:	0e 94 be 3c 	call	0x797c	; 0x797c <nrk_start_high_ready_task>

}
    5b02:	0f 90       	pop	r0
    5b04:	cf 91       	pop	r28
    5b06:	df 91       	pop	r29
    5b08:	1f 91       	pop	r17
    5b0a:	0f 91       	pop	r16
    5b0c:	ff 90       	pop	r15
    5b0e:	ef 90       	pop	r14
    5b10:	df 90       	pop	r13
    5b12:	cf 90       	pop	r12
    5b14:	bf 90       	pop	r11
    5b16:	af 90       	pop	r10
    5b18:	9f 90       	pop	r9
    5b1a:	8f 90       	pop	r8
    5b1c:	7f 90       	pop	r7
    5b1e:	6f 90       	pop	r6
    5b20:	5f 90       	pop	r5
    5b22:	4f 90       	pop	r4
    5b24:	08 95       	ret

00005b26 <_nrk_sw_wdt_check>:
#include <stdio.h>

#ifdef NRK_SW_WDT

void _nrk_sw_wdt_check()
{
    5b26:	2f 92       	push	r2
    5b28:	3f 92       	push	r3
    5b2a:	4f 92       	push	r4
    5b2c:	5f 92       	push	r5
    5b2e:	6f 92       	push	r6
    5b30:	7f 92       	push	r7
    5b32:	8f 92       	push	r8
    5b34:	9f 92       	push	r9
    5b36:	af 92       	push	r10
    5b38:	bf 92       	push	r11
    5b3a:	cf 92       	push	r12
    5b3c:	df 92       	push	r13
    5b3e:	ef 92       	push	r14
    5b40:	ff 92       	push	r15
    5b42:	0f 93       	push	r16
    5b44:	1f 93       	push	r17
    5b46:	df 93       	push	r29
    5b48:	cf 93       	push	r28
    5b4a:	cd b7       	in	r28, 0x3d	; 61
    5b4c:	de b7       	in	r29, 0x3e	; 62
    5b4e:	60 97       	sbiw	r28, 0x10	; 16
    5b50:	0f b6       	in	r0, 0x3f	; 63
    5b52:	f8 94       	cli
    5b54:	de bf       	out	0x3e, r29	; 62
    5b56:	0f be       	out	0x3f, r0	; 63
    5b58:	cd bf       	out	0x3d, r28	; 61
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    5b5a:	ce 01       	movw	r24, r28
    5b5c:	01 96       	adiw	r24, 0x01	; 1
    5b5e:	0e 94 18 28 	call	0x5030	; 0x5030 <nrk_time_get>
    5b62:	94 e6       	ldi	r25, 0x64	; 100
    5b64:	49 2e       	mov	r4, r25
    5b66:	97 e0       	ldi	r25, 0x07	; 7
    5b68:	59 2e       	mov	r5, r25
    5b6a:	66 24       	eor	r6, r6
    5b6c:	77 24       	eor	r7, r7
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    {
        if(sw_wdts[i].active==1 && (nrk_time_sub(&sub,sw_wdts[i].next_period,now)==NRK_ERROR))
    5b6e:	89 e0       	ldi	r24, 0x09	; 9
    5b70:	28 2e       	mov	r2, r24
    5b72:	31 2c       	mov	r3, r1
    5b74:	2c 0e       	add	r2, r28
    5b76:	3d 1e       	adc	r3, r29
    5b78:	d2 01       	movw	r26, r4
    5b7a:	12 96       	adiw	r26, 0x02	; 2
    5b7c:	8c 91       	ld	r24, X
    5b7e:	12 97       	sbiw	r26, 0x02	; 2
    5b80:	81 30       	cpi	r24, 0x01	; 1
    5b82:	71 f5       	brne	.+92     	; 0x5be0 <_nrk_sw_wdt_check+0xba>
    5b84:	83 e1       	ldi	r24, 0x13	; 19
    5b86:	90 e0       	ldi	r25, 0x00	; 0
    5b88:	68 9e       	mul	r6, r24
    5b8a:	f0 01       	movw	r30, r0
    5b8c:	69 9e       	mul	r6, r25
    5b8e:	f0 0d       	add	r31, r0
    5b90:	78 9e       	mul	r7, r24
    5b92:	f0 0d       	add	r31, r0
    5b94:	11 24       	eor	r1, r1
    5b96:	e1 59       	subi	r30, 0x91	; 145
    5b98:	f8 4f       	sbci	r31, 0xF8	; 248
    5b9a:	c1 01       	movw	r24, r2
    5b9c:	00 81       	ld	r16, Z
    5b9e:	11 81       	ldd	r17, Z+1	; 0x01
    5ba0:	22 81       	ldd	r18, Z+2	; 0x02
    5ba2:	33 81       	ldd	r19, Z+3	; 0x03
    5ba4:	44 81       	ldd	r20, Z+4	; 0x04
    5ba6:	55 81       	ldd	r21, Z+5	; 0x05
    5ba8:	66 81       	ldd	r22, Z+6	; 0x06
    5baa:	77 81       	ldd	r23, Z+7	; 0x07
    5bac:	89 80       	ldd	r8, Y+1	; 0x01
    5bae:	9a 80       	ldd	r9, Y+2	; 0x02
    5bb0:	ab 80       	ldd	r10, Y+3	; 0x03
    5bb2:	bc 80       	ldd	r11, Y+4	; 0x04
    5bb4:	cd 80       	ldd	r12, Y+5	; 0x05
    5bb6:	de 80       	ldd	r13, Y+6	; 0x06
    5bb8:	ef 80       	ldd	r14, Y+7	; 0x07
    5bba:	f8 84       	ldd	r15, Y+8	; 0x08
    5bbc:	0e 94 76 28 	call	0x50ec	; 0x50ec <nrk_time_sub>
    5bc0:	8f 3f       	cpi	r24, 0xFF	; 255
    5bc2:	71 f4       	brne	.+28     	; 0x5be0 <_nrk_sw_wdt_check+0xba>
        {
            nrk_kernel_error_add(NRK_SW_WATCHDOG_ERROR,i );
    5bc4:	85 e1       	ldi	r24, 0x15	; 21
    5bc6:	66 2d       	mov	r22, r6
    5bc8:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
            if(sw_wdts[i].error_func==NULL)
    5bcc:	d2 01       	movw	r26, r4
    5bce:	ed 91       	ld	r30, X+
    5bd0:	fc 91       	ld	r31, X
    5bd2:	11 97       	sbiw	r26, 0x01	; 1
    5bd4:	30 97       	sbiw	r30, 0x00	; 0
    5bd6:	19 f4       	brne	.+6      	; 0x5bde <_nrk_sw_wdt_check+0xb8>
                // if hw wtd set, this will reboot node
                nrk_halt();
    5bd8:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_halt>
    5bdc:	01 c0       	rjmp	.+2      	; 0x5be0 <_nrk_sw_wdt_check+0xba>
            else
                sw_wdts[i].error_func();
    5bde:	09 95       	icall
    5be0:	08 94       	sec
    5be2:	61 1c       	adc	r6, r1
    5be4:	71 1c       	adc	r7, r1
    5be6:	e3 e1       	ldi	r30, 0x13	; 19
    5be8:	f0 e0       	ldi	r31, 0x00	; 0
    5bea:	4e 0e       	add	r4, r30
    5bec:	5f 1e       	adc	r5, r31
{
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    5bee:	f3 e0       	ldi	r31, 0x03	; 3
    5bf0:	6f 16       	cp	r6, r31
    5bf2:	71 04       	cpc	r7, r1
    5bf4:	09 f6       	brne	.-126    	; 0x5b78 <_nrk_sw_wdt_check+0x52>
                sw_wdts[i].error_func();
            // call func
        }
    }

}
    5bf6:	60 96       	adiw	r28, 0x10	; 16
    5bf8:	0f b6       	in	r0, 0x3f	; 63
    5bfa:	f8 94       	cli
    5bfc:	de bf       	out	0x3e, r29	; 62
    5bfe:	0f be       	out	0x3f, r0	; 63
    5c00:	cd bf       	out	0x3d, r28	; 61
    5c02:	cf 91       	pop	r28
    5c04:	df 91       	pop	r29
    5c06:	1f 91       	pop	r17
    5c08:	0f 91       	pop	r16
    5c0a:	ff 90       	pop	r15
    5c0c:	ef 90       	pop	r14
    5c0e:	df 90       	pop	r13
    5c10:	cf 90       	pop	r12
    5c12:	bf 90       	pop	r11
    5c14:	af 90       	pop	r10
    5c16:	9f 90       	pop	r9
    5c18:	8f 90       	pop	r8
    5c1a:	7f 90       	pop	r7
    5c1c:	6f 90       	pop	r6
    5c1e:	5f 90       	pop	r5
    5c20:	4f 90       	pop	r4
    5c22:	3f 90       	pop	r3
    5c24:	2f 90       	pop	r2
    5c26:	08 95       	ret

00005c28 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5c28:	10 92 66 07 	sts	0x0766, r1
    5c2c:	10 92 79 07 	sts	0x0779, r1
    5c30:	10 92 8c 07 	sts	0x078C, r1
}
    5c34:	08 95       	ret

00005c36 <nrk_sw_wdt_init>:

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5c36:	cf 93       	push	r28
    5c38:	df 93       	push	r29
    5c3a:	fb 01       	movw	r30, r22
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5c3c:	83 30       	cpi	r24, 0x03	; 3
    5c3e:	08 f5       	brcc	.+66     	; 0x5c82 <nrk_sw_wdt_init+0x4c>
    sw_wdts[id].error_func=func;
    5c40:	90 e0       	ldi	r25, 0x00	; 0
    5c42:	23 e1       	ldi	r18, 0x13	; 19
    5c44:	30 e0       	ldi	r19, 0x00	; 0
    5c46:	82 9f       	mul	r24, r18
    5c48:	e0 01       	movw	r28, r0
    5c4a:	83 9f       	mul	r24, r19
    5c4c:	d0 0d       	add	r29, r0
    5c4e:	92 9f       	mul	r25, r18
    5c50:	d0 0d       	add	r29, r0
    5c52:	11 24       	eor	r1, r1
    5c54:	cc 59       	subi	r28, 0x9C	; 156
    5c56:	d8 4f       	sbci	r29, 0xF8	; 248
    5c58:	59 83       	std	Y+1, r21	; 0x01
    5c5a:	48 83       	st	Y, r20
    sw_wdts[id].period.secs=period->secs;
    5c5c:	80 81       	ld	r24, Z
    5c5e:	91 81       	ldd	r25, Z+1	; 0x01
    5c60:	a2 81       	ldd	r26, Z+2	; 0x02
    5c62:	b3 81       	ldd	r27, Z+3	; 0x03
    5c64:	8b 83       	std	Y+3, r24	; 0x03
    5c66:	9c 83       	std	Y+4, r25	; 0x04
    5c68:	ad 83       	std	Y+5, r26	; 0x05
    5c6a:	be 83       	std	Y+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    5c6c:	84 81       	ldd	r24, Z+4	; 0x04
    5c6e:	95 81       	ldd	r25, Z+5	; 0x05
    5c70:	a6 81       	ldd	r26, Z+6	; 0x06
    5c72:	b7 81       	ldd	r27, Z+7	; 0x07
    5c74:	8f 83       	std	Y+7, r24	; 0x07
    5c76:	98 87       	std	Y+8, r25	; 0x08
    5c78:	a9 87       	std	Y+9, r26	; 0x09
    5c7a:	ba 87       	std	Y+10, r27	; 0x0a
    sw_wdts[id].active=0;
    5c7c:	1a 82       	std	Y+2, r1	; 0x02
    return NRK_OK;
    5c7e:	81 e0       	ldi	r24, 0x01	; 1
    5c80:	01 c0       	rjmp	.+2      	; 0x5c84 <nrk_sw_wdt_init+0x4e>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5c82:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5c84:	df 91       	pop	r29
    5c86:	cf 91       	pop	r28
    5c88:	08 95       	ret

00005c8a <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    5c8a:	cf 92       	push	r12
    5c8c:	df 92       	push	r13
    5c8e:	ef 92       	push	r14
    5c90:	ff 92       	push	r15
    5c92:	0f 93       	push	r16
    5c94:	1f 93       	push	r17
    5c96:	df 93       	push	r29
    5c98:	cf 93       	push	r28
    5c9a:	cd b7       	in	r28, 0x3d	; 61
    5c9c:	de b7       	in	r29, 0x3e	; 62
    5c9e:	28 97       	sbiw	r28, 0x08	; 8
    5ca0:	0f b6       	in	r0, 0x3f	; 63
    5ca2:	f8 94       	cli
    5ca4:	de bf       	out	0x3e, r29	; 62
    5ca6:	0f be       	out	0x3f, r0	; 63
    5ca8:	cd bf       	out	0x3d, r28	; 61
    5caa:	08 2f       	mov	r16, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5cac:	83 30       	cpi	r24, 0x03	; 3
    5cae:	d8 f5       	brcc	.+118    	; 0x5d26 <nrk_sw_wdt_update+0x9c>
    nrk_time_get(&now);
    5cb0:	ce 01       	movw	r24, r28
    5cb2:	01 96       	adiw	r24, 0x01	; 1
    5cb4:	0e 94 18 28 	call	0x5030	; 0x5030 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5cb8:	40 2f       	mov	r20, r16
    5cba:	50 e0       	ldi	r21, 0x00	; 0
    5cbc:	23 e1       	ldi	r18, 0x13	; 19
    5cbe:	30 e0       	ldi	r19, 0x00	; 0
    5cc0:	42 9f       	mul	r20, r18
    5cc2:	c0 01       	movw	r24, r0
    5cc4:	43 9f       	mul	r20, r19
    5cc6:	90 0d       	add	r25, r0
    5cc8:	52 9f       	mul	r21, r18
    5cca:	90 0d       	add	r25, r0
    5ccc:	11 24       	eor	r1, r1
    5cce:	8c 01       	movw	r16, r24
    5cd0:	0c 59       	subi	r16, 0x9C	; 156
    5cd2:	18 4f       	sbci	r17, 0xF8	; 248
    5cd4:	f8 01       	movw	r30, r16
    5cd6:	23 81       	ldd	r18, Z+3	; 0x03
    5cd8:	34 81       	ldd	r19, Z+4	; 0x04
    5cda:	45 81       	ldd	r20, Z+5	; 0x05
    5cdc:	56 81       	ldd	r21, Z+6	; 0x06
    5cde:	c9 80       	ldd	r12, Y+1	; 0x01
    5ce0:	da 80       	ldd	r13, Y+2	; 0x02
    5ce2:	eb 80       	ldd	r14, Y+3	; 0x03
    5ce4:	fc 80       	ldd	r15, Y+4	; 0x04
    5ce6:	2c 0d       	add	r18, r12
    5ce8:	3d 1d       	adc	r19, r13
    5cea:	4e 1d       	adc	r20, r14
    5cec:	5f 1d       	adc	r21, r15
    5cee:	23 87       	std	Z+11, r18	; 0x0b
    5cf0:	34 87       	std	Z+12, r19	; 0x0c
    5cf2:	45 87       	std	Z+13, r20	; 0x0d
    5cf4:	56 87       	std	Z+14, r21	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5cf6:	27 81       	ldd	r18, Z+7	; 0x07
    5cf8:	30 85       	ldd	r19, Z+8	; 0x08
    5cfa:	41 85       	ldd	r20, Z+9	; 0x09
    5cfc:	52 85       	ldd	r21, Z+10	; 0x0a
    5cfe:	cd 80       	ldd	r12, Y+5	; 0x05
    5d00:	de 80       	ldd	r13, Y+6	; 0x06
    5d02:	ef 80       	ldd	r14, Y+7	; 0x07
    5d04:	f8 84       	ldd	r15, Y+8	; 0x08
    5d06:	2c 0d       	add	r18, r12
    5d08:	3d 1d       	adc	r19, r13
    5d0a:	4e 1d       	adc	r20, r14
    5d0c:	5f 1d       	adc	r21, r15
    5d0e:	27 87       	std	Z+15, r18	; 0x0f
    5d10:	30 8b       	std	Z+16, r19	; 0x10
    5d12:	41 8b       	std	Z+17, r20	; 0x11
    5d14:	52 8b       	std	Z+18, r21	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5d16:	81 59       	subi	r24, 0x91	; 145
    5d18:	98 4f       	sbci	r25, 0xF8	; 248
    5d1a:	0e 94 05 29 	call	0x520a	; 0x520a <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5d1e:	81 e0       	ldi	r24, 0x01	; 1
    5d20:	f8 01       	movw	r30, r16
    5d22:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5d24:	01 c0       	rjmp	.+2      	; 0x5d28 <nrk_sw_wdt_update+0x9e>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5d26:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    5d28:	28 96       	adiw	r28, 0x08	; 8
    5d2a:	0f b6       	in	r0, 0x3f	; 63
    5d2c:	f8 94       	cli
    5d2e:	de bf       	out	0x3e, r29	; 62
    5d30:	0f be       	out	0x3f, r0	; 63
    5d32:	cd bf       	out	0x3d, r28	; 61
    5d34:	cf 91       	pop	r28
    5d36:	df 91       	pop	r29
    5d38:	1f 91       	pop	r17
    5d3a:	0f 91       	pop	r16
    5d3c:	ff 90       	pop	r15
    5d3e:	ef 90       	pop	r14
    5d40:	df 90       	pop	r13
    5d42:	cf 90       	pop	r12
    5d44:	08 95       	ret

00005d46 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5d46:	1f 93       	push	r17
    5d48:	df 93       	push	r29
    5d4a:	cf 93       	push	r28
    5d4c:	cd b7       	in	r28, 0x3d	; 61
    5d4e:	de b7       	in	r29, 0x3e	; 62
    5d50:	28 97       	sbiw	r28, 0x08	; 8
    5d52:	0f b6       	in	r0, 0x3f	; 63
    5d54:	f8 94       	cli
    5d56:	de bf       	out	0x3e, r29	; 62
    5d58:	0f be       	out	0x3f, r0	; 63
    5d5a:	cd bf       	out	0x3d, r28	; 61
    5d5c:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5d5e:	83 30       	cpi	r24, 0x03	; 3
    5d60:	a0 f5       	brcc	.+104    	; 0x5dca <nrk_sw_wdt_start+0x84>
    nrk_time_get(&now);
    5d62:	ce 01       	movw	r24, r28
    5d64:	01 96       	adiw	r24, 0x01	; 1
    5d66:	0e 94 18 28 	call	0x5030	; 0x5030 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5d6a:	81 2f       	mov	r24, r17
    5d6c:	90 e0       	ldi	r25, 0x00	; 0
    5d6e:	23 e1       	ldi	r18, 0x13	; 19
    5d70:	30 e0       	ldi	r19, 0x00	; 0
    5d72:	82 9f       	mul	r24, r18
    5d74:	f0 01       	movw	r30, r0
    5d76:	83 9f       	mul	r24, r19
    5d78:	f0 0d       	add	r31, r0
    5d7a:	92 9f       	mul	r25, r18
    5d7c:	f0 0d       	add	r31, r0
    5d7e:	11 24       	eor	r1, r1
    5d80:	ec 59       	subi	r30, 0x9C	; 156
    5d82:	f8 4f       	sbci	r31, 0xF8	; 248
    5d84:	83 81       	ldd	r24, Z+3	; 0x03
    5d86:	94 81       	ldd	r25, Z+4	; 0x04
    5d88:	a5 81       	ldd	r26, Z+5	; 0x05
    5d8a:	b6 81       	ldd	r27, Z+6	; 0x06
    5d8c:	29 81       	ldd	r18, Y+1	; 0x01
    5d8e:	3a 81       	ldd	r19, Y+2	; 0x02
    5d90:	4b 81       	ldd	r20, Y+3	; 0x03
    5d92:	5c 81       	ldd	r21, Y+4	; 0x04
    5d94:	82 0f       	add	r24, r18
    5d96:	93 1f       	adc	r25, r19
    5d98:	a4 1f       	adc	r26, r20
    5d9a:	b5 1f       	adc	r27, r21
    5d9c:	83 87       	std	Z+11, r24	; 0x0b
    5d9e:	94 87       	std	Z+12, r25	; 0x0c
    5da0:	a5 87       	std	Z+13, r26	; 0x0d
    5da2:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5da4:	87 81       	ldd	r24, Z+7	; 0x07
    5da6:	90 85       	ldd	r25, Z+8	; 0x08
    5da8:	a1 85       	ldd	r26, Z+9	; 0x09
    5daa:	b2 85       	ldd	r27, Z+10	; 0x0a
    5dac:	2d 81       	ldd	r18, Y+5	; 0x05
    5dae:	3e 81       	ldd	r19, Y+6	; 0x06
    5db0:	4f 81       	ldd	r20, Y+7	; 0x07
    5db2:	58 85       	ldd	r21, Y+8	; 0x08
    5db4:	82 0f       	add	r24, r18
    5db6:	93 1f       	adc	r25, r19
    5db8:	a4 1f       	adc	r26, r20
    5dba:	b5 1f       	adc	r27, r21
    5dbc:	87 87       	std	Z+15, r24	; 0x0f
    5dbe:	90 8b       	std	Z+16, r25	; 0x10
    5dc0:	a1 8b       	std	Z+17, r26	; 0x11
    5dc2:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5dc4:	81 e0       	ldi	r24, 0x01	; 1
    5dc6:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    5dc8:	01 c0       	rjmp	.+2      	; 0x5dcc <nrk_sw_wdt_start+0x86>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5dca:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    5dcc:	28 96       	adiw	r28, 0x08	; 8
    5dce:	0f b6       	in	r0, 0x3f	; 63
    5dd0:	f8 94       	cli
    5dd2:	de bf       	out	0x3e, r29	; 62
    5dd4:	0f be       	out	0x3f, r0	; 63
    5dd6:	cd bf       	out	0x3d, r28	; 61
    5dd8:	cf 91       	pop	r28
    5dda:	df 91       	pop	r29
    5ddc:	1f 91       	pop	r17
    5dde:	08 95       	ret

00005de0 <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5de0:	83 30       	cpi	r24, 0x03	; 3
    5de2:	78 f4       	brcc	.+30     	; 0x5e02 <nrk_sw_wdt_stop+0x22>
    sw_wdts[id].active=0;
    5de4:	90 e0       	ldi	r25, 0x00	; 0
    5de6:	23 e1       	ldi	r18, 0x13	; 19
    5de8:	30 e0       	ldi	r19, 0x00	; 0
    5dea:	82 9f       	mul	r24, r18
    5dec:	f0 01       	movw	r30, r0
    5dee:	83 9f       	mul	r24, r19
    5df0:	f0 0d       	add	r31, r0
    5df2:	92 9f       	mul	r25, r18
    5df4:	f0 0d       	add	r31, r0
    5df6:	11 24       	eor	r1, r1
    5df8:	ec 59       	subi	r30, 0x9C	; 156
    5dfa:	f8 4f       	sbci	r31, 0xF8	; 248
    5dfc:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    5dfe:	81 e0       	ldi	r24, 0x01	; 1
    5e00:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5e02:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5e04:	08 95       	ret

00005e06 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    5e0e:	01 97       	sbiw	r24, 0x01	; 1
    5e10:	d1 f7       	brne	.-12     	; 0x5e06 <nrk_spin_wait_us>

}
    5e12:	08 95       	ret

00005e14 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    5e14:	1e bc       	out	0x2e, r1	; 46
}
    5e16:	08 95       	ret

00005e18 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    5e18:	81 e0       	ldi	r24, 0x01	; 1
    5e1a:	8e bd       	out	0x2e, r24	; 46
}
    5e1c:	08 95       	ret

00005e1e <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    5e1e:	80 b5       	in	r24, 0x20	; 32
    5e20:	81 60       	ori	r24, 0x01	; 1
    5e22:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    5e24:	1d bc       	out	0x2d, r1	; 45
    5e26:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    5e28:	08 95       	ret

00005e2a <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    5e2a:	df 93       	push	r29
    5e2c:	cf 93       	push	r28
    5e2e:	00 d0       	rcall	.+0      	; 0x5e30 <_nrk_high_speed_timer_get+0x6>
    5e30:	cd b7       	in	r28, 0x3d	; 61
    5e32:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5e34:	8c b5       	in	r24, 0x2c	; 44
    5e36:	9d b5       	in	r25, 0x2d	; 45
    5e38:	9a 83       	std	Y+2, r25	; 0x02
    5e3a:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5e3c:	29 81       	ldd	r18, Y+1	; 0x01
    5e3e:	3a 81       	ldd	r19, Y+2	; 0x02
}
    5e40:	c9 01       	movw	r24, r18
    5e42:	0f 90       	pop	r0
    5e44:	0f 90       	pop	r0
    5e46:	cf 91       	pop	r28
    5e48:	df 91       	pop	r29
    5e4a:	08 95       	ret

00005e4c <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5e4c:	ef 92       	push	r14
    5e4e:	ff 92       	push	r15
    5e50:	0f 93       	push	r16
    5e52:	1f 93       	push	r17
    5e54:	cf 93       	push	r28
    5e56:	df 93       	push	r29
    5e58:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    5e5a:	8f ef       	ldi	r24, 0xFF	; 255
    5e5c:	c9 37       	cpi	r28, 0x79	; 121
    5e5e:	d8 07       	cpc	r29, r24
    5e60:	10 f0       	brcs	.+4      	; 0x5e66 <nrk_high_speed_timer_wait+0x1a>
    5e62:	c0 e0       	ldi	r28, 0x00	; 0
    5e64:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    5e66:	7e 01       	movw	r14, r28
    5e68:	00 e0       	ldi	r16, 0x00	; 0
    5e6a:	10 e0       	ldi	r17, 0x00	; 0
    5e6c:	80 e0       	ldi	r24, 0x00	; 0
    5e6e:	90 e0       	ldi	r25, 0x00	; 0
    5e70:	e6 0e       	add	r14, r22
    5e72:	f7 1e       	adc	r15, r23
    5e74:	08 1f       	adc	r16, r24
    5e76:	19 1f       	adc	r17, r25
    if(tmp>65536)
    5e78:	91 e0       	ldi	r25, 0x01	; 1
    5e7a:	e9 16       	cp	r14, r25
    5e7c:	90 e0       	ldi	r25, 0x00	; 0
    5e7e:	f9 06       	cpc	r15, r25
    5e80:	91 e0       	ldi	r25, 0x01	; 1
    5e82:	09 07       	cpc	r16, r25
    5e84:	90 e0       	ldi	r25, 0x00	; 0
    5e86:	19 07       	cpc	r17, r25
    5e88:	68 f0       	brcs	.+26     	; 0x5ea4 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    5e8a:	80 e0       	ldi	r24, 0x00	; 0
    5e8c:	90 e0       	ldi	r25, 0x00	; 0
    5e8e:	af ef       	ldi	r26, 0xFF	; 255
    5e90:	bf ef       	ldi	r27, 0xFF	; 255
    5e92:	e8 0e       	add	r14, r24
    5e94:	f9 1e       	adc	r15, r25
    5e96:	0a 1f       	adc	r16, r26
    5e98:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    5e9a:	0e 94 15 2f 	call	0x5e2a	; 0x5e2a <_nrk_high_speed_timer_get>
    5e9e:	c8 17       	cp	r28, r24
    5ea0:	d9 07       	cpc	r29, r25
    5ea2:	d8 f3       	brcs	.-10     	; 0x5e9a <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    5ea4:	0e 94 15 2f 	call	0x5e2a	; 0x5e2a <_nrk_high_speed_timer_get>
    5ea8:	8e 15       	cp	r24, r14
    5eaa:	9f 05       	cpc	r25, r15
    5eac:	d8 f3       	brcs	.-10     	; 0x5ea4 <nrk_high_speed_timer_wait+0x58>
}
    5eae:	df 91       	pop	r29
    5eb0:	cf 91       	pop	r28
    5eb2:	1f 91       	pop	r17
    5eb4:	0f 91       	pop	r16
    5eb6:	ff 90       	pop	r15
    5eb8:	ef 90       	pop	r14
    5eba:	08 95       	ret

00005ebc <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    5ebc:	82 bf       	out	0x32, r24	; 50
}
    5ebe:	08 95       	ret

00005ec0 <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    5ec0:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    5ec2:	87 b7       	in	r24, 0x37	; 55
    5ec4:	8d 7f       	andi	r24, 0xFD	; 253
    5ec6:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    5ec8:	87 b7       	in	r24, 0x37	; 55
    5eca:	8e 7f       	andi	r24, 0xFE	; 254
    5ecc:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    5ece:	08 95       	ret

00005ed0 <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5ed0:	8b e0       	ldi	r24, 0x0B	; 11
    5ed2:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5ed4:	87 b7       	in	r24, 0x37	; 55
    5ed6:	83 60       	ori	r24, 0x03	; 3
    5ed8:	87 bf       	out	0x37, r24	; 55
}
    5eda:	08 95       	ret

00005edc <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5edc:	80 b5       	in	r24, 0x20	; 32
    5ede:	82 60       	ori	r24, 0x02	; 2
    5ee0:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5ee2:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    5ee4:	10 92 cf 03 	sts	0x03CF, r1
    _nrk_prev_timer_val=0;
    5ee8:	10 92 29 05 	sts	0x0529, r1
}
    5eec:	08 95       	ret

00005eee <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    5eee:	8e ef       	ldi	r24, 0xFE	; 254
    5ef0:	80 93 29 05 	sts	0x0529, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    5ef4:	98 e0       	ldi	r25, 0x08	; 8
    5ef6:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    5ef8:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    5efa:	83 e0       	ldi	r24, 0x03	; 3
    5efc:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    5efe:	8b e0       	ldi	r24, 0x0B	; 11
    5f00:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    5f02:	80 b5       	in	r24, 0x20	; 32
    5f04:	87 60       	ori	r24, 0x07	; 7
    5f06:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    5f08:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    5f0a:	81 e0       	ldi	r24, 0x01	; 1
    5f0c:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    5f0e:	1d bc       	out	0x2d, r1	; 45
    5f10:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    5f12:	80 b5       	in	r24, 0x20	; 32
    5f14:	81 60       	ori	r24, 0x01	; 1
    5f16:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    5f18:	0e 94 6e 2f 	call	0x5edc	; 0x5edc <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    5f1c:	0e 94 68 2f 	call	0x5ed0	; 0x5ed0 <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    5f20:	10 92 cf 03 	sts	0x03CF, r1
}
    5f24:	08 95       	ret

00005f26 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    5f26:	08 95       	ret

00005f28 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    5f28:	81 b7       	in	r24, 0x31	; 49
}
    5f2a:	8f 5f       	subi	r24, 0xFF	; 255
    5f2c:	08 95       	ret

00005f2e <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    5f2e:	81 50       	subi	r24, 0x01	; 1
    5f30:	81 bf       	out	0x31, r24	; 49
}
    5f32:	08 95       	ret

00005f34 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    5f34:	82 b7       	in	r24, 0x32	; 50
}
    5f36:	08 95       	ret

00005f38 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    5f38:	1f 92       	push	r1
    5f3a:	0f 92       	push	r0
    5f3c:	0f b6       	in	r0, 0x3f	; 63
    5f3e:	0f 92       	push	r0
    5f40:	0b b6       	in	r0, 0x3b	; 59
    5f42:	0f 92       	push	r0
    5f44:	11 24       	eor	r1, r1
    5f46:	2f 93       	push	r18
    5f48:	3f 93       	push	r19
    5f4a:	4f 93       	push	r20
    5f4c:	5f 93       	push	r21
    5f4e:	6f 93       	push	r22
    5f50:	7f 93       	push	r23
    5f52:	8f 93       	push	r24
    5f54:	9f 93       	push	r25
    5f56:	af 93       	push	r26
    5f58:	bf 93       	push	r27
    5f5a:	ef 93       	push	r30
    5f5c:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f5e:	8a e0       	ldi	r24, 0x0A	; 10
    5f60:	60 e0       	ldi	r22, 0x00	; 0
    5f62:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
}
    5f66:	ff 91       	pop	r31
    5f68:	ef 91       	pop	r30
    5f6a:	bf 91       	pop	r27
    5f6c:	af 91       	pop	r26
    5f6e:	9f 91       	pop	r25
    5f70:	8f 91       	pop	r24
    5f72:	7f 91       	pop	r23
    5f74:	6f 91       	pop	r22
    5f76:	5f 91       	pop	r21
    5f78:	4f 91       	pop	r20
    5f7a:	3f 91       	pop	r19
    5f7c:	2f 91       	pop	r18
    5f7e:	0f 90       	pop	r0
    5f80:	0b be       	out	0x3b, r0	; 59
    5f82:	0f 90       	pop	r0
    5f84:	0f be       	out	0x3f, r0	; 63
    5f86:	0f 90       	pop	r0
    5f88:	1f 90       	pop	r1
    5f8a:	18 95       	reti

00005f8c <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5f8c:	0f 92       	push	r0
    5f8e:	0f b6       	in	r0, 0x3f	; 63
    5f90:	0f 92       	push	r0
    5f92:	1f 92       	push	r1
    5f94:	2f 92       	push	r2
    5f96:	3f 92       	push	r3
    5f98:	4f 92       	push	r4
    5f9a:	5f 92       	push	r5
    5f9c:	6f 92       	push	r6
    5f9e:	7f 92       	push	r7
    5fa0:	8f 92       	push	r8
    5fa2:	9f 92       	push	r9
    5fa4:	af 92       	push	r10
    5fa6:	bf 92       	push	r11
    5fa8:	cf 92       	push	r12
    5faa:	df 92       	push	r13
    5fac:	ef 92       	push	r14
    5fae:	ff 92       	push	r15
    5fb0:	0f 93       	push	r16
    5fb2:	1f 93       	push	r17
    5fb4:	2f 93       	push	r18
    5fb6:	3f 93       	push	r19
    5fb8:	4f 93       	push	r20
    5fba:	5f 93       	push	r21
    5fbc:	6f 93       	push	r22
    5fbe:	7f 93       	push	r23
    5fc0:	8f 93       	push	r24
    5fc2:	9f 93       	push	r25
    5fc4:	af 93       	push	r26
    5fc6:	bf 93       	push	r27
    5fc8:	cf 93       	push	r28
    5fca:	df 93       	push	r29
    5fcc:	ef 93       	push	r30
    5fce:	ff 93       	push	r31
    5fd0:	a0 91 61 07 	lds	r26, 0x0761
    5fd4:	b0 91 62 07 	lds	r27, 0x0762
    5fd8:	0d b6       	in	r0, 0x3d	; 61
    5fda:	0d 92       	st	X+, r0
    5fdc:	0e b6       	in	r0, 0x3e	; 62
    5fde:	0d 92       	st	X+, r0
    5fe0:	1f 92       	push	r1
    5fe2:	a0 91 24 05 	lds	r26, 0x0524
    5fe6:	b0 91 25 05 	lds	r27, 0x0525
    5fea:	1e 90       	ld	r1, -X
    5fec:	be bf       	out	0x3e, r27	; 62
    5fee:	ad bf       	out	0x3d, r26	; 61
    5ff0:	08 95       	ret

00005ff2 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5ff2:	88 23       	and	r24, r24
    5ff4:	19 f4       	brne	.+6      	; 0x5ffc <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    5ff6:	87 b7       	in	r24, 0x37	; 55
    5ff8:	8f 77       	andi	r24, 0x7F	; 127
    5ffa:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    5ffc:	8f ef       	ldi	r24, 0xFF	; 255
    5ffe:	08 95       	ret

00006000 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    6000:	88 23       	and	r24, r24
    6002:	19 f4       	brne	.+6      	; 0x600a <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    6004:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    6006:	81 e0       	ldi	r24, 0x01	; 1
    6008:	08 95       	ret
    }
    return NRK_ERROR;
    600a:	8f ef       	ldi	r24, 0xFF	; 255
}
    600c:	08 95       	ret

0000600e <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    600e:	88 23       	and	r24, r24
    6010:	19 f4       	brne	.+6      	; 0x6018 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    6012:	24 b5       	in	r18, 0x24	; 36
    6014:	30 e0       	ldi	r19, 0x00	; 0
    6016:	02 c0       	rjmp	.+4      	; 0x601c <nrk_timer_int_read+0xe>
    }
    return 0;
    6018:	20 e0       	ldi	r18, 0x00	; 0
    601a:	30 e0       	ldi	r19, 0x00	; 0

}
    601c:	c9 01       	movw	r24, r18
    601e:	08 95       	ret

00006020 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    6020:	88 23       	and	r24, r24
    6022:	29 f4       	brne	.+10     	; 0x602e <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    6024:	87 b7       	in	r24, 0x37	; 55
    6026:	80 68       	ori	r24, 0x80	; 128
    6028:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    602a:	81 e0       	ldi	r24, 0x01	; 1
    602c:	08 95       	ret
    }
    return NRK_ERROR;
    602e:	8f ef       	ldi	r24, 0xFF	; 255
}
    6030:	08 95       	ret

00006032 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    6032:	88 23       	and	r24, r24
    6034:	59 f5       	brne	.+86     	; 0x608c <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    6036:	cb 01       	movw	r24, r22
    6038:	01 97       	sbiw	r24, 0x01	; 1
    603a:	85 30       	cpi	r24, 0x05	; 5
    603c:	91 05       	cpc	r25, r1
    603e:	10 f4       	brcc	.+4      	; 0x6044 <nrk_timer_int_configure+0x12>
    6040:	60 93 28 05 	sts	0x0528, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    6044:	88 e0       	ldi	r24, 0x08	; 8
    6046:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    6048:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    604a:	30 93 4b 03 	sts	0x034B, r19
    604e:	20 93 4a 03 	sts	0x034A, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    6052:	80 91 28 05 	lds	r24, 0x0528
    6056:	81 30       	cpi	r24, 0x01	; 1
    6058:	19 f4       	brne	.+6      	; 0x6060 <nrk_timer_int_configure+0x2e>
    605a:	85 b5       	in	r24, 0x25	; 37
    605c:	81 60       	ori	r24, 0x01	; 1
    605e:	09 c0       	rjmp	.+18     	; 0x6072 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    6060:	82 30       	cpi	r24, 0x02	; 2
    6062:	19 f4       	brne	.+6      	; 0x606a <nrk_timer_int_configure+0x38>
    6064:	85 b5       	in	r24, 0x25	; 37
    6066:	82 60       	ori	r24, 0x02	; 2
    6068:	04 c0       	rjmp	.+8      	; 0x6072 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    606a:	83 30       	cpi	r24, 0x03	; 3
    606c:	29 f4       	brne	.+10     	; 0x6078 <nrk_timer_int_configure+0x46>
    606e:	85 b5       	in	r24, 0x25	; 37
    6070:	83 60       	ori	r24, 0x03	; 3
    6072:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    6074:	81 e0       	ldi	r24, 0x01	; 1
    6076:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    6078:	84 30       	cpi	r24, 0x04	; 4
    607a:	19 f4       	brne	.+6      	; 0x6082 <nrk_timer_int_configure+0x50>
    607c:	85 b5       	in	r24, 0x25	; 37
    607e:	84 60       	ori	r24, 0x04	; 4
    6080:	f8 cf       	rjmp	.-16     	; 0x6072 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    6082:	85 30       	cpi	r24, 0x05	; 5
    6084:	29 f4       	brne	.+10     	; 0x6090 <nrk_timer_int_configure+0x5e>
    6086:	85 b5       	in	r24, 0x25	; 37
    6088:	85 60       	ori	r24, 0x05	; 5
    608a:	f3 cf       	rjmp	.-26     	; 0x6072 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    608c:	8f ef       	ldi	r24, 0xFF	; 255
    608e:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    6090:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    6092:	08 95       	ret

00006094 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    6094:	1f 92       	push	r1
    6096:	0f 92       	push	r0
    6098:	0f b6       	in	r0, 0x3f	; 63
    609a:	0f 92       	push	r0
    609c:	0b b6       	in	r0, 0x3b	; 59
    609e:	0f 92       	push	r0
    60a0:	11 24       	eor	r1, r1
    60a2:	2f 93       	push	r18
    60a4:	3f 93       	push	r19
    60a6:	4f 93       	push	r20
    60a8:	5f 93       	push	r21
    60aa:	6f 93       	push	r22
    60ac:	7f 93       	push	r23
    60ae:	8f 93       	push	r24
    60b0:	9f 93       	push	r25
    60b2:	af 93       	push	r26
    60b4:	bf 93       	push	r27
    60b6:	ef 93       	push	r30
    60b8:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    60ba:	e0 91 4a 03 	lds	r30, 0x034A
    60be:	f0 91 4b 03 	lds	r31, 0x034B
    60c2:	30 97       	sbiw	r30, 0x00	; 0
    60c4:	11 f0       	breq	.+4      	; 0x60ca <__vector_9+0x36>
    60c6:	09 95       	icall
    60c8:	04 c0       	rjmp	.+8      	; 0x60d2 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    60ca:	8a e0       	ldi	r24, 0x0A	; 10
    60cc:	60 e0       	ldi	r22, 0x00	; 0
    60ce:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
    return;
}
    60d2:	ff 91       	pop	r31
    60d4:	ef 91       	pop	r30
    60d6:	bf 91       	pop	r27
    60d8:	af 91       	pop	r26
    60da:	9f 91       	pop	r25
    60dc:	8f 91       	pop	r24
    60de:	7f 91       	pop	r23
    60e0:	6f 91       	pop	r22
    60e2:	5f 91       	pop	r21
    60e4:	4f 91       	pop	r20
    60e6:	3f 91       	pop	r19
    60e8:	2f 91       	pop	r18
    60ea:	0f 90       	pop	r0
    60ec:	0b be       	out	0x3b, r0	; 59
    60ee:	0f 90       	pop	r0
    60f0:	0f be       	out	0x3f, r0	; 63
    60f2:	0f 90       	pop	r0
    60f4:	1f 90       	pop	r1
    60f6:	18 95       	reti

000060f8 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    60f8:	04 b6       	in	r0, 0x34	; 52
    60fa:	03 fc       	sbrc	r0, 3
    60fc:	02 c0       	rjmp	.+4      	; 0x6102 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    60fe:	80 e0       	ldi	r24, 0x00	; 0
    6100:	01 c0       	rjmp	.+2      	; 0x6104 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    6102:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    6104:	04 b6       	in	r0, 0x34	; 52
    6106:	02 fe       	sbrs	r0, 2
    6108:	06 c0       	rjmp	.+12     	; 0x6116 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    610a:	94 b7       	in	r25, 0x34	; 52
    610c:	9b 7f       	andi	r25, 0xFB	; 251
    610e:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    6110:	04 b6       	in	r0, 0x34	; 52
    6112:	00 fe       	sbrs	r0, 0
		error|=0x04;
    6114:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    6116:	04 b6       	in	r0, 0x34	; 52
    6118:	01 fe       	sbrs	r0, 1
    611a:	05 c0       	rjmp	.+10     	; 0x6126 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    611c:	94 b7       	in	r25, 0x34	; 52
    611e:	9d 7f       	andi	r25, 0xFD	; 253
    6120:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    6122:	82 60       	ori	r24, 0x02	; 2
    6124:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    6126:	88 23       	and	r24, r24
    6128:	59 f4       	brne	.+22     	; 0x6140 <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    612a:	04 b6       	in	r0, 0x34	; 52
    612c:	00 fe       	sbrs	r0, 0
    612e:	04 c0       	rjmp	.+8      	; 0x6138 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    6130:	94 b7       	in	r25, 0x34	; 52
    6132:	9e 7f       	andi	r25, 0xFE	; 254
    6134:	94 bf       	out	0x34, r25	; 52
    6136:	01 c0       	rjmp	.+2      	; 0x613a <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    6138:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    613a:	93 b7       	in	r25, 0x33	; 51
    613c:	91 11       	cpse	r25, r1
    613e:	81 60       	ori	r24, 0x01	; 1

return error;
}
    6140:	08 95       	ret

00006142 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    6142:	8f ef       	ldi	r24, 0xFF	; 255
    6144:	08 95       	ret

00006146 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    6146:	8f ef       	ldi	r24, 0xFF	; 255
    6148:	08 95       	ret

0000614a <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    614a:	8f ef       	ldi	r24, 0xFF	; 255
    614c:	08 95       	ret

0000614e <__vector_1>:



SIGNAL(INT0_vect) {
    614e:	1f 92       	push	r1
    6150:	0f 92       	push	r0
    6152:	0f b6       	in	r0, 0x3f	; 63
    6154:	0f 92       	push	r0
    6156:	0b b6       	in	r0, 0x3b	; 59
    6158:	0f 92       	push	r0
    615a:	11 24       	eor	r1, r1
    615c:	2f 93       	push	r18
    615e:	3f 93       	push	r19
    6160:	4f 93       	push	r20
    6162:	5f 93       	push	r21
    6164:	6f 93       	push	r22
    6166:	7f 93       	push	r23
    6168:	8f 93       	push	r24
    616a:	9f 93       	push	r25
    616c:	af 93       	push	r26
    616e:	bf 93       	push	r27
    6170:	ef 93       	push	r30
    6172:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    6174:	8a e0       	ldi	r24, 0x0A	; 10
    6176:	60 e0       	ldi	r22, 0x00	; 0
    6178:	0e 94 ec 1e 	call	0x3dd8	; 0x3dd8 <nrk_kernel_error_add>
	return;  	
}
    617c:	ff 91       	pop	r31
    617e:	ef 91       	pop	r30
    6180:	bf 91       	pop	r27
    6182:	af 91       	pop	r26
    6184:	9f 91       	pop	r25
    6186:	8f 91       	pop	r24
    6188:	7f 91       	pop	r23
    618a:	6f 91       	pop	r22
    618c:	5f 91       	pop	r21
    618e:	4f 91       	pop	r20
    6190:	3f 91       	pop	r19
    6192:	2f 91       	pop	r18
    6194:	0f 90       	pop	r0
    6196:	0b be       	out	0x3b, r0	; 59
    6198:	0f 90       	pop	r0
    619a:	0f be       	out	0x3f, r0	; 63
    619c:	0f 90       	pop	r0
    619e:	1f 90       	pop	r1
    61a0:	18 95       	reti

000061a2 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    61a2:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    61a6:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    61a8:	84 b7       	in	r24, 0x34	; 52
    61aa:	87 7f       	andi	r24, 0xF7	; 247
    61ac:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    61ae:	81 b5       	in	r24, 0x21	; 33
    61b0:	88 61       	ori	r24, 0x18	; 24
    61b2:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    61b4:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    61b6:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>
}
    61ba:	08 95       	ret

000061bc <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    61bc:	0e 94 72 14 	call	0x28e4	; 0x28e4 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    61c0:	84 b7       	in	r24, 0x34	; 52
    61c2:	87 7f       	andi	r24, 0xF7	; 247
    61c4:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    61c6:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    61c8:	81 b5       	in	r24, 0x21	; 33
    61ca:	88 61       	ori	r24, 0x18	; 24
    61cc:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    61ce:	8f e0       	ldi	r24, 0x0F	; 15
    61d0:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    61d2:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>

}
    61d6:	08 95       	ret

000061d8 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    61d8:	04 b6       	in	r0, 0x34	; 52
    61da:	03 fc       	sbrc	r0, 3
    61dc:	02 c0       	rjmp	.+4      	; 0x61e2 <nrk_watchdog_check+0xa>
    61de:	81 e0       	ldi	r24, 0x01	; 1
    61e0:	08 95       	ret
    return NRK_ERROR;
    61e2:	8f ef       	ldi	r24, 0xFF	; 255
}
    61e4:	08 95       	ret

000061e6 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    61e6:	a8 95       	wdr

}
    61e8:	08 95       	ret

000061ea <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    61ea:	08 95       	ret

000061ec <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    61ec:	fc 01       	movw	r30, r24
    61ee:	76 83       	std	Z+6, r23	; 0x06
    61f0:	65 83       	std	Z+5, r22	; 0x05
}
    61f2:	08 95       	ret

000061f4 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    61f4:	85 b7       	in	r24, 0x35	; 53
    61f6:	83 7e       	andi	r24, 0xE3	; 227
    61f8:	88 61       	ori	r24, 0x18	; 24
    61fa:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    61fc:	85 b7       	in	r24, 0x35	; 53
    61fe:	80 62       	ori	r24, 0x20	; 32
    6200:	85 bf       	out	0x35, r24	; 53
    6202:	88 95       	sleep
    6204:	85 b7       	in	r24, 0x35	; 53
    6206:	8f 7d       	andi	r24, 0xDF	; 223
    6208:	85 bf       	out	0x35, r24	; 53

}
    620a:	08 95       	ret

0000620c <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    620c:	85 b7       	in	r24, 0x35	; 53
    620e:	83 7e       	andi	r24, 0xE3	; 227
    6210:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    6212:	85 b7       	in	r24, 0x35	; 53
    6214:	80 62       	ori	r24, 0x20	; 32
    6216:	85 bf       	out	0x35, r24	; 53
    6218:	88 95       	sleep
    621a:	85 b7       	in	r24, 0x35	; 53
    621c:	8f 7d       	andi	r24, 0xDF	; 223
    621e:	85 bf       	out	0x35, r24	; 53

}
    6220:	08 95       	ret

00006222 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    6222:	25 e5       	ldi	r18, 0x55	; 85
    6224:	fa 01       	movw	r30, r20
    6226:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    6228:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    622a:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    622c:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    622e:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    6230:	12 92       	st	-Z, r1
    6232:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6234:	12 92       	st	-Z, r1
    6236:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6238:	12 92       	st	-Z, r1
    623a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    623c:	12 92       	st	-Z, r1
    623e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6240:	12 92       	st	-Z, r1
    6242:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6244:	12 92       	st	-Z, r1
    6246:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6248:	12 92       	st	-Z, r1
    624a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    624c:	12 92       	st	-Z, r1
    624e:	12 92       	st	-Z, r1

    *(--stk) = 0;
    6250:	12 92       	st	-Z, r1
    6252:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6254:	12 92       	st	-Z, r1
    6256:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6258:	12 92       	st	-Z, r1
    625a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    625c:	12 92       	st	-Z, r1
    625e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6260:	12 92       	st	-Z, r1
    6262:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6264:	12 92       	st	-Z, r1
    6266:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6268:	12 92       	st	-Z, r1
    626a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    626c:	12 92       	st	-Z, r1
    626e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6270:	12 92       	st	-Z, r1
    6272:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    6274:	cf 01       	movw	r24, r30
    6276:	08 95       	ret

00006278 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    6278:	ef 92       	push	r14
    627a:	ff 92       	push	r15
    627c:	0f 93       	push	r16
    627e:	1f 93       	push	r17
    6280:	cf 93       	push	r28
    6282:	df 93       	push	r29
    6284:	ec 01       	movw	r28, r24
    6286:	8b 01       	movw	r16, r22
    6288:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    628a:	40 32       	cpi	r20, 0x20	; 32
    628c:	51 05       	cpc	r21, r1
    628e:	18 f4       	brcc	.+6      	; 0x6296 <nrk_task_set_stk+0x1e>
    6290:	81 e1       	ldi	r24, 0x11	; 17
    6292:	0e 94 03 1f 	call	0x3e06	; 0x3e06 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    6296:	08 94       	sec
    6298:	e1 08       	sbc	r14, r1
    629a:	f1 08       	sbc	r15, r1
    629c:	e0 0e       	add	r14, r16
    629e:	f1 1e       	adc	r15, r17
    62a0:	fa 82       	std	Y+2, r15	; 0x02
    62a2:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    62a4:	1c 83       	std	Y+4, r17	; 0x04
    62a6:	0b 83       	std	Y+3, r16	; 0x03

}
    62a8:	df 91       	pop	r29
    62aa:	cf 91       	pop	r28
    62ac:	1f 91       	pop	r17
    62ae:	0f 91       	pop	r16
    62b0:	ff 90       	pop	r15
    62b2:	ef 90       	pop	r14
    62b4:	08 95       	ret

000062b6 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    62b6:	8e ec       	ldi	r24, 0xCE	; 206
    62b8:	96 e1       	ldi	r25, 0x16	; 22
    62ba:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    62be:	80 93 ff 10 	sts	0x10FF, r24
}
    62c2:	08 95       	ret

000062c4 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    62c4:	85 e5       	ldi	r24, 0x55	; 85
    62c6:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    62ca:	ee ef       	ldi	r30, 0xFE	; 254
    62cc:	f0 e1       	ldi	r31, 0x10	; 16
    62ce:	f0 93 25 05 	sts	0x0525, r31
    62d2:	e0 93 24 05 	sts	0x0524, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    62d6:	8e ec       	ldi	r24, 0xCE	; 206
    62d8:	96 e1       	ldi	r25, 0x16	; 22
    62da:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    62dc:	80 93 ff 10 	sts	0x10FF, r24

}
    62e0:	08 95       	ret

000062e2 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    62e2:	0e 94 77 2f 	call	0x5eee	; 0x5eee <_nrk_setup_timer>
    nrk_int_enable();
    62e6:	0e 94 74 14 	call	0x28e8	; 0x28e8 <nrk_int_enable>

}
    62ea:	08 95       	ret

000062ec <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    62ec:	0e 94 cc 31 	call	0x6398	; 0x6398 <i2c_init>
}
    62f0:	08 95       	ret

000062f2 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    62f2:	1f 93       	push	r17
    62f4:	df 93       	push	r29
    62f6:	cf 93       	push	r28
    62f8:	0f 92       	push	r0
    62fa:	cd b7       	in	r28, 0x3d	; 61
    62fc:	de b7       	in	r29, 0x3e	; 62
    62fe:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    6300:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    6302:	8c 62       	ori	r24, 0x2C	; 44
    6304:	69 83       	std	Y+1, r22	; 0x01
    6306:	0e 94 37 32 	call	0x646e	; 0x646e <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    630a:	69 81       	ldd	r22, Y+1	; 0x01
    630c:	61 30       	cpi	r22, 0x01	; 1
    630e:	11 f4       	brne	.+4      	; 0x6314 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    6310:	80 e0       	ldi	r24, 0x00	; 0
    6312:	01 c0       	rjmp	.+2      	; 0x6316 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    6314:	80 e8       	ldi	r24, 0x80	; 128
    6316:	0e 94 ff 31 	call	0x63fe	; 0x63fe <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    631a:	81 2f       	mov	r24, r17
    631c:	0e 94 ff 31 	call	0x63fe	; 0x63fe <i2c_send>
		
	i2c_stop();
    6320:	0e 94 f3 31 	call	0x63e6	; 0x63e6 <i2c_stop>
}
    6324:	0f 90       	pop	r0
    6326:	cf 91       	pop	r28
    6328:	df 91       	pop	r29
    632a:	1f 91       	pop	r17
    632c:	08 95       	ret

0000632e <adc_init>:
#include <util/delay.h>



void adc_init()
{
    632e:	df 93       	push	r29
    6330:	cf 93       	push	r28
    6332:	00 d0       	rcall	.+0      	; 0x6334 <adc_init+0x6>
    6334:	cd b7       	in	r28, 0x3d	; 61
    6336:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    6338:	80 e4       	ldi	r24, 0x40	; 64
    633a:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    633c:	86 e0       	ldi	r24, 0x06	; 6
    633e:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    6340:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    6342:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    6344:	36 99       	sbic	0x06, 6	; 6
    6346:	fe cf       	rjmp	.-4      	; 0x6344 <adc_init+0x16>
  dummy = ADCW;
    6348:	84 b1       	in	r24, 0x04	; 4
    634a:	95 b1       	in	r25, 0x05	; 5
    634c:	9a 83       	std	Y+2, r25	; 0x02
    634e:	89 83       	std	Y+1, r24	; 0x01
}
    6350:	0f 90       	pop	r0
    6352:	0f 90       	pop	r0
    6354:	cf 91       	pop	r28
    6356:	df 91       	pop	r29
    6358:	08 95       	ret

0000635a <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    635a:	37 98       	cbi	0x06, 7	; 6
}
    635c:	08 95       	ret

0000635e <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    635e:	97 b1       	in	r25, 0x07	; 7
    6360:	8f 71       	andi	r24, 0x1F	; 31
    6362:	90 7e       	andi	r25, 0xE0	; 224
    6364:	89 2b       	or	r24, r25
    6366:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    6368:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    636a:	36 99       	sbic	0x06, 6	; 6
    636c:	fe cf       	rjmp	.-4      	; 0x636a <adc_GetChannel+0xc>
  return ADCW;
    636e:	24 b1       	in	r18, 0x04	; 4
    6370:	35 b1       	in	r19, 0x05	; 5
}
    6372:	c9 01       	movw	r24, r18
    6374:	08 95       	ret

00006376 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    6376:	8e e1       	ldi	r24, 0x1E	; 30
    6378:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    637c:	bc 01       	movw	r22, r24
    637e:	80 e0       	ldi	r24, 0x00	; 0
    6380:	90 e0       	ldi	r25, 0x00	; 0
    6382:	0e 94 e7 47 	call	0x8fce	; 0x8fce <__floatunsisf>
    6386:	9b 01       	movw	r18, r22
    6388:	ac 01       	movw	r20, r24
    638a:	64 ea       	ldi	r22, 0xA4	; 164
    638c:	70 e7       	ldi	r23, 0x70	; 112
    638e:	8d e9       	ldi	r24, 0x9D	; 157
    6390:	94 e4       	ldi	r25, 0x44	; 68
    6392:	0e 94 53 47 	call	0x8ea6	; 0x8ea6 <__divsf3>
}
    6396:	08 95       	ret

00006398 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    6398:	e1 e7       	ldi	r30, 0x71	; 113
    639a:	f0 e0       	ldi	r31, 0x00	; 0
    639c:	80 81       	ld	r24, Z
    639e:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    63a0:	81 e0       	ldi	r24, 0x01	; 1
    63a2:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    63a6:	84 e0       	ldi	r24, 0x04	; 4
    63a8:	80 93 74 00 	sts	0x0074, r24
}
    63ac:	08 95       	ret

000063ae <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    63ae:	80 91 74 00 	lds	r24, 0x0074
    63b2:	87 ff       	sbrs	r24, 7
    63b4:	fc cf       	rjmp	.-8      	; 0x63ae <i2c_waitForInterruptFlag>
}
    63b6:	08 95       	ret

000063b8 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    63b8:	e4 e7       	ldi	r30, 0x74	; 116
    63ba:	f0 e0       	ldi	r31, 0x00	; 0
    63bc:	80 81       	ld	r24, Z
    63be:	80 68       	ori	r24, 0x80	; 128
    63c0:	80 83       	st	Z, r24
}
    63c2:	08 95       	ret

000063c4 <i2c_start>:



void i2c_start()
{
    63c4:	cf 93       	push	r28
    63c6:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    63c8:	c4 e7       	ldi	r28, 0x74	; 116
    63ca:	d0 e0       	ldi	r29, 0x00	; 0
    63cc:	88 81       	ld	r24, Y
    63ce:	80 62       	ori	r24, 0x20	; 32
    63d0:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    63d2:	0e 94 dc 31 	call	0x63b8	; 0x63b8 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    63d6:	0e 94 d7 31 	call	0x63ae	; 0x63ae <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    63da:	88 81       	ld	r24, Y
    63dc:	8f 7d       	andi	r24, 0xDF	; 223
    63de:	88 83       	st	Y, r24
}
    63e0:	df 91       	pop	r29
    63e2:	cf 91       	pop	r28
    63e4:	08 95       	ret

000063e6 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    63e6:	80 91 74 00 	lds	r24, 0x0074
    63ea:	80 61       	ori	r24, 0x10	; 16
    63ec:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    63f0:	0e 94 dc 31 	call	0x63b8	; 0x63b8 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    63f4:	80 91 74 00 	lds	r24, 0x0074
    63f8:	84 fd       	sbrc	r24, 4
    63fa:	fc cf       	rjmp	.-8      	; 0x63f4 <i2c_stop+0xe>
}
    63fc:	08 95       	ret

000063fe <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    63fe:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    6402:	0e 94 dc 31 	call	0x63b8	; 0x63b8 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    6406:	0e 94 d7 31 	call	0x63ae	; 0x63ae <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    640a:	80 91 71 00 	lds	r24, 0x0071
    640e:	88 7f       	andi	r24, 0xF8	; 248
    6410:	88 32       	cpi	r24, 0x28	; 40
    6412:	41 f0       	breq	.+16     	; 0x6424 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    6414:	90 91 71 00 	lds	r25, 0x0071
    6418:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    641a:	81 e0       	ldi	r24, 0x01	; 1
    641c:	98 31       	cpi	r25, 0x18	; 24
    641e:	19 f4       	brne	.+6      	; 0x6426 <i2c_send+0x28>
    6420:	80 e0       	ldi	r24, 0x00	; 0
    6422:	08 95       	ret
    6424:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    6426:	08 95       	ret

00006428 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    6428:	00 97       	sbiw	r24, 0x00	; 0
    642a:	21 f0       	breq	.+8      	; 0x6434 <i2c_receive+0xc>
    642c:	80 91 74 00 	lds	r24, 0x0074
    6430:	80 64       	ori	r24, 0x40	; 64
    6432:	03 c0       	rjmp	.+6      	; 0x643a <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    6434:	80 91 74 00 	lds	r24, 0x0074
    6438:	8f 7b       	andi	r24, 0xBF	; 191
    643a:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    643e:	0e 94 dc 31 	call	0x63b8	; 0x63b8 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    6442:	0e 94 d7 31 	call	0x63ae	; 0x63ae <i2c_waitForInterruptFlag>
	return TWDR;
    6446:	80 91 73 00 	lds	r24, 0x0073
}
    644a:	08 95       	ret

0000644c <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    644c:	df 93       	push	r29
    644e:	cf 93       	push	r28
    6450:	0f 92       	push	r0
    6452:	cd b7       	in	r28, 0x3d	; 61
    6454:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    6456:	89 83       	std	Y+1, r24	; 0x01
    6458:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2c_start>
	i2c_send((address << 1) | 0x01);
    645c:	89 81       	ldd	r24, Y+1	; 0x01
    645e:	88 0f       	add	r24, r24
    6460:	81 60       	ori	r24, 0x01	; 1
    6462:	0e 94 ff 31 	call	0x63fe	; 0x63fe <i2c_send>
}
    6466:	0f 90       	pop	r0
    6468:	cf 91       	pop	r28
    646a:	df 91       	pop	r29
    646c:	08 95       	ret

0000646e <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    646e:	df 93       	push	r29
    6470:	cf 93       	push	r28
    6472:	0f 92       	push	r0
    6474:	cd b7       	in	r28, 0x3d	; 61
    6476:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    6478:	89 83       	std	Y+1, r24	; 0x01
    647a:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2c_start>
	i2c_send(address << 1);
    647e:	89 81       	ldd	r24, Y+1	; 0x01
    6480:	88 0f       	add	r24, r24
    6482:	0e 94 ff 31 	call	0x63fe	; 0x63fe <i2c_send>
}
    6486:	0f 90       	pop	r0
    6488:	cf 91       	pop	r28
    648a:	df 91       	pop	r29
    648c:	08 95       	ret

0000648e <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    648e:	0e 94 97 31 	call	0x632e	; 0x632e <adc_init>
	mda100_initDone = 1;
    6492:	81 e0       	ldi	r24, 0x01	; 1
    6494:	80 93 13 03 	sts	0x0313, r24
}
    6498:	08 95       	ret

0000649a <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    649a:	80 91 13 03 	lds	r24, 0x0313
    649e:	88 23       	and	r24, r24
    64a0:	11 f4       	brne	.+4      	; 0x64a6 <mda100_Powersave+0xc>
    64a2:	0e 94 47 32 	call	0x648e	; 0x648e <mda100_init>
	adc_Powersave();
    64a6:	0e 94 ad 31 	call	0x635a	; 0x635a <adc_Powersave>
}
    64aa:	08 95       	ret

000064ac <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    64ac:	df 93       	push	r29
    64ae:	cf 93       	push	r28
    64b0:	0f 92       	push	r0
    64b2:	cd b7       	in	r28, 0x3d	; 61
    64b4:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    64b6:	90 91 13 03 	lds	r25, 0x0313
    64ba:	99 23       	and	r25, r25
    64bc:	21 f4       	brne	.+8      	; 0x64c6 <mda100_LightSensor_Power+0x1a>
    64be:	89 83       	std	Y+1, r24	; 0x01
    64c0:	0e 94 47 32 	call	0x648e	; 0x648e <mda100_init>
    64c4:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    64c6:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    64c8:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    64ca:	81 30       	cpi	r24, 0x01	; 1
    64cc:	19 f4       	brne	.+6      	; 0x64d4 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    64ce:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    64d0:	15 9a       	sbi	0x02, 5	; 2
    64d2:	02 c0       	rjmp	.+4      	; 0x64d8 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    64d4:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    64d6:	15 98       	cbi	0x02, 5	; 2
	}
}
    64d8:	0f 90       	pop	r0
    64da:	cf 91       	pop	r28
    64dc:	df 91       	pop	r29
    64de:	08 95       	ret

000064e0 <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    64e0:	df 93       	push	r29
    64e2:	cf 93       	push	r28
    64e4:	0f 92       	push	r0
    64e6:	cd b7       	in	r28, 0x3d	; 61
    64e8:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    64ea:	90 91 13 03 	lds	r25, 0x0313
    64ee:	99 23       	and	r25, r25
    64f0:	21 f4       	brne	.+8      	; 0x64fa <mda100_TemperatureSensor_Power+0x1a>
    64f2:	89 83       	std	Y+1, r24	; 0x01
    64f4:	0e 94 47 32 	call	0x648e	; 0x648e <mda100_init>
    64f8:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    64fa:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    64fc:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    64fe:	81 30       	cpi	r24, 0x01	; 1
    6500:	19 f4       	brne	.+6      	; 0x6508 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    6502:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    6504:	a0 9a       	sbi	0x14, 0	; 20
    6506:	02 c0       	rjmp	.+4      	; 0x650c <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    6508:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    650a:	a0 98       	cbi	0x14, 0	; 20
	}
}
    650c:	0f 90       	pop	r0
    650e:	cf 91       	pop	r28
    6510:	df 91       	pop	r29
    6512:	08 95       	ret

00006514 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    6514:	80 91 13 03 	lds	r24, 0x0313
    6518:	88 23       	and	r24, r24
    651a:	11 f4       	brne	.+4      	; 0x6520 <mda100_LightSensor_GetCounts+0xc>
    651c:	0e 94 47 32 	call	0x648e	; 0x648e <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    6520:	81 e0       	ldi	r24, 0x01	; 1
    6522:	0e 94 56 32 	call	0x64ac	; 0x64ac <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    6526:	81 e0       	ldi	r24, 0x01	; 1
    6528:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    652c:	08 95       	ret

0000652e <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    652e:	80 91 13 03 	lds	r24, 0x0313
    6532:	88 23       	and	r24, r24
    6534:	11 f4       	brne	.+4      	; 0x653a <mda100_TemperatureSensor_GetCounts+0xc>
    6536:	0e 94 47 32 	call	0x648e	; 0x648e <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    653a:	81 e0       	ldi	r24, 0x01	; 1
    653c:	0e 94 70 32 	call	0x64e0	; 0x64e0 <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    6540:	81 e0       	ldi	r24, 0x01	; 1
    6542:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    6546:	08 95       	ret

00006548 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    6548:	af 92       	push	r10
    654a:	bf 92       	push	r11
    654c:	cf 92       	push	r12
    654e:	df 92       	push	r13
    6550:	ef 92       	push	r14
    6552:	ff 92       	push	r15
    6554:	0f 93       	push	r16
    6556:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    6558:	0e 94 97 32 	call	0x652e	; 0x652e <mda100_TemperatureSensor_GetCounts>
    655c:	bc 01       	movw	r22, r24
    655e:	80 e0       	ldi	r24, 0x00	; 0
    6560:	90 e0       	ldi	r25, 0x00	; 0
    6562:	0e 94 e7 47 	call	0x8fce	; 0x8fce <__floatunsisf>
    6566:	8b 01       	movw	r16, r22
    6568:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    656a:	60 e0       	ldi	r22, 0x00	; 0
    656c:	70 ec       	ldi	r23, 0xC0	; 192
    656e:	8f e7       	ldi	r24, 0x7F	; 127
    6570:	94 e4       	ldi	r25, 0x44	; 68
    6572:	20 2f       	mov	r18, r16
    6574:	31 2f       	mov	r19, r17
    6576:	4e 2d       	mov	r20, r14
    6578:	5f 2d       	mov	r21, r15
    657a:	0e 94 ee 46 	call	0x8ddc	; 0x8ddc <__subsf3>
    657e:	20 e0       	ldi	r18, 0x00	; 0
    6580:	30 e4       	ldi	r19, 0x40	; 64
    6582:	4c e1       	ldi	r20, 0x1C	; 28
    6584:	56 e4       	ldi	r21, 0x46	; 70
    6586:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    658a:	20 2f       	mov	r18, r16
    658c:	31 2f       	mov	r19, r17
    658e:	4e 2d       	mov	r20, r14
    6590:	5f 2d       	mov	r21, r15
    6592:	0e 94 53 47 	call	0x8ea6	; 0x8ea6 <__divsf3>
    6596:	0e 94 7e 48 	call	0x90fc	; 0x90fc <log>
    659a:	7b 01       	movw	r14, r22
    659c:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    659e:	20 e0       	ldi	r18, 0x00	; 0
    65a0:	30 e0       	ldi	r19, 0x00	; 0
    65a2:	40 e4       	ldi	r20, 0x40	; 64
    65a4:	50 e4       	ldi	r21, 0x40	; 64
    65a6:	0e 94 21 49 	call	0x9242	; 0x9242 <pow>
    65aa:	d6 2e       	mov	r13, r22
    65ac:	c7 2e       	mov	r12, r23
    65ae:	b8 2e       	mov	r11, r24
    65b0:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    65b2:	c8 01       	movw	r24, r16
    65b4:	b7 01       	movw	r22, r14
    65b6:	29 e7       	ldi	r18, 0x79	; 121
    65b8:	33 ee       	ldi	r19, 0xE3	; 227
    65ba:	4d e7       	ldi	r20, 0x7D	; 125
    65bc:	59 e3       	ldi	r21, 0x39	; 57
    65be:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    65c2:	28 ec       	ldi	r18, 0xC8	; 200
    65c4:	32 e6       	ldi	r19, 0x62	; 98
    65c6:	44 e8       	ldi	r20, 0x84	; 132
    65c8:	5a e3       	ldi	r21, 0x3A	; 58
    65ca:	0e 94 ef 46 	call	0x8dde	; 0x8dde <__addsf3>
    65ce:	7b 01       	movw	r14, r22
    65d0:	8c 01       	movw	r16, r24
    65d2:	a6 01       	movw	r20, r12
    65d4:	95 01       	movw	r18, r10
    65d6:	65 2f       	mov	r22, r21
    65d8:	74 2f       	mov	r23, r20
    65da:	83 2f       	mov	r24, r19
    65dc:	92 2f       	mov	r25, r18
    65de:	2d e2       	ldi	r18, 0x2D	; 45
    65e0:	34 ec       	ldi	r19, 0xC4	; 196
    65e2:	4c e1       	ldi	r20, 0x1C	; 28
    65e4:	54 e3       	ldi	r21, 0x34	; 52
    65e6:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    65ea:	9b 01       	movw	r18, r22
    65ec:	ac 01       	movw	r20, r24
    65ee:	c8 01       	movw	r24, r16
    65f0:	b7 01       	movw	r22, r14
    65f2:	0e 94 ef 46 	call	0x8dde	; 0x8dde <__addsf3>
    65f6:	9b 01       	movw	r18, r22
    65f8:	ac 01       	movw	r20, r24
    65fa:	60 e0       	ldi	r22, 0x00	; 0
    65fc:	70 e0       	ldi	r23, 0x00	; 0
    65fe:	80 e8       	ldi	r24, 0x80	; 128
    6600:	9f e3       	ldi	r25, 0x3F	; 63
    6602:	0e 94 53 47 	call	0x8ea6	; 0x8ea6 <__divsf3>
}
    6606:	1f 91       	pop	r17
    6608:	0f 91       	pop	r16
    660a:	ff 90       	pop	r15
    660c:	ef 90       	pop	r14
    660e:	df 90       	pop	r13
    6610:	cf 90       	pop	r12
    6612:	bf 90       	pop	r11
    6614:	af 90       	pop	r10
    6616:	08 95       	ret

00006618 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    6618:	0e 94 a4 32 	call	0x6548	; 0x6548 <mda100_TemperatureSensor_GetKelvin>
    661c:	23 e3       	ldi	r18, 0x33	; 51
    661e:	33 e9       	ldi	r19, 0x93	; 147
    6620:	48 e8       	ldi	r20, 0x88	; 136
    6622:	53 e4       	ldi	r21, 0x43	; 67
    6624:	0e 94 ee 46 	call	0x8ddc	; 0x8ddc <__subsf3>
}
    6628:	08 95       	ret

0000662a <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    662a:	0e 94 97 31 	call	0x632e	; 0x632e <adc_init>
	ad5242_init();
    662e:	0e 94 76 31 	call	0x62ec	; 0x62ec <ad5242_init>
	mts310cb_initDone = 1;
    6632:	81 e0       	ldi	r24, 0x01	; 1
    6634:	80 93 14 03 	sts	0x0314, r24
}
    6638:	08 95       	ret

0000663a <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    663a:	80 91 14 03 	lds	r24, 0x0314
    663e:	88 23       	and	r24, r24
    6640:	11 f4       	brne	.+4      	; 0x6646 <mts310cb_Powersave+0xc>
    6642:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	adc_Powersave();
    6646:	0e 94 ad 31 	call	0x635a	; 0x635a <adc_Powersave>
}
    664a:	08 95       	ret

0000664c <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    664c:	df 93       	push	r29
    664e:	cf 93       	push	r28
    6650:	0f 92       	push	r0
    6652:	cd b7       	in	r28, 0x3d	; 61
    6654:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6656:	90 91 14 03 	lds	r25, 0x0314
    665a:	99 23       	and	r25, r25
    665c:	21 f4       	brne	.+8      	; 0x6666 <mts310cb_Accelerometer_Power+0x1a>
    665e:	89 83       	std	Y+1, r24	; 0x01
    6660:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    6664:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    6666:	81 30       	cpi	r24, 0x01	; 1
    6668:	11 f4       	brne	.+4      	; 0x666e <mts310cb_Accelerometer_Power+0x22>
    666a:	ac 9a       	sbi	0x15, 4	; 21
    666c:	01 c0       	rjmp	.+2      	; 0x6670 <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    666e:	ac 98       	cbi	0x15, 4	; 21
}
    6670:	0f 90       	pop	r0
    6672:	cf 91       	pop	r28
    6674:	df 91       	pop	r29
    6676:	08 95       	ret

00006678 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    6678:	df 93       	push	r29
    667a:	cf 93       	push	r28
    667c:	0f 92       	push	r0
    667e:	cd b7       	in	r28, 0x3d	; 61
    6680:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6682:	90 91 14 03 	lds	r25, 0x0314
    6686:	99 23       	and	r25, r25
    6688:	21 f4       	brne	.+8      	; 0x6692 <mts310cb_Magnetometer_Power+0x1a>
    668a:	89 83       	std	Y+1, r24	; 0x01
    668c:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    6690:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    6692:	81 30       	cpi	r24, 0x01	; 1
    6694:	11 f4       	brne	.+4      	; 0x669a <mts310cb_Magnetometer_Power+0x22>
    6696:	ad 9a       	sbi	0x15, 5	; 21
    6698:	01 c0       	rjmp	.+2      	; 0x669c <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    669a:	ad 98       	cbi	0x15, 5	; 21
}
    669c:	0f 90       	pop	r0
    669e:	cf 91       	pop	r28
    66a0:	df 91       	pop	r29
    66a2:	08 95       	ret

000066a4 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    66a4:	1f 93       	push	r17
    66a6:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    66a8:	80 91 14 03 	lds	r24, 0x0314
    66ac:	88 23       	and	r24, r24
    66ae:	11 f4       	brne	.+4      	; 0x66b4 <mts310cb_TemperatureSensor_Power+0x10>
    66b0:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    66b4:	80 e0       	ldi	r24, 0x00	; 0
    66b6:	0e 94 66 33 	call	0x66cc	; 0x66cc <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    66ba:	11 30       	cpi	r17, 0x01	; 1
    66bc:	19 f4       	brne	.+6      	; 0x66c4 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    66be:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    66c0:	a0 9a       	sbi	0x14, 0	; 20
    66c2:	02 c0       	rjmp	.+4      	; 0x66c8 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    66c4:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    66c6:	a0 98       	cbi	0x14, 0	; 20
	}
}
    66c8:	1f 91       	pop	r17
    66ca:	08 95       	ret

000066cc <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    66cc:	1f 93       	push	r17
    66ce:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    66d0:	80 91 14 03 	lds	r24, 0x0314
    66d4:	88 23       	and	r24, r24
    66d6:	11 f4       	brne	.+4      	; 0x66dc <mts310cb_LightSensor_Power+0x10>
    66d8:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    66dc:	80 e0       	ldi	r24, 0x00	; 0
    66de:	0e 94 52 33 	call	0x66a4	; 0x66a4 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    66e2:	11 30       	cpi	r17, 0x01	; 1
    66e4:	19 f4       	brne	.+6      	; 0x66ec <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    66e6:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    66e8:	15 9a       	sbi	0x02, 5	; 2
    66ea:	02 c0       	rjmp	.+4      	; 0x66f0 <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    66ec:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    66ee:	15 98       	cbi	0x02, 5	; 2
	}
}
    66f0:	1f 91       	pop	r17
    66f2:	08 95       	ret

000066f4 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    66f4:	df 93       	push	r29
    66f6:	cf 93       	push	r28
    66f8:	0f 92       	push	r0
    66fa:	cd b7       	in	r28, 0x3d	; 61
    66fc:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    66fe:	90 91 14 03 	lds	r25, 0x0314
    6702:	99 23       	and	r25, r25
    6704:	21 f4       	brne	.+8      	; 0x670e <mts310cb_Sounder_Power+0x1a>
    6706:	89 83       	std	Y+1, r24	; 0x01
    6708:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    670c:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    670e:	81 30       	cpi	r24, 0x01	; 1
    6710:	11 f4       	brne	.+4      	; 0x6716 <mts310cb_Sounder_Power+0x22>
    6712:	aa 9a       	sbi	0x15, 2	; 21
    6714:	01 c0       	rjmp	.+2      	; 0x6718 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    6716:	aa 98       	cbi	0x15, 2	; 21
}
    6718:	0f 90       	pop	r0
    671a:	cf 91       	pop	r28
    671c:	df 91       	pop	r29
    671e:	08 95       	ret

00006720 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    6720:	df 93       	push	r29
    6722:	cf 93       	push	r28
    6724:	0f 92       	push	r0
    6726:	cd b7       	in	r28, 0x3d	; 61
    6728:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    672a:	90 91 14 03 	lds	r25, 0x0314
    672e:	99 23       	and	r25, r25
    6730:	21 f4       	brne	.+8      	; 0x673a <mts310cb_Microphone_Power+0x1a>
    6732:	89 83       	std	Y+1, r24	; 0x01
    6734:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    6738:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    673a:	81 30       	cpi	r24, 0x01	; 1
    673c:	11 f4       	brne	.+4      	; 0x6742 <mts310cb_Microphone_Power+0x22>
    673e:	ab 9a       	sbi	0x15, 3	; 21
    6740:	01 c0       	rjmp	.+2      	; 0x6744 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    6742:	ab 98       	cbi	0x15, 3	; 21
}
    6744:	0f 90       	pop	r0
    6746:	cf 91       	pop	r28
    6748:	df 91       	pop	r29
    674a:	08 95       	ret

0000674c <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    674c:	df 93       	push	r29
    674e:	cf 93       	push	r28
    6750:	0f 92       	push	r0
    6752:	cd b7       	in	r28, 0x3d	; 61
    6754:	de b7       	in	r29, 0x3e	; 62
    6756:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    6758:	80 91 14 03 	lds	r24, 0x0314
    675c:	88 23       	and	r24, r24
    675e:	21 f4       	brne	.+8      	; 0x6768 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    6760:	49 83       	std	Y+1, r20	; 0x01
    6762:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    6766:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    6768:	80 e0       	ldi	r24, 0x00	; 0
    676a:	61 e0       	ldi	r22, 0x01	; 1
    676c:	0e 94 79 31 	call	0x62f2	; 0x62f2 <ad5242_set>
}
    6770:	0f 90       	pop	r0
    6772:	cf 91       	pop	r28
    6774:	df 91       	pop	r29
    6776:	08 95       	ret

00006778 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    6778:	df 93       	push	r29
    677a:	cf 93       	push	r28
    677c:	0f 92       	push	r0
    677e:	cd b7       	in	r28, 0x3d	; 61
    6780:	de b7       	in	r29, 0x3e	; 62
    6782:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    6784:	80 91 14 03 	lds	r24, 0x0314
    6788:	88 23       	and	r24, r24
    678a:	21 f4       	brne	.+8      	; 0x6794 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    678c:	49 83       	std	Y+1, r20	; 0x01
    678e:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    6792:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    6794:	80 e0       	ldi	r24, 0x00	; 0
    6796:	62 e0       	ldi	r22, 0x02	; 2
    6798:	0e 94 79 31 	call	0x62f2	; 0x62f2 <ad5242_set>
}
    679c:	0f 90       	pop	r0
    679e:	cf 91       	pop	r28
    67a0:	df 91       	pop	r29
    67a2:	08 95       	ret

000067a4 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    67a4:	df 93       	push	r29
    67a6:	cf 93       	push	r28
    67a8:	0f 92       	push	r0
    67aa:	cd b7       	in	r28, 0x3d	; 61
    67ac:	de b7       	in	r29, 0x3e	; 62
    67ae:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    67b0:	80 91 14 03 	lds	r24, 0x0314
    67b4:	88 23       	and	r24, r24
    67b6:	21 f4       	brne	.+8      	; 0x67c0 <mts310cb_Microphone_SetGain+0x1c>
    67b8:	49 83       	std	Y+1, r20	; 0x01
    67ba:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    67be:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    67c0:	81 e0       	ldi	r24, 0x01	; 1
    67c2:	61 e0       	ldi	r22, 0x01	; 1
    67c4:	0e 94 79 31 	call	0x62f2	; 0x62f2 <ad5242_set>
}
    67c8:	0f 90       	pop	r0
    67ca:	cf 91       	pop	r28
    67cc:	df 91       	pop	r29
    67ce:	08 95       	ret

000067d0 <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    67d0:	df 93       	push	r29
    67d2:	cf 93       	push	r28
    67d4:	0f 92       	push	r0
    67d6:	cd b7       	in	r28, 0x3d	; 61
    67d8:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    67da:	90 91 14 03 	lds	r25, 0x0314
    67de:	99 23       	and	r25, r25
    67e0:	21 f4       	brne	.+8      	; 0x67ea <mts310cb_Microphone_SetMode+0x1a>
    67e2:	89 83       	std	Y+1, r24	; 0x01
    67e4:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
    67e8:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    67ea:	88 23       	and	r24, r24
    67ec:	11 f4       	brne	.+4      	; 0x67f2 <mts310cb_Microphone_SetMode+0x22>
    67ee:	ae 9a       	sbi	0x15, 6	; 21
    67f0:	03 c0       	rjmp	.+6      	; 0x67f8 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    67f2:	81 30       	cpi	r24, 0x01	; 1
    67f4:	09 f4       	brne	.+2      	; 0x67f8 <mts310cb_Microphone_SetMode+0x28>
    67f6:	ae 98       	cbi	0x15, 6	; 21
}
    67f8:	0f 90       	pop	r0
    67fa:	cf 91       	pop	r28
    67fc:	df 91       	pop	r29
    67fe:	08 95       	ret

00006800 <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    6800:	80 91 14 03 	lds	r24, 0x0314
    6804:	88 23       	and	r24, r24
    6806:	11 f4       	brne	.+4      	; 0x680c <mts310cb_LightSensor_GetCounts+0xc>
    6808:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    680c:	81 e0       	ldi	r24, 0x01	; 1
    680e:	0e 94 66 33 	call	0x66cc	; 0x66cc <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    6812:	81 e0       	ldi	r24, 0x01	; 1
    6814:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    6818:	08 95       	ret

0000681a <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    681a:	80 91 14 03 	lds	r24, 0x0314
    681e:	88 23       	and	r24, r24
    6820:	11 f4       	brne	.+4      	; 0x6826 <mts310cb_TemperatureSensor_GetCounts+0xc>
    6822:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    6826:	81 e0       	ldi	r24, 0x01	; 1
    6828:	0e 94 52 33 	call	0x66a4	; 0x66a4 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    682c:	81 e0       	ldi	r24, 0x01	; 1
    682e:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    6832:	08 95       	ret

00006834 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    6834:	80 91 14 03 	lds	r24, 0x0314
    6838:	88 23       	and	r24, r24
    683a:	11 f4       	brne	.+4      	; 0x6840 <mts310cb_Microphone_GetCounts+0xc>
    683c:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	return adc_GetChannel(2);
    6840:	82 e0       	ldi	r24, 0x02	; 2
    6842:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    6846:	08 95       	ret

00006848 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    6848:	80 91 14 03 	lds	r24, 0x0314
    684c:	88 23       	and	r24, r24
    684e:	11 f4       	brne	.+4      	; 0x6854 <mts310cb_Accelerometer_x_GetCounts+0xc>
    6850:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	return adc_GetChannel(3);
    6854:	83 e0       	ldi	r24, 0x03	; 3
    6856:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    685a:	08 95       	ret

0000685c <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    685c:	80 91 14 03 	lds	r24, 0x0314
    6860:	88 23       	and	r24, r24
    6862:	11 f4       	brne	.+4      	; 0x6868 <mts310cb_Accelerometer_y_GetCounts+0xc>
    6864:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	return adc_GetChannel(4);
    6868:	84 e0       	ldi	r24, 0x04	; 4
    686a:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    686e:	08 95       	ret

00006870 <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    6870:	80 91 14 03 	lds	r24, 0x0314
    6874:	88 23       	and	r24, r24
    6876:	11 f4       	brne	.+4      	; 0x687c <mts310cb_Magnetometer_x_GetCounts+0xc>
    6878:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	return adc_GetChannel(5);
    687c:	85 e0       	ldi	r24, 0x05	; 5
    687e:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    6882:	08 95       	ret

00006884 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    6884:	80 91 14 03 	lds	r24, 0x0314
    6888:	88 23       	and	r24, r24
    688a:	11 f4       	brne	.+4      	; 0x6890 <mts310cb_Magnetometer_y_GetCounts+0xc>
    688c:	0e 94 15 33 	call	0x662a	; 0x662a <mts310cb_init>
	return adc_GetChannel(6);
    6890:	86 e0       	ldi	r24, 0x06	; 6
    6892:	0e 94 af 31 	call	0x635e	; 0x635e <adc_GetChannel>
}
    6896:	08 95       	ret

00006898 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    6898:	89 e9       	ldi	r24, 0x99	; 153
    689a:	93 e0       	ldi	r25, 0x03	; 3
    689c:	01 97       	sbiw	r24, 0x01	; 1
    689e:	f1 f7       	brne	.-4      	; 0x689c <Maxim_1Wire_ResetPulse+0x4>
    68a0:	00 c0       	rjmp	.+0      	; 0x68a2 <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    68a2:	dc 98       	cbi	0x1b, 4	; 27
    68a4:	d4 9a       	sbi	0x1a, 4	; 26
    68a6:	89 e9       	ldi	r24, 0x99	; 153
    68a8:	93 e0       	ldi	r25, 0x03	; 3
    68aa:	01 97       	sbiw	r24, 0x01	; 1
    68ac:	f1 f7       	brne	.-4      	; 0x68aa <Maxim_1Wire_ResetPulse+0x12>
    68ae:	00 c0       	rjmp	.+0      	; 0x68b0 <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    68b0:	d4 98       	cbi	0x1a, 4	; 26
    68b2:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    68b4:	cc 9b       	sbis	0x19, 4	; 25
    68b6:	fe cf       	rjmp	.-4      	; 0x68b4 <Maxim_1Wire_ResetPulse+0x1c>
    68b8:	80 e0       	ldi	r24, 0x00	; 0
    68ba:	07 c0       	rjmp	.+14     	; 0x68ca <Maxim_1Wire_ResetPulse+0x32>
    68bc:	91 e3       	ldi	r25, 0x31	; 49
    68be:	9a 95       	dec	r25
    68c0:	f1 f7       	brne	.-4      	; 0x68be <Maxim_1Wire_ResetPulse+0x26>
    68c2:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    68c4:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    68c6:	8f 31       	cpi	r24, 0x1F	; 31
    68c8:	49 f0       	breq	.+18     	; 0x68dc <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    68ca:	cc 99       	sbic	0x19, 4	; 25
    68cc:	f7 cf       	rjmp	.-18     	; 0x68bc <Maxim_1Wire_ResetPulse+0x24>
    68ce:	89 e9       	ldi	r24, 0x99	; 153
    68d0:	93 e0       	ldi	r25, 0x03	; 3
    68d2:	01 97       	sbiw	r24, 0x01	; 1
    68d4:	f1 f7       	brne	.-4      	; 0x68d2 <Maxim_1Wire_ResetPulse+0x3a>
    68d6:	00 c0       	rjmp	.+0      	; 0x68d8 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    68d8:	80 e0       	ldi	r24, 0x00	; 0
    68da:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    68dc:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    68de:	08 95       	ret

000068e0 <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    68e0:	88 23       	and	r24, r24
    68e2:	61 f4       	brne	.+24     	; 0x68fc <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    68e4:	dc 98       	cbi	0x1b, 4	; 27
    68e6:	d4 9a       	sbi	0x1a, 4	; 26
    68e8:	84 ec       	ldi	r24, 0xC4	; 196
    68ea:	8a 95       	dec	r24
    68ec:	f1 f7       	brne	.-4      	; 0x68ea <Maxim_1Wire_WriteBit+0xa>
    68ee:	00 c0       	rjmp	.+0      	; 0x68f0 <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    68f0:	d4 98       	cbi	0x1a, 4	; 26
    68f2:	dc 9a       	sbi	0x1b, 4	; 27
    68f4:	81 e3       	ldi	r24, 0x31	; 49
    68f6:	8a 95       	dec	r24
    68f8:	f1 f7       	brne	.-4      	; 0x68f6 <Maxim_1Wire_WriteBit+0x16>
    68fa:	0b c0       	rjmp	.+22     	; 0x6912 <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    68fc:	dc 98       	cbi	0x1b, 4	; 27
    68fe:	d4 9a       	sbi	0x1a, 4	; 26
    6900:	88 e1       	ldi	r24, 0x18	; 24
    6902:	8a 95       	dec	r24
    6904:	f1 f7       	brne	.-4      	; 0x6902 <Maxim_1Wire_WriteBit+0x22>
    6906:	00 c0       	rjmp	.+0      	; 0x6908 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    6908:	d4 98       	cbi	0x1a, 4	; 26
    690a:	dc 9a       	sbi	0x1b, 4	; 27
    690c:	8d ed       	ldi	r24, 0xDD	; 221
    690e:	8a 95       	dec	r24
    6910:	f1 f7       	brne	.-4      	; 0x690e <Maxim_1Wire_WriteBit+0x2e>
    6912:	00 00       	nop
    6914:	08 95       	ret

00006916 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    6916:	dc 98       	cbi	0x1b, 4	; 27
    6918:	d4 9a       	sbi	0x1a, 4	; 26
    691a:	82 e0       	ldi	r24, 0x02	; 2
    691c:	8a 95       	dec	r24
    691e:	f1 f7       	brne	.-4      	; 0x691c <Maxim_1Wire_ReadBit+0x6>
    6920:	00 c0       	rjmp	.+0      	; 0x6922 <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    6922:	d4 98       	cbi	0x1a, 4	; 26
    6924:	dc 9a       	sbi	0x1b, 4	; 27
    6926:	96 e1       	ldi	r25, 0x16	; 22
    6928:	9a 95       	dec	r25
    692a:	f1 f7       	brne	.-4      	; 0x6928 <Maxim_1Wire_ReadBit+0x12>
    692c:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    692e:	89 b3       	in	r24, 0x19	; 25
    6930:	94 ec       	ldi	r25, 0xC4	; 196
    6932:	9a 95       	dec	r25
    6934:	f1 f7       	brne	.-4      	; 0x6932 <Maxim_1Wire_ReadBit+0x1c>
    6936:	00 c0       	rjmp	.+0      	; 0x6938 <Maxim_1Wire_ReadBit+0x22>
    6938:	90 e0       	ldi	r25, 0x00	; 0
    693a:	80 71       	andi	r24, 0x10	; 16
    693c:	90 70       	andi	r25, 0x00	; 0
    693e:	24 e0       	ldi	r18, 0x04	; 4
    6940:	95 95       	asr	r25
    6942:	87 95       	ror	r24
    6944:	2a 95       	dec	r18
    6946:	e1 f7       	brne	.-8      	; 0x6940 <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    6948:	08 95       	ret

0000694a <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    694a:	ff 92       	push	r15
    694c:	0f 93       	push	r16
    694e:	1f 93       	push	r17
    6950:	cf 93       	push	r28
    6952:	df 93       	push	r29
    6954:	f8 2e       	mov	r15, r24
    6956:	c0 e0       	ldi	r28, 0x00	; 0
    6958:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    695a:	01 e0       	ldi	r16, 0x01	; 1
    695c:	10 e0       	ldi	r17, 0x00	; 0
    695e:	98 01       	movw	r18, r16
    6960:	0c 2e       	mov	r0, r28
    6962:	02 c0       	rjmp	.+4      	; 0x6968 <Maxim_1Wire_WriteByte+0x1e>
    6964:	22 0f       	add	r18, r18
    6966:	33 1f       	adc	r19, r19
    6968:	0a 94       	dec	r0
    696a:	e2 f7       	brpl	.-8      	; 0x6964 <Maxim_1Wire_WriteByte+0x1a>
    696c:	8f 2d       	mov	r24, r15
    696e:	82 23       	and	r24, r18
    6970:	0e 94 70 34 	call	0x68e0	; 0x68e0 <Maxim_1Wire_WriteBit>
    6974:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    6976:	c8 30       	cpi	r28, 0x08	; 8
    6978:	d1 05       	cpc	r29, r1
    697a:	89 f7       	brne	.-30     	; 0x695e <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    697c:	df 91       	pop	r29
    697e:	cf 91       	pop	r28
    6980:	1f 91       	pop	r17
    6982:	0f 91       	pop	r16
    6984:	ff 90       	pop	r15
    6986:	08 95       	ret

00006988 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    6988:	1f 93       	push	r17
    698a:	cf 93       	push	r28
    698c:	df 93       	push	r29
    698e:	c0 e0       	ldi	r28, 0x00	; 0
    6990:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    6992:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    6994:	0e 94 8b 34 	call	0x6916	; 0x6916 <Maxim_1Wire_ReadBit>
    6998:	28 2f       	mov	r18, r24
    699a:	30 e0       	ldi	r19, 0x00	; 0
    699c:	0c 2e       	mov	r0, r28
    699e:	02 c0       	rjmp	.+4      	; 0x69a4 <Maxim_1Wire_ReadByte+0x1c>
    69a0:	22 0f       	add	r18, r18
    69a2:	33 1f       	adc	r19, r19
    69a4:	0a 94       	dec	r0
    69a6:	e2 f7       	brpl	.-8      	; 0x69a0 <Maxim_1Wire_ReadByte+0x18>
    69a8:	12 2b       	or	r17, r18
    69aa:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    69ac:	c8 30       	cpi	r28, 0x08	; 8
    69ae:	d1 05       	cpc	r29, r1
    69b0:	89 f7       	brne	.-30     	; 0x6994 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    69b2:	81 2f       	mov	r24, r17
    69b4:	df 91       	pop	r29
    69b6:	cf 91       	pop	r28
    69b8:	1f 91       	pop	r17
    69ba:	08 95       	ret

000069bc <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    69bc:	8f e0       	ldi	r24, 0x0F	; 15
    69be:	0e 94 a5 34 	call	0x694a	; 0x694a <Maxim_1Wire_WriteByte>
}
    69c2:	08 95       	ret

000069c4 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    69c4:	80 b5       	in	r24, 0x20	; 32
    69c6:	8b 7f       	andi	r24, 0xFB	; 251
    69c8:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    69ca:	d4 98       	cbi	0x1a, 4	; 26
    69cc:	dc 9a       	sbi	0x1b, 4	; 27
    69ce:	86 ef       	ldi	r24, 0xF6	; 246
    69d0:	8a 95       	dec	r24
    69d2:	f1 f7       	brne	.-4      	; 0x69d0 <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    69d4:	08 95       	ret

000069d6 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    69d6:	ef 92       	push	r14
    69d8:	ff 92       	push	r15
    69da:	0f 93       	push	r16
    69dc:	1f 93       	push	r17
    69de:	df 93       	push	r29
    69e0:	cf 93       	push	r28
    69e2:	00 d0       	rcall	.+0      	; 0x69e4 <DS2401_getSerialNumber+0xe>
    69e4:	00 d0       	rcall	.+0      	; 0x69e6 <DS2401_getSerialNumber+0x10>
    69e6:	cd b7       	in	r28, 0x3d	; 61
    69e8:	de b7       	in	r29, 0x3e	; 62
    69ea:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    69ec:	19 82       	std	Y+1, r1	; 0x01
    69ee:	1a 82       	std	Y+2, r1	; 0x02
    69f0:	1b 82       	std	Y+3, r1	; 0x03
    69f2:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    69f4:	0e 94 4c 34 	call	0x6898	; 0x6898 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    69f8:	88 23       	and	r24, r24
    69fa:	39 f0       	breq	.+14     	; 0x6a0a <DS2401_getSerialNumber+0x34>
    69fc:	28 2f       	mov	r18, r24
    69fe:	33 27       	eor	r19, r19
    6a00:	27 fd       	sbrc	r18, 7
    6a02:	30 95       	com	r19
    6a04:	43 2f       	mov	r20, r19
    6a06:	53 2f       	mov	r21, r19
    6a08:	27 c0       	rjmp	.+78     	; 0x6a58 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    6a0a:	0e 94 de 34 	call	0x69bc	; 0x69bc <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    6a0e:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    6a12:	81 30       	cpi	r24, 0x01	; 1
    6a14:	19 f0       	breq	.+6      	; 0x6a1c <DS2401_getSerialNumber+0x46>
    6a16:	8e ef       	ldi	r24, 0xFE	; 254
    6a18:	f7 01       	movw	r30, r14
    6a1a:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    6a1c:	8e 01       	movw	r16, r28
    6a1e:	0f 5f       	subi	r16, 0xFF	; 255
    6a20:	1f 4f       	sbci	r17, 0xFF	; 255
    6a22:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    6a26:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    6a28:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    6a2c:	f8 01       	movw	r30, r16
    6a2e:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    6a30:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    6a34:	f8 01       	movw	r30, r16
    6a36:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    6a38:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    6a3c:	f8 01       	movw	r30, r16
    6a3e:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    6a40:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    6a44:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    6a48:	0e 94 c4 34 	call	0x6988	; 0x6988 <Maxim_1Wire_ReadByte>
    *valid = 0;
    6a4c:	f7 01       	movw	r30, r14
    6a4e:	10 82       	st	Z, r1
    return serialNumber;
    6a50:	29 81       	ldd	r18, Y+1	; 0x01
    6a52:	3a 81       	ldd	r19, Y+2	; 0x02
    6a54:	4b 81       	ldd	r20, Y+3	; 0x03
    6a56:	5c 81       	ldd	r21, Y+4	; 0x04
}
    6a58:	b9 01       	movw	r22, r18
    6a5a:	ca 01       	movw	r24, r20
    6a5c:	0f 90       	pop	r0
    6a5e:	0f 90       	pop	r0
    6a60:	0f 90       	pop	r0
    6a62:	0f 90       	pop	r0
    6a64:	cf 91       	pop	r28
    6a66:	df 91       	pop	r29
    6a68:	1f 91       	pop	r17
    6a6a:	0f 91       	pop	r16
    6a6c:	ff 90       	pop	r15
    6a6e:	ef 90       	pop	r14
    6a70:	08 95       	ret

00006a72 <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    6a72:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    6a74:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    6a76:	87 ff       	sbrs	r24, 7
    6a78:	02 c0       	rjmp	.+4      	; 0x6a7e <DOGM128_6_usart1_sendByte+0xc>
    6a7a:	93 9a       	sbi	0x12, 3	; 18
    6a7c:	01 c0       	rjmp	.+2      	; 0x6a80 <DOGM128_6_usart1_sendByte+0xe>
    6a7e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a80:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a82:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    6a84:	86 ff       	sbrs	r24, 6
    6a86:	02 c0       	rjmp	.+4      	; 0x6a8c <DOGM128_6_usart1_sendByte+0x1a>
    6a88:	93 9a       	sbi	0x12, 3	; 18
    6a8a:	01 c0       	rjmp	.+2      	; 0x6a8e <DOGM128_6_usart1_sendByte+0x1c>
    6a8c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a8e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a90:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    6a92:	85 ff       	sbrs	r24, 5
    6a94:	02 c0       	rjmp	.+4      	; 0x6a9a <DOGM128_6_usart1_sendByte+0x28>
    6a96:	93 9a       	sbi	0x12, 3	; 18
    6a98:	01 c0       	rjmp	.+2      	; 0x6a9c <DOGM128_6_usart1_sendByte+0x2a>
    6a9a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a9c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a9e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    6aa0:	84 ff       	sbrs	r24, 4
    6aa2:	02 c0       	rjmp	.+4      	; 0x6aa8 <DOGM128_6_usart1_sendByte+0x36>
    6aa4:	93 9a       	sbi	0x12, 3	; 18
    6aa6:	01 c0       	rjmp	.+2      	; 0x6aaa <DOGM128_6_usart1_sendByte+0x38>
    6aa8:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6aaa:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6aac:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    6aae:	83 ff       	sbrs	r24, 3
    6ab0:	02 c0       	rjmp	.+4      	; 0x6ab6 <DOGM128_6_usart1_sendByte+0x44>
    6ab2:	93 9a       	sbi	0x12, 3	; 18
    6ab4:	01 c0       	rjmp	.+2      	; 0x6ab8 <DOGM128_6_usart1_sendByte+0x46>
    6ab6:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6ab8:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6aba:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    6abc:	82 ff       	sbrs	r24, 2
    6abe:	02 c0       	rjmp	.+4      	; 0x6ac4 <DOGM128_6_usart1_sendByte+0x52>
    6ac0:	93 9a       	sbi	0x12, 3	; 18
    6ac2:	01 c0       	rjmp	.+2      	; 0x6ac6 <DOGM128_6_usart1_sendByte+0x54>
    6ac4:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6ac6:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6ac8:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    6aca:	81 ff       	sbrs	r24, 1
    6acc:	02 c0       	rjmp	.+4      	; 0x6ad2 <DOGM128_6_usart1_sendByte+0x60>
    6ace:	93 9a       	sbi	0x12, 3	; 18
    6ad0:	01 c0       	rjmp	.+2      	; 0x6ad4 <DOGM128_6_usart1_sendByte+0x62>
    6ad2:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6ad4:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6ad6:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    6ad8:	80 ff       	sbrs	r24, 0
    6ada:	02 c0       	rjmp	.+4      	; 0x6ae0 <DOGM128_6_usart1_sendByte+0x6e>
    6adc:	93 9a       	sbi	0x12, 3	; 18
    6ade:	01 c0       	rjmp	.+2      	; 0x6ae2 <DOGM128_6_usart1_sendByte+0x70>
    6ae0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6ae2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    6ae4:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    6ae6:	aa 9a       	sbi	0x15, 2	; 21
}
    6ae8:	08 95       	ret

00006aea <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    6aea:	df 93       	push	r29
    6aec:	cf 93       	push	r28
    6aee:	00 d0       	rcall	.+0      	; 0x6af0 <DOGM128_6_clear_display+0x6>
    6af0:	0f 92       	push	r0
    6af2:	cd b7       	in	r28, 0x3d	; 61
    6af4:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    6af6:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    6af8:	19 82       	std	Y+1, r1	; 0x01
    6afa:	1f c0       	rjmp	.+62     	; 0x6b3a <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    6afc:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    6afe:	89 81       	ldd	r24, Y+1	; 0x01
    6b00:	80 55       	subi	r24, 0x50	; 80
    6b02:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    6b06:	80 e1       	ldi	r24, 0x10	; 16
    6b08:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    6b0c:	80 e0       	ldi	r24, 0x00	; 0
    6b0e:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
    DisA0high;
    6b12:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    6b14:	1b 82       	std	Y+3, r1	; 0x03
    6b16:	1a 82       	std	Y+2, r1	; 0x02
    6b18:	08 c0       	rjmp	.+16     	; 0x6b2a <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    6b1a:	80 e0       	ldi	r24, 0x00	; 0
    6b1c:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    6b20:	8a 81       	ldd	r24, Y+2	; 0x02
    6b22:	9b 81       	ldd	r25, Y+3	; 0x03
    6b24:	01 96       	adiw	r24, 0x01	; 1
    6b26:	9b 83       	std	Y+3, r25	; 0x03
    6b28:	8a 83       	std	Y+2, r24	; 0x02
    6b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    6b2c:	9b 81       	ldd	r25, Y+3	; 0x03
    6b2e:	80 38       	cpi	r24, 0x80	; 128
    6b30:	91 05       	cpc	r25, r1
    6b32:	9c f3       	brlt	.-26     	; 0x6b1a <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    6b34:	89 81       	ldd	r24, Y+1	; 0x01
    6b36:	8f 5f       	subi	r24, 0xFF	; 255
    6b38:	89 83       	std	Y+1, r24	; 0x01
    6b3a:	89 81       	ldd	r24, Y+1	; 0x01
    6b3c:	88 30       	cpi	r24, 0x08	; 8
    6b3e:	f0 f2       	brcs	.-68     	; 0x6afc <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    6b40:	0f 90       	pop	r0
    6b42:	0f 90       	pop	r0
    6b44:	0f 90       	pop	r0
    6b46:	cf 91       	pop	r28
    6b48:	df 91       	pop	r29
    6b4a:	08 95       	ret

00006b4c <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    6b4c:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    6b4e:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    6b50:	85 b3       	in	r24, 0x15	; 21
    6b52:	87 60       	ori	r24, 0x07	; 7
    6b54:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    6b56:	84 b3       	in	r24, 0x14	; 20
    6b58:	87 60       	ori	r24, 0x07	; 7
    6b5a:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    6b5c:	81 b3       	in	r24, 0x11	; 17
    6b5e:	88 62       	ori	r24, 0x28	; 40
    6b60:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    6b62:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    6b64:	88 e7       	ldi	r24, 0x78	; 120
    6b66:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    6b68:	84 b3       	in	r24, 0x14	; 20
    6b6a:	87 78       	andi	r24, 0x87	; 135
    6b6c:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    6b6e:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    6b70:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    6b72:	8f ef       	ldi	r24, 0xFF	; 255
    6b74:	9f e3       	ldi	r25, 0x3F	; 63
    6b76:	a2 e0       	ldi	r26, 0x02	; 2
    6b78:	81 50       	subi	r24, 0x01	; 1
    6b7a:	90 40       	sbci	r25, 0x00	; 0
    6b7c:	a0 40       	sbci	r26, 0x00	; 0
    6b7e:	e1 f7       	brne	.-8      	; 0x6b78 <DOGM128_6_display_init+0x2c>
    6b80:	00 c0       	rjmp	.+0      	; 0x6b82 <DOGM128_6_display_init+0x36>
    6b82:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    6b84:	a9 9a       	sbi	0x15, 1	; 21
    6b86:	8f ef       	ldi	r24, 0xFF	; 255
    6b88:	9f e3       	ldi	r25, 0x3F	; 63
    6b8a:	a2 e0       	ldi	r26, 0x02	; 2
    6b8c:	81 50       	subi	r24, 0x01	; 1
    6b8e:	90 40       	sbci	r25, 0x00	; 0
    6b90:	a0 40       	sbci	r26, 0x00	; 0
    6b92:	e1 f7       	brne	.-8      	; 0x6b8c <DOGM128_6_display_init+0x40>
    6b94:	00 c0       	rjmp	.+0      	; 0x6b96 <DOGM128_6_display_init+0x4a>
    6b96:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    6b98:	80 e4       	ldi	r24, 0x40	; 64
    6b9a:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    6b9e:	81 ea       	ldi	r24, 0xA1	; 161
    6ba0:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    6ba4:	80 ec       	ldi	r24, 0xC0	; 192
    6ba6:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    6baa:	86 ea       	ldi	r24, 0xA6	; 166
    6bac:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    6bb0:	82 ea       	ldi	r24, 0xA2	; 162
    6bb2:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    6bb6:	8f e2       	ldi	r24, 0x2F	; 47
    6bb8:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    6bbc:	88 ef       	ldi	r24, 0xF8	; 248
    6bbe:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6bc2:	80 e0       	ldi	r24, 0x00	; 0
    6bc4:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    6bc8:	87 e2       	ldi	r24, 0x27	; 39
    6bca:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    6bce:	81 e8       	ldi	r24, 0x81	; 129
    6bd0:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    6bd4:	80 e1       	ldi	r24, 0x10	; 16
    6bd6:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    6bda:	8c ea       	ldi	r24, 0xAC	; 172
    6bdc:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6be0:	80 e0       	ldi	r24, 0x00	; 0
    6be2:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    6be6:	8f ea       	ldi	r24, 0xAF	; 175
    6be8:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    6bec:	0e 94 75 35 	call	0x6aea	; 0x6aea <DOGM128_6_clear_display>
}
    6bf0:	08 95       	ret

00006bf2 <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    6bf2:	81 30       	cpi	r24, 0x01	; 1
    6bf4:	11 f4       	brne	.+4      	; 0x6bfa <DOGM128_6_display_backlight+0x8>
    6bf6:	c4 9a       	sbi	0x18, 4	; 24
    6bf8:	08 95       	ret
	else DisBLIGHToff;
    6bfa:	c4 98       	cbi	0x18, 4	; 24
    6bfc:	08 95       	ret

00006bfe <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    6bfe:	ef 92       	push	r14
    6c00:	ff 92       	push	r15
    6c02:	0f 93       	push	r16
    6c04:	1f 93       	push	r17
    6c06:	df 93       	push	r29
    6c08:	cf 93       	push	r28
    6c0a:	0f 92       	push	r0
    6c0c:	cd b7       	in	r28, 0x3d	; 61
    6c0e:	de b7       	in	r29, 0x3e	; 62
    6c10:	08 2f       	mov	r16, r24
    6c12:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    6c14:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    6c16:	84 2f       	mov	r24, r20
    6c18:	80 55       	subi	r24, 0x50	; 80
    6c1a:	99 83       	std	Y+1, r25	; 0x01
    6c1c:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    6c20:	81 2f       	mov	r24, r17
    6c22:	82 95       	swap	r24
    6c24:	8f 70       	andi	r24, 0x0F	; 15
    6c26:	80 61       	ori	r24, 0x10	; 16
    6c28:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    6c2c:	81 2f       	mov	r24, r17
    6c2e:	8f 70       	andi	r24, 0x0F	; 15
    6c30:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>

	DisA0high;
    6c34:	a8 9a       	sbi	0x15, 0	; 21
    6c36:	99 81       	ldd	r25, Y+1	; 0x01
    6c38:	60 2f       	mov	r22, r16
    6c3a:	79 2f       	mov	r23, r25
    6c3c:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    6c3e:	1a c0       	rjmp	.+52     	; 0x6c74 <DOGM128_6_LCD_print+0x76>
    6c40:	00 e0       	ldi	r16, 0x00	; 0
    6c42:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    6c44:	d7 01       	movw	r26, r14
    6c46:	ec 91       	ld	r30, X
    6c48:	b5 e0       	ldi	r27, 0x05	; 5
    6c4a:	eb 9f       	mul	r30, r27
    6c4c:	f0 01       	movw	r30, r0
    6c4e:	11 24       	eor	r1, r1
    6c50:	e0 0f       	add	r30, r16
    6c52:	f1 1f       	adc	r31, r17
    6c54:	ef 53       	subi	r30, 0x3F	; 63
    6c56:	fb 4f       	sbci	r31, 0xFB	; 251
    6c58:	84 91       	lpm	r24, Z+
    6c5a:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    6c5e:	0f 5f       	subi	r16, 0xFF	; 255
    6c60:	1f 4f       	sbci	r17, 0xFF	; 255
    6c62:	05 30       	cpi	r16, 0x05	; 5
    6c64:	11 05       	cpc	r17, r1
    6c66:	71 f7       	brne	.-36     	; 0x6c44 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    6c68:	80 e0       	ldi	r24, 0x00	; 0
    6c6a:	0e 94 39 35 	call	0x6a72	; 0x6a72 <DOGM128_6_usart1_sendByte>
    6c6e:	08 94       	sec
    6c70:	e1 1c       	adc	r14, r1
    6c72:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    6c74:	f7 01       	movw	r30, r14
    6c76:	80 81       	ld	r24, Z
    6c78:	88 23       	and	r24, r24
    6c7a:	11 f7       	brne	.-60     	; 0x6c40 <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    6c7c:	0f 90       	pop	r0
    6c7e:	cf 91       	pop	r28
    6c80:	df 91       	pop	r29
    6c82:	1f 91       	pop	r17
    6c84:	0f 91       	pop	r16
    6c86:	ff 90       	pop	r15
    6c88:	ef 90       	pop	r14
    6c8a:	08 95       	ret

00006c8c <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6c8c:	60 91 61 08 	lds	r22, 0x0861
    6c90:	70 91 62 08 	lds	r23, 0x0862
    6c94:	90 e0       	ldi	r25, 0x00	; 0
    6c96:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
}
    6c9a:	08 95       	ret

00006c9c <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    6c9c:	80 e0       	ldi	r24, 0x00	; 0
    6c9e:	0e 94 4c 11 	call	0x2298	; 0x2298 <nrk_uart_data_ready>
    6ca2:	88 23       	and	r24, r24
    6ca4:	49 f0       	breq	.+18     	; 0x6cb8 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    6ca6:	80 91 5f 08 	lds	r24, 0x085F
    6caa:	90 91 60 08 	lds	r25, 0x0860
    6cae:	0e 94 2a 4c 	call	0x9854	; 0x9854 <fgetc>
    6cb2:	28 2f       	mov	r18, r24
    6cb4:	30 e0       	ldi	r19, 0x00	; 0
    6cb6:	02 c0       	rjmp	.+4      	; 0x6cbc <USART0_getchar+0x20>
	else return -1;
    6cb8:	2f ef       	ldi	r18, 0xFF	; 255
    6cba:	3f ef       	ldi	r19, 0xFF	; 255
}
    6cbc:	c9 01       	movw	r24, r18
    6cbe:	08 95       	ret

00006cc0 <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    6cc0:	bf 92       	push	r11
    6cc2:	cf 92       	push	r12
    6cc4:	df 92       	push	r13
    6cc6:	ef 92       	push	r14
    6cc8:	ff 92       	push	r15
    6cca:	0f 93       	push	r16
    6ccc:	1f 93       	push	r17
    6cce:	df 93       	push	r29
    6cd0:	cf 93       	push	r28
    6cd2:	00 d0       	rcall	.+0      	; 0x6cd4 <eDIP240_7_Display_send_packet+0x14>
    6cd4:	00 d0       	rcall	.+0      	; 0x6cd6 <eDIP240_7_Display_send_packet+0x16>
    6cd6:	0f 92       	push	r0
    6cd8:	cd b7       	in	r28, 0x3d	; 61
    6cda:	de b7       	in	r29, 0x3e	; 62
    6cdc:	d8 2e       	mov	r13, r24
    6cde:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    6ce0:	20 ea       	ldi	r18, 0xA0	; 160
    6ce2:	36 e8       	ldi	r19, 0x86	; 134
    6ce4:	41 e0       	ldi	r20, 0x01	; 1
    6ce6:	50 e0       	ldi	r21, 0x00	; 0
    6ce8:	29 83       	std	Y+1, r18	; 0x01
    6cea:	3a 83       	std	Y+2, r19	; 0x02
    6cec:	4b 83       	std	Y+3, r20	; 0x03
    6cee:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    6cf0:	81 e1       	ldi	r24, 0x11	; 17
    6cf2:	9d 83       	std	Y+5, r25	; 0x05
    6cf4:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    6cf8:	8b 2d       	mov	r24, r11
    6cfa:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 checksum = 0x11 + length;
    6cfe:	81 e1       	ldi	r24, 0x11	; 17
    6d00:	c8 2e       	mov	r12, r24
    6d02:	cb 0c       	add	r12, r11
 while(i < length)
    6d04:	9d 81       	ldd	r25, Y+5	; 0x05
    6d06:	0d 2d       	mov	r16, r13
    6d08:	19 2f       	mov	r17, r25
    6d0a:	09 c0       	rjmp	.+18     	; 0x6d1e <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    6d0c:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    6d0e:	f8 01       	movw	r30, r16
    6d10:	81 91       	ld	r24, Z+
    6d12:	8f 01       	movw	r16, r30
    6d14:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
	checksum += data[i];
    6d18:	f7 01       	movw	r30, r14
    6d1a:	80 81       	ld	r24, Z
    6d1c:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    6d1e:	80 2f       	mov	r24, r16
    6d20:	8d 19       	sub	r24, r13
    6d22:	8b 15       	cp	r24, r11
    6d24:	98 f3       	brcs	.-26     	; 0x6d0c <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    6d26:	8c 2d       	mov	r24, r12
    6d28:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6d2c:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    6d30:	29 81       	ldd	r18, Y+1	; 0x01
    6d32:	3a 81       	ldd	r19, Y+2	; 0x02
    6d34:	4b 81       	ldd	r20, Y+3	; 0x03
    6d36:	5c 81       	ldd	r21, Y+4	; 0x04
    6d38:	21 50       	subi	r18, 0x01	; 1
    6d3a:	30 40       	sbci	r19, 0x00	; 0
    6d3c:	40 40       	sbci	r20, 0x00	; 0
    6d3e:	50 40       	sbci	r21, 0x00	; 0
    6d40:	29 83       	std	Y+1, r18	; 0x01
    6d42:	3a 83       	std	Y+2, r19	; 0x02
    6d44:	4b 83       	std	Y+3, r20	; 0x03
    6d46:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6d48:	86 30       	cpi	r24, 0x06	; 6
    6d4a:	51 f0       	breq	.+20     	; 0x6d60 <eDIP240_7_Display_send_packet+0xa0>
    6d4c:	89 81       	ldd	r24, Y+1	; 0x01
    6d4e:	9a 81       	ldd	r25, Y+2	; 0x02
    6d50:	ab 81       	ldd	r26, Y+3	; 0x03
    6d52:	bc 81       	ldd	r27, Y+4	; 0x04
    6d54:	00 97       	sbiw	r24, 0x00	; 0
    6d56:	a1 05       	cpc	r26, r1
    6d58:	b1 05       	cpc	r27, r1
    6d5a:	41 f7       	brne	.-48     	; 0x6d2c <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    6d5c:	8f ef       	ldi	r24, 0xFF	; 255
    6d5e:	01 c0       	rjmp	.+2      	; 0x6d62 <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    6d60:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6d62:	0f 90       	pop	r0
    6d64:	0f 90       	pop	r0
    6d66:	0f 90       	pop	r0
    6d68:	0f 90       	pop	r0
    6d6a:	0f 90       	pop	r0
    6d6c:	cf 91       	pop	r28
    6d6e:	df 91       	pop	r29
    6d70:	1f 91       	pop	r17
    6d72:	0f 91       	pop	r16
    6d74:	ff 90       	pop	r15
    6d76:	ef 90       	pop	r14
    6d78:	df 90       	pop	r13
    6d7a:	cf 90       	pop	r12
    6d7c:	bf 90       	pop	r11
    6d7e:	08 95       	ret

00006d80 <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    6d80:	cf 92       	push	r12
    6d82:	df 92       	push	r13
    6d84:	ef 92       	push	r14
    6d86:	ff 92       	push	r15
    6d88:	0f 93       	push	r16
    6d8a:	1f 93       	push	r17
    6d8c:	df 93       	push	r29
    6d8e:	cf 93       	push	r28
    6d90:	00 d0       	rcall	.+0      	; 0x6d92 <eDIP240_7_Display_get_buffer+0x12>
    6d92:	00 d0       	rcall	.+0      	; 0x6d94 <eDIP240_7_Display_get_buffer+0x14>
    6d94:	cd b7       	in	r28, 0x3d	; 61
    6d96:	de b7       	in	r29, 0x3e	; 62
    6d98:	f8 2e       	mov	r15, r24
    6d9a:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    6d9c:	20 ea       	ldi	r18, 0xA0	; 160
    6d9e:	36 e8       	ldi	r19, 0x86	; 134
    6da0:	41 e0       	ldi	r20, 0x01	; 1
    6da2:	50 e0       	ldi	r21, 0x00	; 0
    6da4:	29 83       	std	Y+1, r18	; 0x01
    6da6:	3a 83       	std	Y+2, r19	; 0x02
    6da8:	4b 83       	std	Y+3, r20	; 0x03
    6daa:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    6dac:	82 e1       	ldi	r24, 0x12	; 18
    6dae:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6db2:	81 e0       	ldi	r24, 0x01	; 1
    6db4:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    6db8:	83 e5       	ldi	r24, 0x53	; 83
    6dba:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    6dbe:	86 e6       	ldi	r24, 0x66	; 102
    6dc0:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6dc4:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    6dc8:	29 81       	ldd	r18, Y+1	; 0x01
    6dca:	3a 81       	ldd	r19, Y+2	; 0x02
    6dcc:	4b 81       	ldd	r20, Y+3	; 0x03
    6dce:	5c 81       	ldd	r21, Y+4	; 0x04
    6dd0:	21 50       	subi	r18, 0x01	; 1
    6dd2:	30 40       	sbci	r19, 0x00	; 0
    6dd4:	40 40       	sbci	r20, 0x00	; 0
    6dd6:	50 40       	sbci	r21, 0x00	; 0
    6dd8:	29 83       	std	Y+1, r18	; 0x01
    6dda:	3a 83       	std	Y+2, r19	; 0x02
    6ddc:	4b 83       	std	Y+3, r20	; 0x03
    6dde:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6de0:	86 30       	cpi	r24, 0x06	; 6
    6de2:	61 f0       	breq	.+24     	; 0x6dfc <eDIP240_7_Display_get_buffer+0x7c>
    6de4:	29 81       	ldd	r18, Y+1	; 0x01
    6de6:	3a 81       	ldd	r19, Y+2	; 0x02
    6de8:	4b 81       	ldd	r20, Y+3	; 0x03
    6dea:	5c 81       	ldd	r21, Y+4	; 0x04
    6dec:	21 15       	cp	r18, r1
    6dee:	31 05       	cpc	r19, r1
    6df0:	41 05       	cpc	r20, r1
    6df2:	51 05       	cpc	r21, r1
    6df4:	39 f7       	brne	.-50     	; 0x6dc4 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    6df6:	ee 24       	eor	r14, r14
    6df8:	e3 94       	inc	r14
    6dfa:	01 c0       	rjmp	.+2      	; 0x6dfe <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    6dfc:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6dfe:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6e02:	2f ef       	ldi	r18, 0xFF	; 255
    6e04:	8f 3f       	cpi	r24, 0xFF	; 255
    6e06:	92 07       	cpc	r25, r18
    6e08:	d1 f3       	breq	.-12     	; 0x6dfe <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6e0a:	81 31       	cpi	r24, 0x11	; 17
    6e0c:	91 05       	cpc	r25, r1
    6e0e:	59 f5       	brne	.+86     	; 0x6e66 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6e10:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6e14:	ef ef       	ldi	r30, 0xFF	; 255
    6e16:	8f 3f       	cpi	r24, 0xFF	; 255
    6e18:	9e 07       	cpc	r25, r30
    6e1a:	d1 f3       	breq	.-12     	; 0x6e10 <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    6e1c:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    6e1e:	91 e1       	ldi	r25, 0x11	; 17
    6e20:	c9 2e       	mov	r12, r25
    6e22:	cd 0c       	add	r12, r13
	while (i < length)
    6e24:	80 2f       	mov	r24, r16
    6e26:	0f 2d       	mov	r16, r15
    6e28:	18 2f       	mov	r17, r24
    6e2a:	0a c0       	rjmp	.+20     	; 0x6e40 <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6e2c:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6e30:	ff ef       	ldi	r31, 0xFF	; 255
    6e32:	8f 3f       	cpi	r24, 0xFF	; 255
    6e34:	9f 07       	cpc	r25, r31
    6e36:	d1 f3       	breq	.-12     	; 0x6e2c <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    6e38:	f8 01       	movw	r30, r16
    6e3a:	81 93       	st	Z+, r24
    6e3c:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    6e3e:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6e40:	80 2f       	mov	r24, r16
    6e42:	8f 19       	sub	r24, r15
    6e44:	8d 15       	cp	r24, r13
    6e46:	90 f3       	brcs	.-28     	; 0x6e2c <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6e48:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6e4c:	ff ef       	ldi	r31, 0xFF	; 255
    6e4e:	8f 3f       	cpi	r24, 0xFF	; 255
    6e50:	9f 07       	cpc	r25, r31
    6e52:	d1 f3       	breq	.-12     	; 0x6e48 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    6e54:	2c 2d       	mov	r18, r12
    6e56:	30 e0       	ldi	r19, 0x00	; 0
    6e58:	82 17       	cp	r24, r18
    6e5a:	93 07       	cpc	r25, r19
    6e5c:	21 f4       	brne	.+8      	; 0x6e66 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    6e5e:	ee 20       	and	r14, r14
    6e60:	11 f4       	brne	.+4      	; 0x6e66 <eDIP240_7_Display_get_buffer+0xe6>
    6e62:	8d 2d       	mov	r24, r13
    6e64:	01 c0       	rjmp	.+2      	; 0x6e68 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    6e66:	8f ef       	ldi	r24, 0xFF	; 255
}
    6e68:	0f 90       	pop	r0
    6e6a:	0f 90       	pop	r0
    6e6c:	0f 90       	pop	r0
    6e6e:	0f 90       	pop	r0
    6e70:	cf 91       	pop	r28
    6e72:	df 91       	pop	r29
    6e74:	1f 91       	pop	r17
    6e76:	0f 91       	pop	r16
    6e78:	ff 90       	pop	r15
    6e7a:	ef 90       	pop	r14
    6e7c:	df 90       	pop	r13
    6e7e:	cf 90       	pop	r12
    6e80:	08 95       	ret

00006e82 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    6e82:	cf 92       	push	r12
    6e84:	df 92       	push	r13
    6e86:	ef 92       	push	r14
    6e88:	ff 92       	push	r15
    6e8a:	0f 93       	push	r16
    6e8c:	1f 93       	push	r17
    6e8e:	df 93       	push	r29
    6e90:	cf 93       	push	r28
    6e92:	00 d0       	rcall	.+0      	; 0x6e94 <eDIP240_7_Display_request_buffer_info+0x12>
    6e94:	00 d0       	rcall	.+0      	; 0x6e96 <eDIP240_7_Display_request_buffer_info+0x14>
    6e96:	cd b7       	in	r28, 0x3d	; 61
    6e98:	de b7       	in	r29, 0x3e	; 62
    6e9a:	8c 01       	movw	r16, r24
    6e9c:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6e9e:	80 e4       	ldi	r24, 0x40	; 64
    6ea0:	92 e4       	ldi	r25, 0x42	; 66
    6ea2:	af e0       	ldi	r26, 0x0F	; 15
    6ea4:	b0 e0       	ldi	r27, 0x00	; 0
    6ea6:	89 83       	std	Y+1, r24	; 0x01
    6ea8:	9a 83       	std	Y+2, r25	; 0x02
    6eaa:	ab 83       	std	Y+3, r26	; 0x03
    6eac:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    6eae:	82 e1       	ldi	r24, 0x12	; 18
    6eb0:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6eb4:	81 e0       	ldi	r24, 0x01	; 1
    6eb6:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    6eba:	89 e4       	ldi	r24, 0x49	; 73
    6ebc:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    6ec0:	8c e5       	ldi	r24, 0x5C	; 92
    6ec2:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6ec6:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    6eca:	29 81       	ldd	r18, Y+1	; 0x01
    6ecc:	3a 81       	ldd	r19, Y+2	; 0x02
    6ece:	4b 81       	ldd	r20, Y+3	; 0x03
    6ed0:	5c 81       	ldd	r21, Y+4	; 0x04
    6ed2:	21 50       	subi	r18, 0x01	; 1
    6ed4:	30 40       	sbci	r19, 0x00	; 0
    6ed6:	40 40       	sbci	r20, 0x00	; 0
    6ed8:	50 40       	sbci	r21, 0x00	; 0
    6eda:	29 83       	std	Y+1, r18	; 0x01
    6edc:	3a 83       	std	Y+2, r19	; 0x02
    6ede:	4b 83       	std	Y+3, r20	; 0x03
    6ee0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6ee2:	86 30       	cpi	r24, 0x06	; 6
    6ee4:	59 f0       	breq	.+22     	; 0x6efc <eDIP240_7_Display_request_buffer_info+0x7a>
    6ee6:	89 81       	ldd	r24, Y+1	; 0x01
    6ee8:	9a 81       	ldd	r25, Y+2	; 0x02
    6eea:	ab 81       	ldd	r26, Y+3	; 0x03
    6eec:	bc 81       	ldd	r27, Y+4	; 0x04
    6eee:	00 97       	sbiw	r24, 0x00	; 0
    6ef0:	a1 05       	cpc	r26, r1
    6ef2:	b1 05       	cpc	r27, r1
    6ef4:	41 f7       	brne	.-48     	; 0x6ec6 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    6ef6:	dd 24       	eor	r13, r13
    6ef8:	d3 94       	inc	r13
    6efa:	01 c0       	rjmp	.+2      	; 0x6efe <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    6efc:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6efe:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6f02:	2f ef       	ldi	r18, 0xFF	; 255
    6f04:	8f 3f       	cpi	r24, 0xFF	; 255
    6f06:	92 07       	cpc	r25, r18
    6f08:	d1 f3       	breq	.-12     	; 0x6efe <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6f0a:	82 31       	cpi	r24, 0x12	; 18
    6f0c:	91 05       	cpc	r25, r1
    6f0e:	51 f5       	brne	.+84     	; 0x6f64 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6f10:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6f14:	ef ef       	ldi	r30, 0xFF	; 255
    6f16:	8f 3f       	cpi	r24, 0xFF	; 255
    6f18:	9e 07       	cpc	r25, r30
    6f1a:	d1 f3       	breq	.-12     	; 0x6f10 <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    6f1c:	82 30       	cpi	r24, 0x02	; 2
    6f1e:	11 f5       	brne	.+68     	; 0x6f64 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6f20:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6f24:	ff ef       	ldi	r31, 0xFF	; 255
    6f26:	8f 3f       	cpi	r24, 0xFF	; 255
    6f28:	9f 07       	cpc	r25, r31
    6f2a:	d1 f3       	breq	.-12     	; 0x6f20 <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    6f2c:	24 e1       	ldi	r18, 0x14	; 20
    6f2e:	c2 2e       	mov	r12, r18
    6f30:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    6f32:	f8 01       	movw	r30, r16
    6f34:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6f36:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6f3a:	ff ef       	ldi	r31, 0xFF	; 255
    6f3c:	8f 3f       	cpi	r24, 0xFF	; 255
    6f3e:	9f 07       	cpc	r25, r31
    6f40:	d1 f3       	breq	.-12     	; 0x6f36 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    6f42:	0c 2d       	mov	r16, r12
    6f44:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    6f46:	f7 01       	movw	r30, r14
    6f48:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6f4a:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    6f4e:	ff ef       	ldi	r31, 0xFF	; 255
    6f50:	8f 3f       	cpi	r24, 0xFF	; 255
    6f52:	9f 07       	cpc	r25, r31
    6f54:	d1 f3       	breq	.-12     	; 0x6f4a <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6f56:	20 2f       	mov	r18, r16
    6f58:	30 e0       	ldi	r19, 0x00	; 0
    6f5a:	82 17       	cp	r24, r18
    6f5c:	93 07       	cpc	r25, r19
    6f5e:	11 f4       	brne	.+4      	; 0x6f64 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6f60:	dd 20       	and	r13, r13
    6f62:	11 f0       	breq	.+4      	; 0x6f68 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    6f64:	8f ef       	ldi	r24, 0xFF	; 255
    6f66:	01 c0       	rjmp	.+2      	; 0x6f6a <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6f68:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6f6a:	0f 90       	pop	r0
    6f6c:	0f 90       	pop	r0
    6f6e:	0f 90       	pop	r0
    6f70:	0f 90       	pop	r0
    6f72:	cf 91       	pop	r28
    6f74:	df 91       	pop	r29
    6f76:	1f 91       	pop	r17
    6f78:	0f 91       	pop	r16
    6f7a:	ff 90       	pop	r15
    6f7c:	ef 90       	pop	r14
    6f7e:	df 90       	pop	r13
    6f80:	cf 90       	pop	r12
    6f82:	08 95       	ret

00006f84 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    6f84:	0f 93       	push	r16
    6f86:	1f 93       	push	r17
    6f88:	df 93       	push	r29
    6f8a:	cf 93       	push	r28
    6f8c:	00 d0       	rcall	.+0      	; 0x6f8e <eDIP240_7_Display_set_protocol+0xa>
    6f8e:	00 d0       	rcall	.+0      	; 0x6f90 <eDIP240_7_Display_set_protocol+0xc>
    6f90:	cd b7       	in	r28, 0x3d	; 61
    6f92:	de b7       	in	r29, 0x3e	; 62
    6f94:	18 2f       	mov	r17, r24
    6f96:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6f98:	20 e4       	ldi	r18, 0x40	; 64
    6f9a:	32 e4       	ldi	r19, 0x42	; 66
    6f9c:	4f e0       	ldi	r20, 0x0F	; 15
    6f9e:	50 e0       	ldi	r21, 0x00	; 0
    6fa0:	29 83       	std	Y+1, r18	; 0x01
    6fa2:	3a 83       	std	Y+2, r19	; 0x02
    6fa4:	4b 83       	std	Y+3, r20	; 0x03
    6fa6:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6fa8:	82 e1       	ldi	r24, 0x12	; 18
    6faa:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(3);
    6fae:	83 e0       	ldi	r24, 0x03	; 3
    6fb0:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar('D');
    6fb4:	84 e4       	ldi	r24, 0x44	; 68
    6fb6:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    6fba:	81 2f       	mov	r24, r17
    6fbc:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(timeout);
    6fc0:	80 2f       	mov	r24, r16
    6fc2:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    6fc6:	81 2f       	mov	r24, r17
    6fc8:	87 5a       	subi	r24, 0xA7	; 167
    6fca:	80 0f       	add	r24, r16
    6fcc:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6fd0:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    6fd4:	29 81       	ldd	r18, Y+1	; 0x01
    6fd6:	3a 81       	ldd	r19, Y+2	; 0x02
    6fd8:	4b 81       	ldd	r20, Y+3	; 0x03
    6fda:	5c 81       	ldd	r21, Y+4	; 0x04
    6fdc:	21 50       	subi	r18, 0x01	; 1
    6fde:	30 40       	sbci	r19, 0x00	; 0
    6fe0:	40 40       	sbci	r20, 0x00	; 0
    6fe2:	50 40       	sbci	r21, 0x00	; 0
    6fe4:	29 83       	std	Y+1, r18	; 0x01
    6fe6:	3a 83       	std	Y+2, r19	; 0x02
    6fe8:	4b 83       	std	Y+3, r20	; 0x03
    6fea:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6fec:	86 30       	cpi	r24, 0x06	; 6
    6fee:	51 f0       	breq	.+20     	; 0x7004 <eDIP240_7_Display_set_protocol+0x80>
    6ff0:	89 81       	ldd	r24, Y+1	; 0x01
    6ff2:	9a 81       	ldd	r25, Y+2	; 0x02
    6ff4:	ab 81       	ldd	r26, Y+3	; 0x03
    6ff6:	bc 81       	ldd	r27, Y+4	; 0x04
    6ff8:	00 97       	sbiw	r24, 0x00	; 0
    6ffa:	a1 05       	cpc	r26, r1
    6ffc:	b1 05       	cpc	r27, r1
    6ffe:	41 f7       	brne	.-48     	; 0x6fd0 <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    7000:	8f ef       	ldi	r24, 0xFF	; 255
    7002:	01 c0       	rjmp	.+2      	; 0x7006 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    7004:	80 e0       	ldi	r24, 0x00	; 0
}
    7006:	0f 90       	pop	r0
    7008:	0f 90       	pop	r0
    700a:	0f 90       	pop	r0
    700c:	0f 90       	pop	r0
    700e:	cf 91       	pop	r28
    7010:	df 91       	pop	r29
    7012:	1f 91       	pop	r17
    7014:	0f 91       	pop	r16
    7016:	08 95       	ret

00007018 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    7018:	bf 92       	push	r11
    701a:	cf 92       	push	r12
    701c:	df 92       	push	r13
    701e:	ef 92       	push	r14
    7020:	ff 92       	push	r15
    7022:	0f 93       	push	r16
    7024:	1f 93       	push	r17
    7026:	df 93       	push	r29
    7028:	cf 93       	push	r28
    702a:	00 d0       	rcall	.+0      	; 0x702c <eDIP240_7_Display_get_protocoll_info+0x14>
    702c:	00 d0       	rcall	.+0      	; 0x702e <eDIP240_7_Display_get_protocoll_info+0x16>
    702e:	cd b7       	in	r28, 0x3d	; 61
    7030:	de b7       	in	r29, 0x3e	; 62
    7032:	6c 01       	movw	r12, r24
    7034:	8b 01       	movw	r16, r22
    7036:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    7038:	80 e4       	ldi	r24, 0x40	; 64
    703a:	92 e4       	ldi	r25, 0x42	; 66
    703c:	af e0       	ldi	r26, 0x0F	; 15
    703e:	b0 e0       	ldi	r27, 0x00	; 0
    7040:	89 83       	std	Y+1, r24	; 0x01
    7042:	9a 83       	std	Y+2, r25	; 0x02
    7044:	ab 83       	std	Y+3, r26	; 0x03
    7046:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    7048:	82 e1       	ldi	r24, 0x12	; 18
    704a:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(1);
    704e:	81 e0       	ldi	r24, 0x01	; 1
    7050:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar('P');
    7054:	80 e5       	ldi	r24, 0x50	; 80
    7056:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    705a:	83 e6       	ldi	r24, 0x63	; 99
    705c:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    7060:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    7064:	29 81       	ldd	r18, Y+1	; 0x01
    7066:	3a 81       	ldd	r19, Y+2	; 0x02
    7068:	4b 81       	ldd	r20, Y+3	; 0x03
    706a:	5c 81       	ldd	r21, Y+4	; 0x04
    706c:	21 50       	subi	r18, 0x01	; 1
    706e:	30 40       	sbci	r19, 0x00	; 0
    7070:	40 40       	sbci	r20, 0x00	; 0
    7072:	50 40       	sbci	r21, 0x00	; 0
    7074:	29 83       	std	Y+1, r18	; 0x01
    7076:	3a 83       	std	Y+2, r19	; 0x02
    7078:	4b 83       	std	Y+3, r20	; 0x03
    707a:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    707c:	86 30       	cpi	r24, 0x06	; 6
    707e:	49 f0       	breq	.+18     	; 0x7092 <eDIP240_7_Display_get_protocoll_info+0x7a>
    7080:	89 81       	ldd	r24, Y+1	; 0x01
    7082:	9a 81       	ldd	r25, Y+2	; 0x02
    7084:	ab 81       	ldd	r26, Y+3	; 0x03
    7086:	bc 81       	ldd	r27, Y+4	; 0x04
    7088:	00 97       	sbiw	r24, 0x00	; 0
    708a:	a1 05       	cpc	r26, r1
    708c:	b1 05       	cpc	r27, r1
    708e:	41 f7       	brne	.-48     	; 0x7060 <eDIP240_7_Display_get_protocoll_info+0x48>
    7090:	3b c0       	rjmp	.+118    	; 0x7108 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    7092:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    7096:	2f ef       	ldi	r18, 0xFF	; 255
    7098:	8f 3f       	cpi	r24, 0xFF	; 255
    709a:	92 07       	cpc	r25, r18
    709c:	d1 f3       	breq	.-12     	; 0x7092 <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    709e:	82 31       	cpi	r24, 0x12	; 18
    70a0:	91 05       	cpc	r25, r1
    70a2:	91 f5       	brne	.+100    	; 0x7108 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    70a4:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    70a8:	ef ef       	ldi	r30, 0xFF	; 255
    70aa:	8f 3f       	cpi	r24, 0xFF	; 255
    70ac:	9e 07       	cpc	r25, r30
    70ae:	d1 f3       	breq	.-12     	; 0x70a4 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    70b0:	83 30       	cpi	r24, 0x03	; 3
    70b2:	51 f5       	brne	.+84     	; 0x7108 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    70b4:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    70b8:	ff ef       	ldi	r31, 0xFF	; 255
    70ba:	8f 3f       	cpi	r24, 0xFF	; 255
    70bc:	9f 07       	cpc	r25, r31
    70be:	d1 f3       	breq	.-12     	; 0x70b4 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    70c0:	35 e1       	ldi	r19, 0x15	; 21
    70c2:	b3 2e       	mov	r11, r19
    70c4:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    70c6:	f6 01       	movw	r30, r12
    70c8:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    70ca:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    70ce:	ff ef       	ldi	r31, 0xFF	; 255
    70d0:	8f 3f       	cpi	r24, 0xFF	; 255
    70d2:	9f 07       	cpc	r25, r31
    70d4:	d1 f3       	breq	.-12     	; 0x70ca <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    70d6:	cb 2c       	mov	r12, r11
    70d8:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    70da:	f8 01       	movw	r30, r16
    70dc:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    70de:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    70e2:	ff ef       	ldi	r31, 0xFF	; 255
    70e4:	8f 3f       	cpi	r24, 0xFF	; 255
    70e6:	9f 07       	cpc	r25, r31
    70e8:	d1 f3       	breq	.-12     	; 0x70de <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    70ea:	0c 2d       	mov	r16, r12
    70ec:	08 0f       	add	r16, r24
	  *timeout = ch;
    70ee:	f7 01       	movw	r30, r14
    70f0:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    70f2:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    70f6:	ff ef       	ldi	r31, 0xFF	; 255
    70f8:	8f 3f       	cpi	r24, 0xFF	; 255
    70fa:	9f 07       	cpc	r25, r31
    70fc:	d1 f3       	breq	.-12     	; 0x70f2 <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    70fe:	20 2f       	mov	r18, r16
    7100:	30 e0       	ldi	r19, 0x00	; 0
    7102:	82 17       	cp	r24, r18
    7104:	93 07       	cpc	r25, r19
    7106:	11 f0       	breq	.+4      	; 0x710c <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    7108:	8f ef       	ldi	r24, 0xFF	; 255
    710a:	01 c0       	rjmp	.+2      	; 0x710e <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    710c:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    710e:	0f 90       	pop	r0
    7110:	0f 90       	pop	r0
    7112:	0f 90       	pop	r0
    7114:	0f 90       	pop	r0
    7116:	cf 91       	pop	r28
    7118:	df 91       	pop	r29
    711a:	1f 91       	pop	r17
    711c:	0f 91       	pop	r16
    711e:	ff 90       	pop	r15
    7120:	ef 90       	pop	r14
    7122:	df 90       	pop	r13
    7124:	cf 90       	pop	r12
    7126:	bf 90       	pop	r11
    7128:	08 95       	ret

0000712a <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    712a:	ef 92       	push	r14
    712c:	ff 92       	push	r15
    712e:	0f 93       	push	r16
    7130:	1f 93       	push	r17
    7132:	df 93       	push	r29
    7134:	cf 93       	push	r28
    7136:	00 d0       	rcall	.+0      	; 0x7138 <eDIP240_7_Display_repeat_last_packet+0xe>
    7138:	00 d0       	rcall	.+0      	; 0x713a <eDIP240_7_Display_repeat_last_packet+0x10>
    713a:	cd b7       	in	r28, 0x3d	; 61
    713c:	de b7       	in	r29, 0x3e	; 62
    713e:	f8 2e       	mov	r15, r24
    7140:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    7142:	20 e4       	ldi	r18, 0x40	; 64
    7144:	32 e4       	ldi	r19, 0x42	; 66
    7146:	4f e0       	ldi	r20, 0x0F	; 15
    7148:	50 e0       	ldi	r21, 0x00	; 0
    714a:	29 83       	std	Y+1, r18	; 0x01
    714c:	3a 83       	std	Y+2, r19	; 0x02
    714e:	4b 83       	std	Y+3, r20	; 0x03
    7150:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    7152:	82 e1       	ldi	r24, 0x12	; 18
    7154:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(1);
    7158:	81 e0       	ldi	r24, 0x01	; 1
    715a:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar('R');
    715e:	82 e5       	ldi	r24, 0x52	; 82
    7160:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    7164:	85 e6       	ldi	r24, 0x65	; 101
    7166:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    716a:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    716e:	29 81       	ldd	r18, Y+1	; 0x01
    7170:	3a 81       	ldd	r19, Y+2	; 0x02
    7172:	4b 81       	ldd	r20, Y+3	; 0x03
    7174:	5c 81       	ldd	r21, Y+4	; 0x04
    7176:	21 50       	subi	r18, 0x01	; 1
    7178:	30 40       	sbci	r19, 0x00	; 0
    717a:	40 40       	sbci	r20, 0x00	; 0
    717c:	50 40       	sbci	r21, 0x00	; 0
    717e:	29 83       	std	Y+1, r18	; 0x01
    7180:	3a 83       	std	Y+2, r19	; 0x02
    7182:	4b 83       	std	Y+3, r20	; 0x03
    7184:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7186:	86 30       	cpi	r24, 0x06	; 6
    7188:	59 f0       	breq	.+22     	; 0x71a0 <eDIP240_7_Display_repeat_last_packet+0x76>
    718a:	29 81       	ldd	r18, Y+1	; 0x01
    718c:	3a 81       	ldd	r19, Y+2	; 0x02
    718e:	4b 81       	ldd	r20, Y+3	; 0x03
    7190:	5c 81       	ldd	r21, Y+4	; 0x04
    7192:	21 15       	cp	r18, r1
    7194:	31 05       	cpc	r19, r1
    7196:	41 05       	cpc	r20, r1
    7198:	51 05       	cpc	r21, r1
    719a:	39 f7       	brne	.-50     	; 0x716a <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    719c:	8f ef       	ldi	r24, 0xFF	; 255
    719e:	28 c0       	rjmp	.+80     	; 0x71f0 <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    71a0:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    71a4:	2f ef       	ldi	r18, 0xFF	; 255
    71a6:	8f 3f       	cpi	r24, 0xFF	; 255
    71a8:	92 07       	cpc	r25, r18
    71aa:	d1 f3       	breq	.-12     	; 0x71a0 <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    71ac:	81 31       	cpi	r24, 0x11	; 17
    71ae:	91 05       	cpc	r25, r1
    71b0:	f1 f4       	brne	.+60     	; 0x71ee <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    71b2:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    71b6:	ef ef       	ldi	r30, 0xFF	; 255
    71b8:	8f 3f       	cpi	r24, 0xFF	; 255
    71ba:	9e 07       	cpc	r25, r30
    71bc:	d1 f3       	breq	.-12     	; 0x71b2 <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    71be:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    71c0:	80 2f       	mov	r24, r16
    71c2:	0f 2d       	mov	r16, r15
    71c4:	18 2f       	mov	r17, r24
    71c6:	09 c0       	rjmp	.+18     	; 0x71da <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    71c8:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    71cc:	ff ef       	ldi	r31, 0xFF	; 255
    71ce:	8f 3f       	cpi	r24, 0xFF	; 255
    71d0:	9f 07       	cpc	r25, r31
    71d2:	d1 f3       	breq	.-12     	; 0x71c8 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    71d4:	f8 01       	movw	r30, r16
    71d6:	81 93       	st	Z+, r24
    71d8:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    71da:	80 2f       	mov	r24, r16
    71dc:	8f 19       	sub	r24, r15
    71de:	8e 15       	cp	r24, r14
    71e0:	98 f3       	brcs	.-26     	; 0x71c8 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    71e2:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
    71e6:	ff ef       	ldi	r31, 0xFF	; 255
    71e8:	8f 3f       	cpi	r24, 0xFF	; 255
    71ea:	9f 07       	cpc	r25, r31
    71ec:	d1 f3       	breq	.-12     	; 0x71e2 <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    71ee:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    71f0:	0f 90       	pop	r0
    71f2:	0f 90       	pop	r0
    71f4:	0f 90       	pop	r0
    71f6:	0f 90       	pop	r0
    71f8:	cf 91       	pop	r28
    71fa:	df 91       	pop	r29
    71fc:	1f 91       	pop	r17
    71fe:	0f 91       	pop	r16
    7200:	ff 90       	pop	r15
    7202:	ef 90       	pop	r14
    7204:	08 95       	ret

00007206 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    7206:	1f 93       	push	r17
    7208:	df 93       	push	r29
    720a:	cf 93       	push	r28
    720c:	00 d0       	rcall	.+0      	; 0x720e <eDIP240_7_Display_select+0x8>
    720e:	00 d0       	rcall	.+0      	; 0x7210 <eDIP240_7_Display_select+0xa>
    7210:	cd b7       	in	r28, 0x3d	; 61
    7212:	de b7       	in	r29, 0x3e	; 62
    7214:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    7216:	20 e4       	ldi	r18, 0x40	; 64
    7218:	32 e4       	ldi	r19, 0x42	; 66
    721a:	4f e0       	ldi	r20, 0x0F	; 15
    721c:	50 e0       	ldi	r21, 0x00	; 0
    721e:	29 83       	std	Y+1, r18	; 0x01
    7220:	3a 83       	std	Y+2, r19	; 0x02
    7222:	4b 83       	std	Y+3, r20	; 0x03
    7224:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    7226:	82 e1       	ldi	r24, 0x12	; 18
    7228:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(3);
    722c:	83 e0       	ldi	r24, 0x03	; 3
    722e:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar('A');
    7232:	81 e4       	ldi	r24, 0x41	; 65
    7234:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar('S');
    7238:	83 e5       	ldi	r24, 0x53	; 83
    723a:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(address);
    723e:	81 2f       	mov	r24, r17
    7240:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    7244:	81 2f       	mov	r24, r17
    7246:	87 55       	subi	r24, 0x57	; 87
    7248:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    724c:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    7250:	29 81       	ldd	r18, Y+1	; 0x01
    7252:	3a 81       	ldd	r19, Y+2	; 0x02
    7254:	4b 81       	ldd	r20, Y+3	; 0x03
    7256:	5c 81       	ldd	r21, Y+4	; 0x04
    7258:	21 50       	subi	r18, 0x01	; 1
    725a:	30 40       	sbci	r19, 0x00	; 0
    725c:	40 40       	sbci	r20, 0x00	; 0
    725e:	50 40       	sbci	r21, 0x00	; 0
    7260:	29 83       	std	Y+1, r18	; 0x01
    7262:	3a 83       	std	Y+2, r19	; 0x02
    7264:	4b 83       	std	Y+3, r20	; 0x03
    7266:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7268:	86 30       	cpi	r24, 0x06	; 6
    726a:	51 f0       	breq	.+20     	; 0x7280 <eDIP240_7_Display_select+0x7a>
    726c:	89 81       	ldd	r24, Y+1	; 0x01
    726e:	9a 81       	ldd	r25, Y+2	; 0x02
    7270:	ab 81       	ldd	r26, Y+3	; 0x03
    7272:	bc 81       	ldd	r27, Y+4	; 0x04
    7274:	00 97       	sbiw	r24, 0x00	; 0
    7276:	a1 05       	cpc	r26, r1
    7278:	b1 05       	cpc	r27, r1
    727a:	41 f7       	brne	.-48     	; 0x724c <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    727c:	8f ef       	ldi	r24, 0xFF	; 255
    727e:	01 c0       	rjmp	.+2      	; 0x7282 <eDIP240_7_Display_select+0x7c>
 return 0;
    7280:	80 e0       	ldi	r24, 0x00	; 0
}
    7282:	0f 90       	pop	r0
    7284:	0f 90       	pop	r0
    7286:	0f 90       	pop	r0
    7288:	0f 90       	pop	r0
    728a:	cf 91       	pop	r28
    728c:	df 91       	pop	r29
    728e:	1f 91       	pop	r17
    7290:	08 95       	ret

00007292 <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    7292:	1f 93       	push	r17
    7294:	df 93       	push	r29
    7296:	cf 93       	push	r28
    7298:	00 d0       	rcall	.+0      	; 0x729a <eDIP240_7_Display_deselect+0x8>
    729a:	00 d0       	rcall	.+0      	; 0x729c <eDIP240_7_Display_deselect+0xa>
    729c:	cd b7       	in	r28, 0x3d	; 61
    729e:	de b7       	in	r29, 0x3e	; 62
    72a0:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    72a2:	20 e4       	ldi	r18, 0x40	; 64
    72a4:	32 e4       	ldi	r19, 0x42	; 66
    72a6:	4f e0       	ldi	r20, 0x0F	; 15
    72a8:	50 e0       	ldi	r21, 0x00	; 0
    72aa:	29 83       	std	Y+1, r18	; 0x01
    72ac:	3a 83       	std	Y+2, r19	; 0x02
    72ae:	4b 83       	std	Y+3, r20	; 0x03
    72b0:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    72b2:	82 e1       	ldi	r24, 0x12	; 18
    72b4:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(3);
    72b8:	83 e0       	ldi	r24, 0x03	; 3
    72ba:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar('A');
    72be:	81 e4       	ldi	r24, 0x41	; 65
    72c0:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar('D');
    72c4:	84 e4       	ldi	r24, 0x44	; 68
    72c6:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar(address);
    72ca:	81 2f       	mov	r24, r17
    72cc:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    72d0:	81 2f       	mov	r24, r17
    72d2:	86 56       	subi	r24, 0x66	; 102
    72d4:	0e 94 46 36 	call	0x6c8c	; 0x6c8c <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    72d8:	0e 94 4e 36 	call	0x6c9c	; 0x6c9c <USART0_getchar>
	ack_timeout--;
    72dc:	29 81       	ldd	r18, Y+1	; 0x01
    72de:	3a 81       	ldd	r19, Y+2	; 0x02
    72e0:	4b 81       	ldd	r20, Y+3	; 0x03
    72e2:	5c 81       	ldd	r21, Y+4	; 0x04
    72e4:	21 50       	subi	r18, 0x01	; 1
    72e6:	30 40       	sbci	r19, 0x00	; 0
    72e8:	40 40       	sbci	r20, 0x00	; 0
    72ea:	50 40       	sbci	r21, 0x00	; 0
    72ec:	29 83       	std	Y+1, r18	; 0x01
    72ee:	3a 83       	std	Y+2, r19	; 0x02
    72f0:	4b 83       	std	Y+3, r20	; 0x03
    72f2:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    72f4:	86 30       	cpi	r24, 0x06	; 6
    72f6:	51 f0       	breq	.+20     	; 0x730c <eDIP240_7_Display_deselect+0x7a>
    72f8:	89 81       	ldd	r24, Y+1	; 0x01
    72fa:	9a 81       	ldd	r25, Y+2	; 0x02
    72fc:	ab 81       	ldd	r26, Y+3	; 0x03
    72fe:	bc 81       	ldd	r27, Y+4	; 0x04
    7300:	00 97       	sbiw	r24, 0x00	; 0
    7302:	a1 05       	cpc	r26, r1
    7304:	b1 05       	cpc	r27, r1
    7306:	41 f7       	brne	.-48     	; 0x72d8 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    7308:	8f ef       	ldi	r24, 0xFF	; 255
    730a:	01 c0       	rjmp	.+2      	; 0x730e <eDIP240_7_Display_deselect+0x7c>
 return 0;
    730c:	80 e0       	ldi	r24, 0x00	; 0
}
    730e:	0f 90       	pop	r0
    7310:	0f 90       	pop	r0
    7312:	0f 90       	pop	r0
    7314:	0f 90       	pop	r0
    7316:	cf 91       	pop	r28
    7318:	df 91       	pop	r29
    731a:	1f 91       	pop	r17
    731c:	08 95       	ret

0000731e <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    731e:	dc 01       	movw	r26, r24
    7320:	0d 90       	ld	r0, X+
    7322:	00 20       	and	r0, r0
    7324:	e9 f7       	brne	.-6      	; 0x7320 <eDIP240_7_Display_send_string+0x2>
    7326:	bd 01       	movw	r22, r26
    7328:	61 50       	subi	r22, 0x01	; 1
    732a:	70 40       	sbci	r23, 0x00	; 0
    732c:	68 1b       	sub	r22, r24
    732e:	79 0b       	sbc	r23, r25
    7330:	0e 94 60 36 	call	0x6cc0	; 0x6cc0 <eDIP240_7_Display_send_packet>
}
    7334:	08 95       	ret

00007336 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    7336:	dc 01       	movw	r26, r24
    7338:	0d 90       	ld	r0, X+
    733a:	00 20       	and	r0, r0
    733c:	e9 f7       	brne	.-6      	; 0x7338 <eDIP240_7_Display_send_string_with_NULL+0x2>
    733e:	6a 2f       	mov	r22, r26
    7340:	68 1b       	sub	r22, r24
    7342:	0e 94 60 36 	call	0x6cc0	; 0x6cc0 <eDIP240_7_Display_send_packet>
}
    7346:	08 95       	ret

00007348 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    7348:	83 70       	andi	r24, 0x03	; 3
    734a:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    734c:	23 e0       	ldi	r18, 0x03	; 3
    734e:	30 e0       	ldi	r19, 0x00	; 0
    7350:	08 2e       	mov	r0, r24
    7352:	02 c0       	rjmp	.+4      	; 0x7358 <setLedMode+0x10>
    7354:	22 0f       	add	r18, r18
    7356:	33 1f       	adc	r19, r19
    7358:	0a 94       	dec	r0
    735a:	e2 f7       	brpl	.-8      	; 0x7354 <setLedMode+0xc>
    735c:	92 2f       	mov	r25, r18
    735e:	90 95       	com	r25
    7360:	40 91 1f 03 	lds	r20, 0x031F
    7364:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7366:	01 c0       	rjmp	.+2      	; 0x736a <setLedMode+0x22>
    7368:	66 0f       	add	r22, r22
    736a:	8a 95       	dec	r24
    736c:	ea f7       	brpl	.-6      	; 0x7368 <setLedMode+0x20>
    736e:	62 23       	and	r22, r18
    7370:	96 2b       	or	r25, r22
    7372:	90 93 1f 03 	sts	0x031F, r25
}
    7376:	08 95       	ret

00007378 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    7378:	48 2f       	mov	r20, r24
    737a:	43 70       	andi	r20, 0x03	; 3
    737c:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    737e:	83 e0       	ldi	r24, 0x03	; 3
    7380:	90 e0       	ldi	r25, 0x00	; 0
    7382:	04 2e       	mov	r0, r20
    7384:	02 c0       	rjmp	.+4      	; 0x738a <getLedMode+0x12>
    7386:	88 0f       	add	r24, r24
    7388:	99 1f       	adc	r25, r25
    738a:	0a 94       	dec	r0
    738c:	e2 f7       	brpl	.-8      	; 0x7386 <getLedMode+0xe>
    738e:	20 91 1f 03 	lds	r18, 0x031F
    7392:	30 e0       	ldi	r19, 0x00	; 0
    7394:	82 23       	and	r24, r18
    7396:	93 23       	and	r25, r19
    7398:	02 c0       	rjmp	.+4      	; 0x739e <getLedMode+0x26>
    739a:	95 95       	asr	r25
    739c:	87 95       	ror	r24
    739e:	4a 95       	dec	r20
    73a0:	e2 f7       	brpl	.-8      	; 0x739a <getLedMode+0x22>
}
    73a2:	08 95       	ret

000073a4 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    73a4:	68 2f       	mov	r22, r24
    73a6:	70 e0       	ldi	r23, 0x00	; 0
    73a8:	80 e0       	ldi	r24, 0x00	; 0
    73aa:	90 e0       	ldi	r25, 0x00	; 0
    73ac:	0e 94 e7 47 	call	0x8fce	; 0x8fce <__floatunsisf>
    73b0:	20 91 05 02 	lds	r18, 0x0205
    73b4:	30 91 06 02 	lds	r19, 0x0206
    73b8:	40 91 07 02 	lds	r20, 0x0207
    73bc:	50 91 08 02 	lds	r21, 0x0208
    73c0:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    73c4:	20 e0       	ldi	r18, 0x00	; 0
    73c6:	30 e0       	ldi	r19, 0x00	; 0
    73c8:	40 e8       	ldi	r20, 0x80	; 128
    73ca:	5b e3       	ldi	r21, 0x3B	; 59
    73cc:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    73d0:	08 95       	ret

000073d2 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    73d2:	20 e0       	ldi	r18, 0x00	; 0
    73d4:	30 e0       	ldi	r19, 0x00	; 0
    73d6:	40 e8       	ldi	r20, 0x80	; 128
    73d8:	53 e4       	ldi	r21, 0x43	; 67
    73da:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    73de:	20 91 05 02 	lds	r18, 0x0205
    73e2:	30 91 06 02 	lds	r19, 0x0206
    73e6:	40 91 07 02 	lds	r20, 0x0207
    73ea:	50 91 08 02 	lds	r21, 0x0208
    73ee:	0e 94 53 47 	call	0x8ea6	; 0x8ea6 <__divsf3>
    73f2:	0e 94 bb 47 	call	0x8f76	; 0x8f76 <__fixunssfsi>
    73f6:	86 2f       	mov	r24, r22
    73f8:	08 95       	ret

000073fa <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    73fa:	68 23       	and	r22, r24
    73fc:	84 2f       	mov	r24, r20
    73fe:	86 2b       	or	r24, r22
    7400:	08 95       	ret

00007402 <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    7402:	ef 92       	push	r14
    7404:	ff 92       	push	r15
    7406:	0f 93       	push	r16
    7408:	1f 93       	push	r17
    740a:	7b 01       	movw	r14, r22
    740c:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    740e:	20 e0       	ldi	r18, 0x00	; 0
    7410:	38 e6       	ldi	r19, 0x68	; 104
    7412:	47 e1       	ldi	r20, 0x17	; 23
    7414:	57 e4       	ldi	r21, 0x47	; 71
    7416:	0e 94 75 48 	call	0x90ea	; 0x90ea <__gesf2>
    741a:	18 16       	cp	r1, r24
    741c:	e4 f0       	brlt	.+56     	; 0x7456 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    741e:	c8 01       	movw	r24, r16
    7420:	b7 01       	movw	r22, r14
    7422:	26 e3       	ldi	r18, 0x36	; 54
    7424:	34 e9       	ldi	r19, 0x94	; 148
    7426:	47 ed       	ldi	r20, 0xD7	; 215
    7428:	5b e3       	ldi	r21, 0x3B	; 59
    742a:	0e 94 75 48 	call	0x90ea	; 0x90ea <__gesf2>
    742e:	87 fd       	sbrc	r24, 7
    7430:	14 c0       	rjmp	.+40     	; 0x745a <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    7432:	c8 01       	movw	r24, r16
    7434:	b7 01       	movw	r22, r14
    7436:	20 e0       	ldi	r18, 0x00	; 0
    7438:	30 e0       	ldi	r19, 0x00	; 0
    743a:	48 e1       	ldi	r20, 0x18	; 24
    743c:	53 e4       	ldi	r21, 0x43	; 67
    743e:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    7442:	20 e0       	ldi	r18, 0x00	; 0
    7444:	30 e0       	ldi	r19, 0x00	; 0
    7446:	40 e8       	ldi	r20, 0x80	; 128
    7448:	5f e3       	ldi	r21, 0x3F	; 63
    744a:	0e 94 ee 46 	call	0x8ddc	; 0x8ddc <__subsf3>
    744e:	0e 94 bb 47 	call	0x8f76	; 0x8f76 <__fixunssfsi>
    7452:	86 2f       	mov	r24, r22
    7454:	03 c0       	rjmp	.+6      	; 0x745c <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    7456:	8f ef       	ldi	r24, 0xFF	; 255
    7458:	01 c0       	rjmp	.+2      	; 0x745c <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    745a:	80 e0       	ldi	r24, 0x00	; 0
}
    745c:	1f 91       	pop	r17
    745e:	0f 91       	pop	r16
    7460:	ff 90       	pop	r15
    7462:	ef 90       	pop	r14
    7464:	08 95       	ret

00007466 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    7466:	ef 92       	push	r14
    7468:	ff 92       	push	r15
    746a:	0f 93       	push	r16
    746c:	1f 93       	push	r17
    746e:	7b 01       	movw	r14, r22
    7470:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    7472:	20 e0       	ldi	r18, 0x00	; 0
    7474:	30 e0       	ldi	r19, 0x00	; 0
    7476:	40 e8       	ldi	r20, 0x80	; 128
    7478:	5f e3       	ldi	r21, 0x3F	; 63
    747a:	0e 94 75 48 	call	0x90ea	; 0x90ea <__gesf2>
    747e:	87 ff       	sbrs	r24, 7
    7480:	16 c0       	rjmp	.+44     	; 0x74ae <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    7482:	c8 01       	movw	r24, r16
    7484:	b7 01       	movw	r22, r14
    7486:	20 e0       	ldi	r18, 0x00	; 0
    7488:	30 e0       	ldi	r19, 0x00	; 0
    748a:	40 e8       	ldi	r20, 0x80	; 128
    748c:	5b e3       	ldi	r21, 0x3B	; 59
    748e:	0e 94 75 48 	call	0x90ea	; 0x90ea <__gesf2>
    7492:	87 fd       	sbrc	r24, 7
    7494:	0e c0       	rjmp	.+28     	; 0x74b2 <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    7496:	c8 01       	movw	r24, r16
    7498:	b7 01       	movw	r22, r14
    749a:	20 e0       	ldi	r18, 0x00	; 0
    749c:	30 e0       	ldi	r19, 0x00	; 0
    749e:	40 e8       	ldi	r20, 0x80	; 128
    74a0:	53 e4       	ldi	r21, 0x43	; 67
    74a2:	0e 94 be 48 	call	0x917c	; 0x917c <__mulsf3>
    74a6:	0e 94 bb 47 	call	0x8f76	; 0x8f76 <__fixunssfsi>
    74aa:	86 2f       	mov	r24, r22
    74ac:	03 c0       	rjmp	.+6      	; 0x74b4 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    74ae:	8f ef       	ldi	r24, 0xFF	; 255
    74b0:	01 c0       	rjmp	.+2      	; 0x74b4 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    74b2:	80 e0       	ldi	r24, 0x00	; 0
}
    74b4:	1f 91       	pop	r17
    74b6:	0f 91       	pop	r16
    74b8:	ff 90       	pop	r15
    74ba:	ef 90       	pop	r14
    74bc:	08 95       	ret

000074be <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    74be:	80 91 15 03 	lds	r24, 0x0315
    74c2:	08 95       	ret

000074c4 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    74c4:	ef 92       	push	r14
    74c6:	ff 92       	push	r15
    74c8:	0f 93       	push	r16
    74ca:	1f 93       	push	r17
    74cc:	79 01       	movw	r14, r18
    74ce:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    74d0:	0e 94 01 3a 	call	0x7402	; 0x7402 <prescalerSec2Hex>
    74d4:	80 93 20 03 	sts	0x0320, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    74d8:	c8 01       	movw	r24, r16
    74da:	b7 01       	movw	r22, r14
    74dc:	0e 94 33 3a 	call	0x7466	; 0x7466 <pwmFrac2Hex>
    74e0:	80 93 09 02 	sts	0x0209, r24
}
    74e4:	1f 91       	pop	r17
    74e6:	0f 91       	pop	r16
    74e8:	ff 90       	pop	r15
    74ea:	ef 90       	pop	r14
    74ec:	08 95       	ret

000074ee <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    74ee:	ef 92       	push	r14
    74f0:	ff 92       	push	r15
    74f2:	0f 93       	push	r16
    74f4:	1f 93       	push	r17
    74f6:	79 01       	movw	r14, r18
    74f8:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    74fa:	0e 94 01 3a 	call	0x7402	; 0x7402 <prescalerSec2Hex>
    74fe:	80 93 21 03 	sts	0x0321, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    7502:	c8 01       	movw	r24, r16
    7504:	b7 01       	movw	r22, r14
    7506:	0e 94 33 3a 	call	0x7466	; 0x7466 <pwmFrac2Hex>
    750a:	80 93 0a 02 	sts	0x020A, r24
}
    750e:	1f 91       	pop	r17
    7510:	0f 91       	pop	r16
    7512:	ff 90       	pop	r15
    7514:	ef 90       	pop	r14
    7516:	08 95       	ret

00007518 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    7518:	10 92 20 03 	sts	0x0320, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    751c:	0e 94 33 3a 	call	0x7466	; 0x7466 <pwmFrac2Hex>
    7520:	80 93 09 02 	sts	0x0209, r24
}
    7524:	08 95       	ret

00007526 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    7526:	10 92 21 03 	sts	0x0321, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    752a:	0e 94 33 3a 	call	0x7466	; 0x7466 <pwmFrac2Hex>
    752e:	80 93 0a 02 	sts	0x020A, r24
}
    7532:	08 95       	ret

00007534 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    7534:	92 b3       	in	r25, 0x12	; 18
    7536:	93 60       	ori	r25, 0x03	; 3
    7538:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    753a:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    753e:	9e e3       	ldi	r25, 0x3E	; 62
    7540:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    7544:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    7548:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    754c:	94 ea       	ldi	r25, 0xA4	; 164
    754e:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    7552:	90 91 74 00 	lds	r25, 0x0074
    7556:	97 ff       	sbrs	r25, 7
    7558:	fc cf       	rjmp	.-8      	; 0x7552 <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    755a:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    755e:	84 e8       	ldi	r24, 0x84	; 132
    7560:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    7564:	80 91 74 00 	lds	r24, 0x0074
    7568:	87 ff       	sbrs	r24, 7
    756a:	fc cf       	rjmp	.-8      	; 0x7564 <TWI_write+0x30>
    756c:	84 2f       	mov	r24, r20
    756e:	95 2f       	mov	r25, r21
    7570:	fc 01       	movw	r30, r24
    7572:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    7574:	94 e8       	ldi	r25, 0x84	; 132
    7576:	0a c0       	rjmp	.+20     	; 0x758c <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    7578:	21 91       	ld	r18, Z+
    757a:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    757e:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    7582:	20 91 74 00 	lds	r18, 0x0074
    7586:	27 ff       	sbrs	r18, 7
    7588:	fc cf       	rjmp	.-8      	; 0x7582 <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    758a:	8f 5f       	subi	r24, 0xFF	; 255
    758c:	86 17       	cp	r24, r22
    758e:	a0 f3       	brcs	.-24     	; 0x7578 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    7590:	84 e9       	ldi	r24, 0x94	; 148
    7592:	80 93 74 00 	sts	0x0074, r24
}
    7596:	08 95       	ret

00007598 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    7598:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    759a:	92 b3       	in	r25, 0x12	; 18
    759c:	93 60       	ori	r25, 0x03	; 3
    759e:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    75a0:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    75a4:	9e e3       	ldi	r25, 0x3E	; 62
    75a6:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    75aa:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    75ae:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    75b2:	94 ea       	ldi	r25, 0xA4	; 164
    75b4:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    75b8:	90 91 74 00 	lds	r25, 0x0074
    75bc:	97 ff       	sbrs	r25, 7
    75be:	fc cf       	rjmp	.-8      	; 0x75b8 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    75c0:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    75c4:	84 e8       	ldi	r24, 0x84	; 132
    75c6:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    75ca:	80 91 74 00 	lds	r24, 0x0074
    75ce:	87 ff       	sbrs	r24, 7
    75d0:	fc cf       	rjmp	.-8      	; 0x75ca <TWI_read+0x32>
    75d2:	84 2f       	mov	r24, r20
    75d4:	95 2f       	mov	r25, r21
    75d6:	fc 01       	movw	r30, r24
    75d8:	80 e0       	ldi	r24, 0x00	; 0
    75da:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    75dc:	26 2f       	mov	r18, r22
    75de:	30 e0       	ldi	r19, 0x00	; 0
    75e0:	21 50       	subi	r18, 0x01	; 1
    75e2:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    75e4:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    75e6:	44 ec       	ldi	r20, 0xC4	; 196
    75e8:	10 c0       	rjmp	.+32     	; 0x760a <TWI_read+0x72>
    75ea:	82 17       	cp	r24, r18
    75ec:	93 07       	cpc	r25, r19
    75ee:	1c f4       	brge	.+6      	; 0x75f6 <TWI_read+0x5e>
    75f0:	40 93 74 00 	sts	0x0074, r20
    75f4:	02 c0       	rjmp	.+4      	; 0x75fa <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    75f6:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    75fa:	70 91 74 00 	lds	r23, 0x0074
    75fe:	77 ff       	sbrs	r23, 7
    7600:	fc cf       	rjmp	.-8      	; 0x75fa <TWI_read+0x62>
		payload[datapointer] = TWDR;
    7602:	70 91 73 00 	lds	r23, 0x0073
    7606:	71 93       	st	Z+, r23
    7608:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    760a:	86 17       	cp	r24, r22
    760c:	70 f3       	brcs	.-36     	; 0x75ea <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    760e:	84 e9       	ldi	r24, 0x94	; 148
    7610:	80 93 74 00 	sts	0x0074, r24
}
    7614:	08 95       	ret

00007616 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    7616:	80 91 5b 08 	lds	r24, 0x085B
    761a:	88 23       	and	r24, r24
    761c:	49 f4       	brne	.+18     	; 0x7630 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    761e:	80 91 5d 08 	lds	r24, 0x085D
    7622:	60 91 5a 08 	lds	r22, 0x085A
    7626:	46 e1       	ldi	r20, 0x16	; 22
    7628:	53 e0       	ldi	r21, 0x03	; 3
    762a:	0e 94 9a 3a 	call	0x7534	; 0x7534 <TWI_write>
    762e:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    7630:	80 91 5d 08 	lds	r24, 0x085D
    7634:	60 91 5a 08 	lds	r22, 0x085A
    7638:	46 e1       	ldi	r20, 0x16	; 22
    763a:	53 e0       	ldi	r21, 0x03	; 3
    763c:	0e 94 cc 3a 	call	0x7598	; 0x7598 <TWI_read>
    7640:	08 95       	ret

00007642 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    7642:	86 e0       	ldi	r24, 0x06	; 6
    7644:	80 93 5a 08 	sts	0x085A, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    7648:	81 e1       	ldi	r24, 0x11	; 17
    764a:	80 93 16 03 	sts	0x0316, r24
	i2cData[1] = m_prescaler[ 0 ];
    764e:	80 91 20 03 	lds	r24, 0x0320
    7652:	80 93 17 03 	sts	0x0317, r24
	i2cData[2] = m_pwm[ 0 ];
    7656:	80 91 09 02 	lds	r24, 0x0209
    765a:	80 93 18 03 	sts	0x0318, r24
	i2cData[3] = m_prescaler[ 1 ];
    765e:	80 91 21 03 	lds	r24, 0x0321
    7662:	80 93 19 03 	sts	0x0319, r24
	i2cData[4] = m_pwm[ 1 ];
    7666:	80 91 0a 02 	lds	r24, 0x020A
    766a:	80 93 1a 03 	sts	0x031A, r24
	i2cData[5] = m_ledstate;
    766e:	80 91 1f 03 	lds	r24, 0x031F
    7672:	80 93 1b 03 	sts	0x031B, r24
	i2cDataDirection = i2cWrite;
    7676:	10 92 5b 08 	sts	0x085B, r1
	i2cDestination = PCA9533;
    767a:	86 ec       	ldi	r24, 0xC6	; 198
    767c:	90 e0       	ldi	r25, 0x00	; 0
    767e:	90 93 5e 08 	sts	0x085E, r25
    7682:	80 93 5d 08 	sts	0x085D, r24

	i2cAction();
    7686:	0e 94 0b 3b 	call	0x7616	; 0x7616 <i2cAction>
}
    768a:	08 95       	ret

0000768c <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    768c:	68 2f       	mov	r22, r24
    768e:	61 70       	andi	r22, 0x01	; 1
    7690:	62 60       	ori	r22, 0x02	; 2
    7692:	82 e0       	ldi	r24, 0x02	; 2
    7694:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7698:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    769c:	08 95       	ret

0000769e <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    769e:	82 e0       	ldi	r24, 0x02	; 2
    76a0:	0e 94 bc 39 	call	0x7378	; 0x7378 <getLedMode>
    76a4:	61 e0       	ldi	r22, 0x01	; 1
    76a6:	68 27       	eor	r22, r24
    76a8:	82 e0       	ldi	r24, 0x02	; 2
    76aa:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    76ae:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    76b2:	08 95       	ret

000076b4 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    76b4:	82 e0       	ldi	r24, 0x02	; 2
    76b6:	60 e0       	ldi	r22, 0x00	; 0
    76b8:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    76bc:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    76c0:	08 95       	ret

000076c2 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    76c2:	82 e0       	ldi	r24, 0x02	; 2
    76c4:	61 e0       	ldi	r22, 0x01	; 1
    76c6:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    76ca:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    76ce:	08 95       	ret

000076d0 <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    76d0:	68 2f       	mov	r22, r24
    76d2:	61 70       	andi	r22, 0x01	; 1
    76d4:	62 60       	ori	r22, 0x02	; 2
    76d6:	81 e0       	ldi	r24, 0x01	; 1
    76d8:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    76dc:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    76e0:	08 95       	ret

000076e2 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    76e2:	81 e0       	ldi	r24, 0x01	; 1
    76e4:	0e 94 bc 39 	call	0x7378	; 0x7378 <getLedMode>
    76e8:	61 e0       	ldi	r22, 0x01	; 1
    76ea:	68 27       	eor	r22, r24
    76ec:	81 e0       	ldi	r24, 0x01	; 1
    76ee:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    76f2:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    76f6:	08 95       	ret

000076f8 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    76f8:	81 e0       	ldi	r24, 0x01	; 1
    76fa:	60 e0       	ldi	r22, 0x00	; 0
    76fc:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7700:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    7704:	08 95       	ret

00007706 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    7706:	81 e0       	ldi	r24, 0x01	; 1
    7708:	61 e0       	ldi	r22, 0x01	; 1
    770a:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    770e:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    7712:	08 95       	ret

00007714 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    7714:	68 2f       	mov	r22, r24
    7716:	61 70       	andi	r22, 0x01	; 1
    7718:	62 60       	ori	r22, 0x02	; 2
    771a:	80 e0       	ldi	r24, 0x00	; 0
    771c:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7720:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    7724:	08 95       	ret

00007726 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    7726:	80 e0       	ldi	r24, 0x00	; 0
    7728:	0e 94 bc 39 	call	0x7378	; 0x7378 <getLedMode>
    772c:	61 e0       	ldi	r22, 0x01	; 1
    772e:	68 27       	eor	r22, r24
    7730:	80 e0       	ldi	r24, 0x00	; 0
    7732:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7736:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    773a:	08 95       	ret

0000773c <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    773c:	80 e0       	ldi	r24, 0x00	; 0
    773e:	60 e0       	ldi	r22, 0x00	; 0
    7740:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7744:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    7748:	08 95       	ret

0000774a <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    774a:	80 e0       	ldi	r24, 0x00	; 0
    774c:	61 e0       	ldi	r22, 0x01	; 1
    774e:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7752:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    7756:	08 95       	ret

00007758 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    7758:	68 2f       	mov	r22, r24
    775a:	61 70       	andi	r22, 0x01	; 1
    775c:	62 60       	ori	r22, 0x02	; 2
    775e:	83 e0       	ldi	r24, 0x03	; 3
    7760:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7764:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    7768:	08 95       	ret

0000776a <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    776a:	83 e0       	ldi	r24, 0x03	; 3
    776c:	0e 94 bc 39 	call	0x7378	; 0x7378 <getLedMode>
    7770:	61 e0       	ldi	r22, 0x01	; 1
    7772:	68 27       	eor	r22, r24
    7774:	83 e0       	ldi	r24, 0x03	; 3
    7776:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    777a:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    777e:	08 95       	ret

00007780 <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    7780:	83 e0       	ldi	r24, 0x03	; 3
    7782:	60 e0       	ldi	r22, 0x00	; 0
    7784:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7788:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    778c:	08 95       	ret

0000778e <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    778e:	83 e0       	ldi	r24, 0x03	; 3
    7790:	61 e0       	ldi	r22, 0x01	; 1
    7792:	0e 94 a4 39 	call	0x7348	; 0x7348 <setLedMode>
    7796:	0e 94 21 3b 	call	0x7642	; 0x7642 <setLeds>
    779a:	08 95       	ret

0000779c <readADC>:
}



void readADC( uint8_t channel )
{
    779c:	1f 93       	push	r17
    779e:	cf 93       	push	r28
    77a0:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    77a2:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    77a4:	80 93 5c 08 	sts	0x085C, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    77a8:	10 92 5b 08 	sts	0x085B, r1
	i2cDataLen = 1;
    77ac:	11 e0       	ldi	r17, 0x01	; 1
    77ae:	10 93 5a 08 	sts	0x085A, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    77b2:	80 64       	ori	r24, 0x40	; 64
    77b4:	80 93 16 03 	sts	0x0316, r24
	i2cDestination = PCF8591;
    77b8:	c0 e9       	ldi	r28, 0x90	; 144
    77ba:	d0 e0       	ldi	r29, 0x00	; 0
    77bc:	d0 93 5e 08 	sts	0x085E, r29
    77c0:	c0 93 5d 08 	sts	0x085D, r28

	i2cAction();
    77c4:	0e 94 0b 3b 	call	0x7616	; 0x7616 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    77c8:	10 93 5b 08 	sts	0x085B, r17
	i2cDataLen = 2;
    77cc:	82 e0       	ldi	r24, 0x02	; 2
    77ce:	80 93 5a 08 	sts	0x085A, r24
	i2cDestination = PCF8591;
    77d2:	d0 93 5e 08 	sts	0x085E, r29
    77d6:	c0 93 5d 08 	sts	0x085D, r28

	i2cAction();
    77da:	0e 94 0b 3b 	call	0x7616	; 0x7616 <i2cAction>
}
    77de:	df 91       	pop	r29
    77e0:	cf 91       	pop	r28
    77e2:	1f 91       	pop	r17
    77e4:	08 95       	ret

000077e6 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    77e6:	0e 94 ce 3b 	call	0x779c	; 0x779c <readADC>
    77ea:	08 95       	ret

000077ec <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    77ec:	83 e0       	ldi	r24, 0x03	; 3
    77ee:	0e 94 ce 3b 	call	0x779c	; 0x779c <readADC>
    77f2:	08 95       	ret

000077f4 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    77f4:	82 e0       	ldi	r24, 0x02	; 2
    77f6:	0e 94 ce 3b 	call	0x779c	; 0x779c <readADC>
    77fa:	08 95       	ret

000077fc <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    77fc:	81 e0       	ldi	r24, 0x01	; 1
    77fe:	0e 94 ce 3b 	call	0x779c	; 0x779c <readADC>
    7802:	08 95       	ret

00007804 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    7804:	80 e0       	ldi	r24, 0x00	; 0
    7806:	0e 94 ce 3b 	call	0x779c	; 0x779c <readADC>
    780a:	08 95       	ret

0000780c <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    780c:	10 92 5b 08 	sts	0x085B, r1
	i2cDataLen = 2;
    7810:	92 e0       	ldi	r25, 0x02	; 2
    7812:	90 93 5a 08 	sts	0x085A, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    7816:	90 e4       	ldi	r25, 0x40	; 64
    7818:	90 93 16 03 	sts	0x0316, r25
	i2cData[ 1 ] = value;
    781c:	80 93 17 03 	sts	0x0317, r24
	i2cDestination = PCF8591;
    7820:	80 e9       	ldi	r24, 0x90	; 144
    7822:	90 e0       	ldi	r25, 0x00	; 0
    7824:	90 93 5e 08 	sts	0x085E, r25
    7828:	80 93 5d 08 	sts	0x085D, r24

	i2cAction();
    782c:	0e 94 0b 3b 	call	0x7616	; 0x7616 <i2cAction>
}
    7830:	08 95       	ret

00007832 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    7832:	0e 94 e9 39 	call	0x73d2	; 0x73d2 <V2S>
    7836:	0e 94 06 3c 	call	0x780c	; 0x780c <writeDAC>
    783a:	08 95       	ret

0000783c <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    783c:	81 e0       	ldi	r24, 0x01	; 1
    783e:	80 93 5b 08 	sts	0x085B, r24
	i2cDataLen = 1;
    7842:	80 93 5a 08 	sts	0x085A, r24
	i2cDestination = PCF8574;
    7846:	80 e4       	ldi	r24, 0x40	; 64
    7848:	90 e0       	ldi	r25, 0x00	; 0
    784a:	90 93 5e 08 	sts	0x085E, r25
    784e:	80 93 5d 08 	sts	0x085D, r24

	i2cAction();
    7852:	0e 94 0b 3b 	call	0x7616	; 0x7616 <i2cAction>
}
    7856:	08 95       	ret

00007858 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    7858:	80 93 1e 03 	sts	0x031E, r24
    785c:	80 93 16 03 	sts	0x0316, r24
	i2cDataLen = 1;
    7860:	81 e0       	ldi	r24, 0x01	; 1
    7862:	80 93 5a 08 	sts	0x085A, r24
	i2cDataDirection = i2cWrite;
    7866:	10 92 5b 08 	sts	0x085B, r1
	i2cDestination = PCF8574;
    786a:	80 e4       	ldi	r24, 0x40	; 64
    786c:	90 e0       	ldi	r25, 0x00	; 0
    786e:	90 93 5e 08 	sts	0x085E, r25
    7872:	80 93 5d 08 	sts	0x085D, r24

	i2cAction();
    7876:	0e 94 0b 3b 	call	0x7616	; 0x7616 <i2cAction>
}
    787a:	08 95       	ret

0000787c <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    787c:	80 91 15 03 	lds	r24, 0x0315
    7880:	ed ef       	ldi	r30, 0xFD	; 253
    7882:	f1 e0       	ldi	r31, 0x01	; 1
    7884:	e8 0f       	add	r30, r24
    7886:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7888:	80 91 1e 03 	lds	r24, 0x031E
    788c:	8f 70       	andi	r24, 0x0F	; 15
    788e:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7890:	89 2b       	or	r24, r25
    7892:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    7896:	80 91 15 03 	lds	r24, 0x0315
    789a:	89 5f       	subi	r24, 0xF9	; 249
    789c:	87 70       	andi	r24, 0x07	; 7
    789e:	80 93 15 03 	sts	0x0315, r24
}
    78a2:	08 95       	ret

000078a4 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78a4:	80 91 15 03 	lds	r24, 0x0315
    78a8:	ed ef       	ldi	r30, 0xFD	; 253
    78aa:	f1 e0       	ldi	r31, 0x01	; 1
    78ac:	e8 0f       	add	r30, r24
    78ae:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    78b0:	80 91 1e 03 	lds	r24, 0x031E
    78b4:	8f 70       	andi	r24, 0x0F	; 15
    78b6:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78b8:	89 2b       	or	r24, r25
    78ba:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    78be:	80 91 15 03 	lds	r24, 0x0315
    78c2:	8f 5f       	subi	r24, 0xFF	; 255
    78c4:	87 70       	andi	r24, 0x07	; 7
    78c6:	80 93 15 03 	sts	0x0315, r24
}
    78ca:	08 95       	ret

000078cc <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78cc:	80 91 15 03 	lds	r24, 0x0315
    78d0:	ed ef       	ldi	r30, 0xFD	; 253
    78d2:	f1 e0       	ldi	r31, 0x01	; 1
    78d4:	e8 0f       	add	r30, r24
    78d6:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    78d8:	80 91 1e 03 	lds	r24, 0x031E
    78dc:	8f 70       	andi	r24, 0x0F	; 15
    78de:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78e0:	89 2b       	or	r24, r25
    78e2:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    78e6:	80 91 15 03 	lds	r24, 0x0315
    78ea:	8a 5f       	subi	r24, 0xFA	; 250
    78ec:	86 70       	andi	r24, 0x06	; 6
    78ee:	80 93 15 03 	sts	0x0315, r24
}
    78f2:	08 95       	ret

000078f4 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78f4:	80 91 15 03 	lds	r24, 0x0315
    78f8:	ed ef       	ldi	r30, 0xFD	; 253
    78fa:	f1 e0       	ldi	r31, 0x01	; 1
    78fc:	e8 0f       	add	r30, r24
    78fe:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7900:	80 91 1e 03 	lds	r24, 0x031E
    7904:	8f 70       	andi	r24, 0x0F	; 15
    7906:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7908:	89 2b       	or	r24, r25
    790a:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    790e:	80 91 15 03 	lds	r24, 0x0315
    7912:	8e 5f       	subi	r24, 0xFE	; 254
    7914:	86 70       	andi	r24, 0x06	; 6
    7916:	80 93 15 03 	sts	0x0315, r24
}
    791a:	08 95       	ret

0000791c <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    791c:	80 91 1e 03 	lds	r24, 0x031E
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    7920:	80 6f       	ori	r24, 0xF0	; 240
    7922:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
}
    7926:	08 95       	ret

00007928 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7928:	90 91 1e 03 	lds	r25, 0x031E
    792c:	88 23       	and	r24, r24
    792e:	11 f4       	brne	.+4      	; 0x7934 <TUM_LKN_Sensorboard_setBeeper+0xc>
    7930:	88 e0       	ldi	r24, 0x08	; 8
    7932:	01 c0       	rjmp	.+2      	; 0x7936 <TUM_LKN_Sensorboard_setBeeper+0xe>
    7934:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7936:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7938:	89 2b       	or	r24, r25
    793a:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
    793e:	08 95       	ret

00007940 <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    7940:	90 91 1e 03 	lds	r25, 0x031E
    7944:	21 e0       	ldi	r18, 0x01	; 1
    7946:	30 e0       	ldi	r19, 0x00	; 0
    7948:	02 c0       	rjmp	.+4      	; 0x794e <TUM_LKN_Sensorboard_writeIO+0xe>
    794a:	22 0f       	add	r18, r18
    794c:	33 1f       	adc	r19, r19
    794e:	8a 95       	dec	r24
    7950:	e2 f7       	brpl	.-8      	; 0x794a <TUM_LKN_Sensorboard_writeIO+0xa>
    7952:	82 2f       	mov	r24, r18
    7954:	80 95       	com	r24
    7956:	66 23       	and	r22, r22
    7958:	09 f4       	brne	.+2      	; 0x795c <TUM_LKN_Sensorboard_writeIO+0x1c>
    795a:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    795c:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    795e:	82 2f       	mov	r24, r18
    7960:	89 2b       	or	r24, r25
    7962:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
    7966:	08 95       	ret

00007968 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    7968:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
    796c:	08 95       	ret

0000796e <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    796e:	8f ef       	ldi	r24, 0xFF	; 255
    7970:	0e 94 2c 3c 	call	0x7858	; 0x7858 <writeIOs>
    7974:	80 e0       	ldi	r24, 0x00	; 0
    7976:	0e 94 06 3c 	call	0x780c	; 0x780c <writeDAC>
    797a:	08 95       	ret

0000797c <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    797c:	a0 91 4a 07 	lds	r26, 0x074A
	lds r27,nrk_high_ready_TCB+1
    7980:	b0 91 4b 07 	lds	r27, 0x074B

    	;x points to &OSTCB[x]
    
	ld r28,x+
    7984:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    7986:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    7988:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    798a:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    798c:	ff 91       	pop	r31
	pop r30
    798e:	ef 91       	pop	r30
	pop r29
    7990:	df 91       	pop	r29
	pop r28
    7992:	cf 91       	pop	r28
	pop r27
    7994:	bf 91       	pop	r27
	pop r26
    7996:	af 91       	pop	r26
	pop r25
    7998:	9f 91       	pop	r25
	pop r24			
    799a:	8f 91       	pop	r24
	pop r23
    799c:	7f 91       	pop	r23
	pop r22
    799e:	6f 91       	pop	r22
	pop r21
    79a0:	5f 91       	pop	r21
	pop r20	
    79a2:	4f 91       	pop	r20
	pop r19
    79a4:	3f 91       	pop	r19
	pop r18	
    79a6:	2f 91       	pop	r18
	pop r17
    79a8:	1f 91       	pop	r17
	pop r16
    79aa:	0f 91       	pop	r16
	pop r15
    79ac:	ff 90       	pop	r15
	pop r14
    79ae:	ef 90       	pop	r14
	pop r13
    79b0:	df 90       	pop	r13
	pop r12
    79b2:	cf 90       	pop	r12
	pop r11
    79b4:	bf 90       	pop	r11
	pop r10
    79b6:	af 90       	pop	r10
	pop r9
    79b8:	9f 90       	pop	r9
	pop r8
    79ba:	8f 90       	pop	r8
	pop r7
    79bc:	7f 90       	pop	r7
	pop r6
    79be:	6f 90       	pop	r6
	pop r5
    79c0:	5f 90       	pop	r5
	pop r4
    79c2:	4f 90       	pop	r4
	pop r3
    79c4:	3f 90       	pop	r3
	pop r2
    79c6:	2f 90       	pop	r2
	pop r1
    79c8:	1f 90       	pop	r1
	pop r0
    79ca:	0f 90       	pop	r0
	out __SREG__, r0
    79cc:	0f be       	out	0x3f, r0	; 63
	pop r0	
    79ce:	0f 90       	pop	r0
	   
    	reti 
    79d0:	18 95       	reti

000079d2 <__udivdi3>:
    79d2:	a8 e3       	ldi	r26, 0x38	; 56
    79d4:	b0 e0       	ldi	r27, 0x00	; 0
    79d6:	ef ee       	ldi	r30, 0xEF	; 239
    79d8:	fc e3       	ldi	r31, 0x3C	; 60
    79da:	0c 94 ba 4a 	jmp	0x9574	; 0x9574 <__prologue_saves__>
    79de:	29 83       	std	Y+1, r18	; 0x01
    79e0:	3a 83       	std	Y+2, r19	; 0x02
    79e2:	4b 83       	std	Y+3, r20	; 0x03
    79e4:	5c 83       	std	Y+4, r21	; 0x04
    79e6:	6d 83       	std	Y+5, r22	; 0x05
    79e8:	7e 83       	std	Y+6, r23	; 0x06
    79ea:	8f 83       	std	Y+7, r24	; 0x07
    79ec:	98 87       	std	Y+8, r25	; 0x08
    79ee:	a9 86       	std	Y+9, r10	; 0x09
    79f0:	ba 86       	std	Y+10, r11	; 0x0a
    79f2:	cb 86       	std	Y+11, r12	; 0x0b
    79f4:	dc 86       	std	Y+12, r13	; 0x0c
    79f6:	ed 86       	std	Y+13, r14	; 0x0d
    79f8:	fe 86       	std	Y+14, r15	; 0x0e
    79fa:	0f 87       	std	Y+15, r16	; 0x0f
    79fc:	18 8b       	std	Y+16, r17	; 0x10
    79fe:	e9 84       	ldd	r14, Y+9	; 0x09
    7a00:	fa 84       	ldd	r15, Y+10	; 0x0a
    7a02:	0b 85       	ldd	r16, Y+11	; 0x0b
    7a04:	1c 85       	ldd	r17, Y+12	; 0x0c
    7a06:	2d 85       	ldd	r18, Y+13	; 0x0d
    7a08:	3e 85       	ldd	r19, Y+14	; 0x0e
    7a0a:	4f 85       	ldd	r20, Y+15	; 0x0f
    7a0c:	58 89       	ldd	r21, Y+16	; 0x10
    7a0e:	29 80       	ldd	r2, Y+1	; 0x01
    7a10:	3a 80       	ldd	r3, Y+2	; 0x02
    7a12:	4b 80       	ldd	r4, Y+3	; 0x03
    7a14:	5c 80       	ldd	r5, Y+4	; 0x04
    7a16:	2d a2       	std	Y+37, r2	; 0x25
    7a18:	3e a2       	std	Y+38, r3	; 0x26
    7a1a:	4f a2       	std	Y+39, r4	; 0x27
    7a1c:	58 a6       	std	Y+40, r5	; 0x28
    7a1e:	ad 80       	ldd	r10, Y+5	; 0x05
    7a20:	be 80       	ldd	r11, Y+6	; 0x06
    7a22:	cf 80       	ldd	r12, Y+7	; 0x07
    7a24:	d8 84       	ldd	r13, Y+8	; 0x08
    7a26:	21 15       	cp	r18, r1
    7a28:	31 05       	cpc	r19, r1
    7a2a:	41 05       	cpc	r20, r1
    7a2c:	51 05       	cpc	r21, r1
    7a2e:	09 f0       	breq	.+2      	; 0x7a32 <__udivdi3+0x60>
    7a30:	be c3       	rjmp	.+1916   	; 0x81ae <__udivdi3+0x7dc>
    7a32:	ae 14       	cp	r10, r14
    7a34:	bf 04       	cpc	r11, r15
    7a36:	c0 06       	cpc	r12, r16
    7a38:	d1 06       	cpc	r13, r17
    7a3a:	08 f0       	brcs	.+2      	; 0x7a3e <__udivdi3+0x6c>
    7a3c:	4f c1       	rjmp	.+670    	; 0x7cdc <__udivdi3+0x30a>
    7a3e:	20 e0       	ldi	r18, 0x00	; 0
    7a40:	e2 16       	cp	r14, r18
    7a42:	20 e0       	ldi	r18, 0x00	; 0
    7a44:	f2 06       	cpc	r15, r18
    7a46:	21 e0       	ldi	r18, 0x01	; 1
    7a48:	02 07       	cpc	r16, r18
    7a4a:	20 e0       	ldi	r18, 0x00	; 0
    7a4c:	12 07       	cpc	r17, r18
    7a4e:	58 f4       	brcc	.+22     	; 0x7a66 <__udivdi3+0x94>
    7a50:	3f ef       	ldi	r19, 0xFF	; 255
    7a52:	e3 16       	cp	r14, r19
    7a54:	f1 04       	cpc	r15, r1
    7a56:	01 05       	cpc	r16, r1
    7a58:	11 05       	cpc	r17, r1
    7a5a:	09 f0       	breq	.+2      	; 0x7a5e <__udivdi3+0x8c>
    7a5c:	90 f4       	brcc	.+36     	; 0x7a82 <__udivdi3+0xb0>
    7a5e:	20 e0       	ldi	r18, 0x00	; 0
    7a60:	30 e0       	ldi	r19, 0x00	; 0
    7a62:	a9 01       	movw	r20, r18
    7a64:	17 c0       	rjmp	.+46     	; 0x7a94 <__udivdi3+0xc2>
    7a66:	40 e0       	ldi	r20, 0x00	; 0
    7a68:	e4 16       	cp	r14, r20
    7a6a:	40 e0       	ldi	r20, 0x00	; 0
    7a6c:	f4 06       	cpc	r15, r20
    7a6e:	40 e0       	ldi	r20, 0x00	; 0
    7a70:	04 07       	cpc	r16, r20
    7a72:	41 e0       	ldi	r20, 0x01	; 1
    7a74:	14 07       	cpc	r17, r20
    7a76:	50 f4       	brcc	.+20     	; 0x7a8c <__udivdi3+0xba>
    7a78:	20 e1       	ldi	r18, 0x10	; 16
    7a7a:	30 e0       	ldi	r19, 0x00	; 0
    7a7c:	40 e0       	ldi	r20, 0x00	; 0
    7a7e:	50 e0       	ldi	r21, 0x00	; 0
    7a80:	09 c0       	rjmp	.+18     	; 0x7a94 <__udivdi3+0xc2>
    7a82:	28 e0       	ldi	r18, 0x08	; 8
    7a84:	30 e0       	ldi	r19, 0x00	; 0
    7a86:	40 e0       	ldi	r20, 0x00	; 0
    7a88:	50 e0       	ldi	r21, 0x00	; 0
    7a8a:	04 c0       	rjmp	.+8      	; 0x7a94 <__udivdi3+0xc2>
    7a8c:	28 e1       	ldi	r18, 0x18	; 24
    7a8e:	30 e0       	ldi	r19, 0x00	; 0
    7a90:	40 e0       	ldi	r20, 0x00	; 0
    7a92:	50 e0       	ldi	r21, 0x00	; 0
    7a94:	d8 01       	movw	r26, r16
    7a96:	c7 01       	movw	r24, r14
    7a98:	02 2e       	mov	r0, r18
    7a9a:	04 c0       	rjmp	.+8      	; 0x7aa4 <__udivdi3+0xd2>
    7a9c:	b6 95       	lsr	r27
    7a9e:	a7 95       	ror	r26
    7aa0:	97 95       	ror	r25
    7aa2:	87 95       	ror	r24
    7aa4:	0a 94       	dec	r0
    7aa6:	d2 f7       	brpl	.-12     	; 0x7a9c <__udivdi3+0xca>
    7aa8:	85 5f       	subi	r24, 0xF5	; 245
    7aaa:	9d 4f       	sbci	r25, 0xFD	; 253
    7aac:	dc 01       	movw	r26, r24
    7aae:	6c 91       	ld	r22, X
    7ab0:	80 e2       	ldi	r24, 0x20	; 32
    7ab2:	90 e0       	ldi	r25, 0x00	; 0
    7ab4:	a0 e0       	ldi	r26, 0x00	; 0
    7ab6:	b0 e0       	ldi	r27, 0x00	; 0
    7ab8:	82 1b       	sub	r24, r18
    7aba:	93 0b       	sbc	r25, r19
    7abc:	a4 0b       	sbc	r26, r20
    7abe:	b5 0b       	sbc	r27, r21
    7ac0:	86 1b       	sub	r24, r22
    7ac2:	91 09       	sbc	r25, r1
    7ac4:	a1 09       	sbc	r26, r1
    7ac6:	b1 09       	sbc	r27, r1
    7ac8:	00 97       	sbiw	r24, 0x00	; 0
    7aca:	a1 05       	cpc	r26, r1
    7acc:	b1 05       	cpc	r27, r1
    7ace:	a1 f1       	breq	.+104    	; 0x7b38 <__udivdi3+0x166>
    7ad0:	08 2e       	mov	r0, r24
    7ad2:	04 c0       	rjmp	.+8      	; 0x7adc <__udivdi3+0x10a>
    7ad4:	ee 0c       	add	r14, r14
    7ad6:	ff 1c       	adc	r15, r15
    7ad8:	00 1f       	adc	r16, r16
    7ada:	11 1f       	adc	r17, r17
    7adc:	0a 94       	dec	r0
    7ade:	d2 f7       	brpl	.-12     	; 0x7ad4 <__udivdi3+0x102>
    7ae0:	a6 01       	movw	r20, r12
    7ae2:	95 01       	movw	r18, r10
    7ae4:	08 2e       	mov	r0, r24
    7ae6:	04 c0       	rjmp	.+8      	; 0x7af0 <__udivdi3+0x11e>
    7ae8:	22 0f       	add	r18, r18
    7aea:	33 1f       	adc	r19, r19
    7aec:	44 1f       	adc	r20, r20
    7aee:	55 1f       	adc	r21, r21
    7af0:	0a 94       	dec	r0
    7af2:	d2 f7       	brpl	.-12     	; 0x7ae8 <__udivdi3+0x116>
    7af4:	60 e2       	ldi	r22, 0x20	; 32
    7af6:	70 e0       	ldi	r23, 0x00	; 0
    7af8:	68 1b       	sub	r22, r24
    7afa:	79 0b       	sbc	r23, r25
    7afc:	ad a0       	ldd	r10, Y+37	; 0x25
    7afe:	be a0       	ldd	r11, Y+38	; 0x26
    7b00:	cf a0       	ldd	r12, Y+39	; 0x27
    7b02:	d8 a4       	ldd	r13, Y+40	; 0x28
    7b04:	04 c0       	rjmp	.+8      	; 0x7b0e <__udivdi3+0x13c>
    7b06:	d6 94       	lsr	r13
    7b08:	c7 94       	ror	r12
    7b0a:	b7 94       	ror	r11
    7b0c:	a7 94       	ror	r10
    7b0e:	6a 95       	dec	r22
    7b10:	d2 f7       	brpl	.-12     	; 0x7b06 <__udivdi3+0x134>
    7b12:	a2 2a       	or	r10, r18
    7b14:	b3 2a       	or	r11, r19
    7b16:	c4 2a       	or	r12, r20
    7b18:	d5 2a       	or	r13, r21
    7b1a:	2d a0       	ldd	r2, Y+37	; 0x25
    7b1c:	3e a0       	ldd	r3, Y+38	; 0x26
    7b1e:	4f a0       	ldd	r4, Y+39	; 0x27
    7b20:	58 a4       	ldd	r5, Y+40	; 0x28
    7b22:	04 c0       	rjmp	.+8      	; 0x7b2c <__udivdi3+0x15a>
    7b24:	22 0c       	add	r2, r2
    7b26:	33 1c       	adc	r3, r3
    7b28:	44 1c       	adc	r4, r4
    7b2a:	55 1c       	adc	r5, r5
    7b2c:	8a 95       	dec	r24
    7b2e:	d2 f7       	brpl	.-12     	; 0x7b24 <__udivdi3+0x152>
    7b30:	2d a2       	std	Y+37, r2	; 0x25
    7b32:	3e a2       	std	Y+38, r3	; 0x26
    7b34:	4f a2       	std	Y+39, r4	; 0x27
    7b36:	58 a6       	std	Y+40, r5	; 0x28
    7b38:	38 01       	movw	r6, r16
    7b3a:	88 24       	eor	r8, r8
    7b3c:	99 24       	eor	r9, r9
    7b3e:	a8 01       	movw	r20, r16
    7b40:	97 01       	movw	r18, r14
    7b42:	40 70       	andi	r20, 0x00	; 0
    7b44:	50 70       	andi	r21, 0x00	; 0
    7b46:	2d 8f       	std	Y+29, r18	; 0x1d
    7b48:	3e 8f       	std	Y+30, r19	; 0x1e
    7b4a:	4f 8f       	std	Y+31, r20	; 0x1f
    7b4c:	58 a3       	std	Y+32, r21	; 0x20
    7b4e:	c6 01       	movw	r24, r12
    7b50:	b5 01       	movw	r22, r10
    7b52:	a4 01       	movw	r20, r8
    7b54:	93 01       	movw	r18, r6
    7b56:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7b5a:	22 2e       	mov	r2, r18
    7b5c:	53 2e       	mov	r5, r19
    7b5e:	44 2e       	mov	r4, r20
    7b60:	35 2e       	mov	r3, r21
    7b62:	69 a3       	std	Y+33, r22	; 0x21
    7b64:	7a a3       	std	Y+34, r23	; 0x22
    7b66:	8b a3       	std	Y+35, r24	; 0x23
    7b68:	9c a3       	std	Y+36, r25	; 0x24
    7b6a:	c6 01       	movw	r24, r12
    7b6c:	b5 01       	movw	r22, r10
    7b6e:	a4 01       	movw	r20, r8
    7b70:	93 01       	movw	r18, r6
    7b72:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7b76:	82 2d       	mov	r24, r2
    7b78:	95 2d       	mov	r25, r5
    7b7a:	a4 2d       	mov	r26, r4
    7b7c:	b3 2d       	mov	r27, r3
    7b7e:	89 8f       	std	Y+25, r24	; 0x19
    7b80:	9a 8f       	std	Y+26, r25	; 0x1a
    7b82:	ab 8f       	std	Y+27, r26	; 0x1b
    7b84:	bc 8f       	std	Y+28, r27	; 0x1c
    7b86:	bc 01       	movw	r22, r24
    7b88:	cd 01       	movw	r24, r26
    7b8a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7b8c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7b8e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7b90:	58 a1       	ldd	r21, Y+32	; 0x20
    7b92:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    7b96:	5b 01       	movw	r10, r22
    7b98:	6c 01       	movw	r12, r24
    7b9a:	49 a1       	ldd	r20, Y+33	; 0x21
    7b9c:	5a a1       	ldd	r21, Y+34	; 0x22
    7b9e:	6b a1       	ldd	r22, Y+35	; 0x23
    7ba0:	7c a1       	ldd	r23, Y+36	; 0x24
    7ba2:	da 01       	movw	r26, r20
    7ba4:	99 27       	eor	r25, r25
    7ba6:	88 27       	eor	r24, r24
    7ba8:	2d a0       	ldd	r2, Y+37	; 0x25
    7baa:	3e a0       	ldd	r3, Y+38	; 0x26
    7bac:	4f a0       	ldd	r4, Y+39	; 0x27
    7bae:	58 a4       	ldd	r5, Y+40	; 0x28
    7bb0:	92 01       	movw	r18, r4
    7bb2:	44 27       	eor	r20, r20
    7bb4:	55 27       	eor	r21, r21
    7bb6:	82 2b       	or	r24, r18
    7bb8:	93 2b       	or	r25, r19
    7bba:	a4 2b       	or	r26, r20
    7bbc:	b5 2b       	or	r27, r21
    7bbe:	8a 15       	cp	r24, r10
    7bc0:	9b 05       	cpc	r25, r11
    7bc2:	ac 05       	cpc	r26, r12
    7bc4:	bd 05       	cpc	r27, r13
    7bc6:	30 f5       	brcc	.+76     	; 0x7c14 <__udivdi3+0x242>
    7bc8:	29 8d       	ldd	r18, Y+25	; 0x19
    7bca:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7bcc:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7bce:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7bd0:	21 50       	subi	r18, 0x01	; 1
    7bd2:	30 40       	sbci	r19, 0x00	; 0
    7bd4:	40 40       	sbci	r20, 0x00	; 0
    7bd6:	50 40       	sbci	r21, 0x00	; 0
    7bd8:	29 8f       	std	Y+25, r18	; 0x19
    7bda:	3a 8f       	std	Y+26, r19	; 0x1a
    7bdc:	4b 8f       	std	Y+27, r20	; 0x1b
    7bde:	5c 8f       	std	Y+28, r21	; 0x1c
    7be0:	8e 0d       	add	r24, r14
    7be2:	9f 1d       	adc	r25, r15
    7be4:	a0 1f       	adc	r26, r16
    7be6:	b1 1f       	adc	r27, r17
    7be8:	8e 15       	cp	r24, r14
    7bea:	9f 05       	cpc	r25, r15
    7bec:	a0 07       	cpc	r26, r16
    7bee:	b1 07       	cpc	r27, r17
    7bf0:	88 f0       	brcs	.+34     	; 0x7c14 <__udivdi3+0x242>
    7bf2:	8a 15       	cp	r24, r10
    7bf4:	9b 05       	cpc	r25, r11
    7bf6:	ac 05       	cpc	r26, r12
    7bf8:	bd 05       	cpc	r27, r13
    7bfa:	60 f4       	brcc	.+24     	; 0x7c14 <__udivdi3+0x242>
    7bfc:	21 50       	subi	r18, 0x01	; 1
    7bfe:	30 40       	sbci	r19, 0x00	; 0
    7c00:	40 40       	sbci	r20, 0x00	; 0
    7c02:	50 40       	sbci	r21, 0x00	; 0
    7c04:	29 8f       	std	Y+25, r18	; 0x19
    7c06:	3a 8f       	std	Y+26, r19	; 0x1a
    7c08:	4b 8f       	std	Y+27, r20	; 0x1b
    7c0a:	5c 8f       	std	Y+28, r21	; 0x1c
    7c0c:	8e 0d       	add	r24, r14
    7c0e:	9f 1d       	adc	r25, r15
    7c10:	a0 1f       	adc	r26, r16
    7c12:	b1 1f       	adc	r27, r17
    7c14:	ac 01       	movw	r20, r24
    7c16:	bd 01       	movw	r22, r26
    7c18:	4a 19       	sub	r20, r10
    7c1a:	5b 09       	sbc	r21, r11
    7c1c:	6c 09       	sbc	r22, r12
    7c1e:	7d 09       	sbc	r23, r13
    7c20:	5a 01       	movw	r10, r20
    7c22:	6b 01       	movw	r12, r22
    7c24:	cb 01       	movw	r24, r22
    7c26:	ba 01       	movw	r22, r20
    7c28:	a4 01       	movw	r20, r8
    7c2a:	93 01       	movw	r18, r6
    7c2c:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7c30:	22 2e       	mov	r2, r18
    7c32:	53 2e       	mov	r5, r19
    7c34:	44 2e       	mov	r4, r20
    7c36:	35 2e       	mov	r3, r21
    7c38:	69 a3       	std	Y+33, r22	; 0x21
    7c3a:	7a a3       	std	Y+34, r23	; 0x22
    7c3c:	8b a3       	std	Y+35, r24	; 0x23
    7c3e:	9c a3       	std	Y+36, r25	; 0x24
    7c40:	c6 01       	movw	r24, r12
    7c42:	b5 01       	movw	r22, r10
    7c44:	a4 01       	movw	r20, r8
    7c46:	93 01       	movw	r18, r6
    7c48:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7c4c:	a2 2c       	mov	r10, r2
    7c4e:	b5 2c       	mov	r11, r5
    7c50:	c4 2c       	mov	r12, r4
    7c52:	d3 2c       	mov	r13, r3
    7c54:	c6 01       	movw	r24, r12
    7c56:	b5 01       	movw	r22, r10
    7c58:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7c5a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7c5c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7c5e:	58 a1       	ldd	r21, Y+32	; 0x20
    7c60:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    7c64:	3b 01       	movw	r6, r22
    7c66:	4c 01       	movw	r8, r24
    7c68:	69 a1       	ldd	r22, Y+33	; 0x21
    7c6a:	7a a1       	ldd	r23, Y+34	; 0x22
    7c6c:	8b a1       	ldd	r24, Y+35	; 0x23
    7c6e:	9c a1       	ldd	r25, Y+36	; 0x24
    7c70:	ab 01       	movw	r20, r22
    7c72:	33 27       	eor	r19, r19
    7c74:	22 27       	eor	r18, r18
    7c76:	8d a1       	ldd	r24, Y+37	; 0x25
    7c78:	9e a1       	ldd	r25, Y+38	; 0x26
    7c7a:	af a1       	ldd	r26, Y+39	; 0x27
    7c7c:	b8 a5       	ldd	r27, Y+40	; 0x28
    7c7e:	a0 70       	andi	r26, 0x00	; 0
    7c80:	b0 70       	andi	r27, 0x00	; 0
    7c82:	28 2b       	or	r18, r24
    7c84:	39 2b       	or	r19, r25
    7c86:	4a 2b       	or	r20, r26
    7c88:	5b 2b       	or	r21, r27
    7c8a:	26 15       	cp	r18, r6
    7c8c:	37 05       	cpc	r19, r7
    7c8e:	48 05       	cpc	r20, r8
    7c90:	59 05       	cpc	r21, r9
    7c92:	c0 f4       	brcc	.+48     	; 0x7cc4 <__udivdi3+0x2f2>
    7c94:	08 94       	sec
    7c96:	a1 08       	sbc	r10, r1
    7c98:	b1 08       	sbc	r11, r1
    7c9a:	c1 08       	sbc	r12, r1
    7c9c:	d1 08       	sbc	r13, r1
    7c9e:	2e 0d       	add	r18, r14
    7ca0:	3f 1d       	adc	r19, r15
    7ca2:	40 1f       	adc	r20, r16
    7ca4:	51 1f       	adc	r21, r17
    7ca6:	2e 15       	cp	r18, r14
    7ca8:	3f 05       	cpc	r19, r15
    7caa:	40 07       	cpc	r20, r16
    7cac:	51 07       	cpc	r21, r17
    7cae:	50 f0       	brcs	.+20     	; 0x7cc4 <__udivdi3+0x2f2>
    7cb0:	26 15       	cp	r18, r6
    7cb2:	37 05       	cpc	r19, r7
    7cb4:	48 05       	cpc	r20, r8
    7cb6:	59 05       	cpc	r21, r9
    7cb8:	28 f4       	brcc	.+10     	; 0x7cc4 <__udivdi3+0x2f2>
    7cba:	08 94       	sec
    7cbc:	a1 08       	sbc	r10, r1
    7cbe:	b1 08       	sbc	r11, r1
    7cc0:	c1 08       	sbc	r12, r1
    7cc2:	d1 08       	sbc	r13, r1
    7cc4:	89 8d       	ldd	r24, Y+25	; 0x19
    7cc6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7cc8:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7cca:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7ccc:	8c 01       	movw	r16, r24
    7cce:	ff 24       	eor	r15, r15
    7cd0:	ee 24       	eor	r14, r14
    7cd2:	ea 28       	or	r14, r10
    7cd4:	fb 28       	or	r15, r11
    7cd6:	0c 29       	or	r16, r12
    7cd8:	1d 29       	or	r17, r13
    7cda:	b3 c4       	rjmp	.+2406   	; 0x8642 <__udivdi3+0xc70>
    7cdc:	e1 14       	cp	r14, r1
    7cde:	f1 04       	cpc	r15, r1
    7ce0:	01 05       	cpc	r16, r1
    7ce2:	11 05       	cpc	r17, r1
    7ce4:	59 f4       	brne	.+22     	; 0x7cfc <__udivdi3+0x32a>
    7ce6:	61 e0       	ldi	r22, 0x01	; 1
    7ce8:	70 e0       	ldi	r23, 0x00	; 0
    7cea:	80 e0       	ldi	r24, 0x00	; 0
    7cec:	90 e0       	ldi	r25, 0x00	; 0
    7cee:	a8 01       	movw	r20, r16
    7cf0:	97 01       	movw	r18, r14
    7cf2:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7cf6:	79 01       	movw	r14, r18
    7cf8:	8a 01       	movw	r16, r20
    7cfa:	10 c0       	rjmp	.+32     	; 0x7d1c <__udivdi3+0x34a>
    7cfc:	90 e0       	ldi	r25, 0x00	; 0
    7cfe:	e9 16       	cp	r14, r25
    7d00:	90 e0       	ldi	r25, 0x00	; 0
    7d02:	f9 06       	cpc	r15, r25
    7d04:	91 e0       	ldi	r25, 0x01	; 1
    7d06:	09 07       	cpc	r16, r25
    7d08:	90 e0       	ldi	r25, 0x00	; 0
    7d0a:	19 07       	cpc	r17, r25
    7d0c:	58 f4       	brcc	.+22     	; 0x7d24 <__udivdi3+0x352>
    7d0e:	af ef       	ldi	r26, 0xFF	; 255
    7d10:	ea 16       	cp	r14, r26
    7d12:	f1 04       	cpc	r15, r1
    7d14:	01 05       	cpc	r16, r1
    7d16:	11 05       	cpc	r17, r1
    7d18:	09 f0       	breq	.+2      	; 0x7d1c <__udivdi3+0x34a>
    7d1a:	90 f4       	brcc	.+36     	; 0x7d40 <__udivdi3+0x36e>
    7d1c:	20 e0       	ldi	r18, 0x00	; 0
    7d1e:	30 e0       	ldi	r19, 0x00	; 0
    7d20:	a9 01       	movw	r20, r18
    7d22:	17 c0       	rjmp	.+46     	; 0x7d52 <__udivdi3+0x380>
    7d24:	b0 e0       	ldi	r27, 0x00	; 0
    7d26:	eb 16       	cp	r14, r27
    7d28:	b0 e0       	ldi	r27, 0x00	; 0
    7d2a:	fb 06       	cpc	r15, r27
    7d2c:	b0 e0       	ldi	r27, 0x00	; 0
    7d2e:	0b 07       	cpc	r16, r27
    7d30:	b1 e0       	ldi	r27, 0x01	; 1
    7d32:	1b 07       	cpc	r17, r27
    7d34:	50 f4       	brcc	.+20     	; 0x7d4a <__udivdi3+0x378>
    7d36:	20 e1       	ldi	r18, 0x10	; 16
    7d38:	30 e0       	ldi	r19, 0x00	; 0
    7d3a:	40 e0       	ldi	r20, 0x00	; 0
    7d3c:	50 e0       	ldi	r21, 0x00	; 0
    7d3e:	09 c0       	rjmp	.+18     	; 0x7d52 <__udivdi3+0x380>
    7d40:	28 e0       	ldi	r18, 0x08	; 8
    7d42:	30 e0       	ldi	r19, 0x00	; 0
    7d44:	40 e0       	ldi	r20, 0x00	; 0
    7d46:	50 e0       	ldi	r21, 0x00	; 0
    7d48:	04 c0       	rjmp	.+8      	; 0x7d52 <__udivdi3+0x380>
    7d4a:	28 e1       	ldi	r18, 0x18	; 24
    7d4c:	30 e0       	ldi	r19, 0x00	; 0
    7d4e:	40 e0       	ldi	r20, 0x00	; 0
    7d50:	50 e0       	ldi	r21, 0x00	; 0
    7d52:	d8 01       	movw	r26, r16
    7d54:	c7 01       	movw	r24, r14
    7d56:	02 2e       	mov	r0, r18
    7d58:	04 c0       	rjmp	.+8      	; 0x7d62 <__udivdi3+0x390>
    7d5a:	b6 95       	lsr	r27
    7d5c:	a7 95       	ror	r26
    7d5e:	97 95       	ror	r25
    7d60:	87 95       	ror	r24
    7d62:	0a 94       	dec	r0
    7d64:	d2 f7       	brpl	.-12     	; 0x7d5a <__udivdi3+0x388>
    7d66:	85 5f       	subi	r24, 0xF5	; 245
    7d68:	9d 4f       	sbci	r25, 0xFD	; 253
    7d6a:	fc 01       	movw	r30, r24
    7d6c:	80 81       	ld	r24, Z
    7d6e:	28 0f       	add	r18, r24
    7d70:	31 1d       	adc	r19, r1
    7d72:	41 1d       	adc	r20, r1
    7d74:	51 1d       	adc	r21, r1
    7d76:	80 e2       	ldi	r24, 0x20	; 32
    7d78:	90 e0       	ldi	r25, 0x00	; 0
    7d7a:	a0 e0       	ldi	r26, 0x00	; 0
    7d7c:	b0 e0       	ldi	r27, 0x00	; 0
    7d7e:	82 1b       	sub	r24, r18
    7d80:	93 0b       	sbc	r25, r19
    7d82:	a4 0b       	sbc	r26, r20
    7d84:	b5 0b       	sbc	r27, r21
    7d86:	61 f4       	brne	.+24     	; 0x7da0 <__udivdi3+0x3ce>
    7d88:	15 01       	movw	r2, r10
    7d8a:	26 01       	movw	r4, r12
    7d8c:	2e 18       	sub	r2, r14
    7d8e:	3f 08       	sbc	r3, r15
    7d90:	40 0a       	sbc	r4, r16
    7d92:	51 0a       	sbc	r5, r17
    7d94:	81 e0       	ldi	r24, 0x01	; 1
    7d96:	a8 2e       	mov	r10, r24
    7d98:	b1 2c       	mov	r11, r1
    7d9a:	c1 2c       	mov	r12, r1
    7d9c:	d1 2c       	mov	r13, r1
    7d9e:	29 c1       	rjmp	.+594    	; 0x7ff2 <__udivdi3+0x620>
    7da0:	08 2e       	mov	r0, r24
    7da2:	04 c0       	rjmp	.+8      	; 0x7dac <__udivdi3+0x3da>
    7da4:	ee 0c       	add	r14, r14
    7da6:	ff 1c       	adc	r15, r15
    7da8:	00 1f       	adc	r16, r16
    7daa:	11 1f       	adc	r17, r17
    7dac:	0a 94       	dec	r0
    7dae:	d2 f7       	brpl	.-12     	; 0x7da4 <__udivdi3+0x3d2>
    7db0:	15 01       	movw	r2, r10
    7db2:	26 01       	movw	r4, r12
    7db4:	02 2e       	mov	r0, r18
    7db6:	04 c0       	rjmp	.+8      	; 0x7dc0 <__udivdi3+0x3ee>
    7db8:	56 94       	lsr	r5
    7dba:	47 94       	ror	r4
    7dbc:	37 94       	ror	r3
    7dbe:	27 94       	ror	r2
    7dc0:	0a 94       	dec	r0
    7dc2:	d2 f7       	brpl	.-12     	; 0x7db8 <__udivdi3+0x3e6>
    7dc4:	29 8e       	std	Y+25, r2	; 0x19
    7dc6:	3a 8e       	std	Y+26, r3	; 0x1a
    7dc8:	4b 8e       	std	Y+27, r4	; 0x1b
    7dca:	5c 8e       	std	Y+28, r5	; 0x1c
    7dcc:	b6 01       	movw	r22, r12
    7dce:	a5 01       	movw	r20, r10
    7dd0:	08 2e       	mov	r0, r24
    7dd2:	04 c0       	rjmp	.+8      	; 0x7ddc <__udivdi3+0x40a>
    7dd4:	44 0f       	add	r20, r20
    7dd6:	55 1f       	adc	r21, r21
    7dd8:	66 1f       	adc	r22, r22
    7dda:	77 1f       	adc	r23, r23
    7ddc:	0a 94       	dec	r0
    7dde:	d2 f7       	brpl	.-12     	; 0x7dd4 <__udivdi3+0x402>
    7de0:	4d 8f       	std	Y+29, r20	; 0x1d
    7de2:	5e 8f       	std	Y+30, r21	; 0x1e
    7de4:	6f 8f       	std	Y+31, r22	; 0x1f
    7de6:	78 a3       	std	Y+32, r23	; 0x20
    7de8:	2d a0       	ldd	r2, Y+37	; 0x25
    7dea:	3e a0       	ldd	r3, Y+38	; 0x26
    7dec:	4f a0       	ldd	r4, Y+39	; 0x27
    7dee:	58 a4       	ldd	r5, Y+40	; 0x28
    7df0:	04 c0       	rjmp	.+8      	; 0x7dfa <__udivdi3+0x428>
    7df2:	56 94       	lsr	r5
    7df4:	47 94       	ror	r4
    7df6:	37 94       	ror	r3
    7df8:	27 94       	ror	r2
    7dfa:	2a 95       	dec	r18
    7dfc:	d2 f7       	brpl	.-12     	; 0x7df2 <__udivdi3+0x420>
    7dfe:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7e00:	be 8c       	ldd	r11, Y+30	; 0x1e
    7e02:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7e04:	d8 a0       	ldd	r13, Y+32	; 0x20
    7e06:	a2 28       	or	r10, r2
    7e08:	b3 28       	or	r11, r3
    7e0a:	c4 28       	or	r12, r4
    7e0c:	d5 28       	or	r13, r5
    7e0e:	ad 8e       	std	Y+29, r10	; 0x1d
    7e10:	be 8e       	std	Y+30, r11	; 0x1e
    7e12:	cf 8e       	std	Y+31, r12	; 0x1f
    7e14:	d8 a2       	std	Y+32, r13	; 0x20
    7e16:	2d a1       	ldd	r18, Y+37	; 0x25
    7e18:	3e a1       	ldd	r19, Y+38	; 0x26
    7e1a:	4f a1       	ldd	r20, Y+39	; 0x27
    7e1c:	58 a5       	ldd	r21, Y+40	; 0x28
    7e1e:	04 c0       	rjmp	.+8      	; 0x7e28 <__udivdi3+0x456>
    7e20:	22 0f       	add	r18, r18
    7e22:	33 1f       	adc	r19, r19
    7e24:	44 1f       	adc	r20, r20
    7e26:	55 1f       	adc	r21, r21
    7e28:	8a 95       	dec	r24
    7e2a:	d2 f7       	brpl	.-12     	; 0x7e20 <__udivdi3+0x44e>
    7e2c:	2d a3       	std	Y+37, r18	; 0x25
    7e2e:	3e a3       	std	Y+38, r19	; 0x26
    7e30:	4f a3       	std	Y+39, r20	; 0x27
    7e32:	58 a7       	std	Y+40, r21	; 0x28
    7e34:	38 01       	movw	r6, r16
    7e36:	88 24       	eor	r8, r8
    7e38:	99 24       	eor	r9, r9
    7e3a:	b8 01       	movw	r22, r16
    7e3c:	a7 01       	movw	r20, r14
    7e3e:	60 70       	andi	r22, 0x00	; 0
    7e40:	70 70       	andi	r23, 0x00	; 0
    7e42:	49 a3       	std	Y+33, r20	; 0x21
    7e44:	5a a3       	std	Y+34, r21	; 0x22
    7e46:	6b a3       	std	Y+35, r22	; 0x23
    7e48:	7c a3       	std	Y+36, r23	; 0x24
    7e4a:	69 8d       	ldd	r22, Y+25	; 0x19
    7e4c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    7e4e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    7e50:	9c 8d       	ldd	r25, Y+28	; 0x1c
    7e52:	a4 01       	movw	r20, r8
    7e54:	93 01       	movw	r18, r6
    7e56:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7e5a:	22 2e       	mov	r2, r18
    7e5c:	53 2e       	mov	r5, r19
    7e5e:	44 2e       	mov	r4, r20
    7e60:	35 2e       	mov	r3, r21
    7e62:	69 a7       	std	Y+41, r22	; 0x29
    7e64:	7a a7       	std	Y+42, r23	; 0x2a
    7e66:	8b a7       	std	Y+43, r24	; 0x2b
    7e68:	9c a7       	std	Y+44, r25	; 0x2c
    7e6a:	69 8d       	ldd	r22, Y+25	; 0x19
    7e6c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    7e6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    7e70:	9c 8d       	ldd	r25, Y+28	; 0x1c
    7e72:	a4 01       	movw	r20, r8
    7e74:	93 01       	movw	r18, r6
    7e76:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7e7a:	a2 2c       	mov	r10, r2
    7e7c:	b5 2c       	mov	r11, r5
    7e7e:	c4 2c       	mov	r12, r4
    7e80:	d3 2c       	mov	r13, r3
    7e82:	a9 8e       	std	Y+25, r10	; 0x19
    7e84:	ba 8e       	std	Y+26, r11	; 0x1a
    7e86:	cb 8e       	std	Y+27, r12	; 0x1b
    7e88:	dc 8e       	std	Y+28, r13	; 0x1c
    7e8a:	c6 01       	movw	r24, r12
    7e8c:	b5 01       	movw	r22, r10
    7e8e:	29 a1       	ldd	r18, Y+33	; 0x21
    7e90:	3a a1       	ldd	r19, Y+34	; 0x22
    7e92:	4b a1       	ldd	r20, Y+35	; 0x23
    7e94:	5c a1       	ldd	r21, Y+36	; 0x24
    7e96:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    7e9a:	5b 01       	movw	r10, r22
    7e9c:	6c 01       	movw	r12, r24
    7e9e:	29 a4       	ldd	r2, Y+41	; 0x29
    7ea0:	3a a4       	ldd	r3, Y+42	; 0x2a
    7ea2:	4b a4       	ldd	r4, Y+43	; 0x2b
    7ea4:	5c a4       	ldd	r5, Y+44	; 0x2c
    7ea6:	d1 01       	movw	r26, r2
    7ea8:	99 27       	eor	r25, r25
    7eaa:	88 27       	eor	r24, r24
    7eac:	2d 8c       	ldd	r2, Y+29	; 0x1d
    7eae:	3e 8c       	ldd	r3, Y+30	; 0x1e
    7eb0:	4f 8c       	ldd	r4, Y+31	; 0x1f
    7eb2:	58 a0       	ldd	r5, Y+32	; 0x20
    7eb4:	92 01       	movw	r18, r4
    7eb6:	44 27       	eor	r20, r20
    7eb8:	55 27       	eor	r21, r21
    7eba:	82 2b       	or	r24, r18
    7ebc:	93 2b       	or	r25, r19
    7ebe:	a4 2b       	or	r26, r20
    7ec0:	b5 2b       	or	r27, r21
    7ec2:	8a 15       	cp	r24, r10
    7ec4:	9b 05       	cpc	r25, r11
    7ec6:	ac 05       	cpc	r26, r12
    7ec8:	bd 05       	cpc	r27, r13
    7eca:	30 f5       	brcc	.+76     	; 0x7f18 <__udivdi3+0x546>
    7ecc:	29 8d       	ldd	r18, Y+25	; 0x19
    7ece:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7ed0:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7ed2:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7ed4:	21 50       	subi	r18, 0x01	; 1
    7ed6:	30 40       	sbci	r19, 0x00	; 0
    7ed8:	40 40       	sbci	r20, 0x00	; 0
    7eda:	50 40       	sbci	r21, 0x00	; 0
    7edc:	29 8f       	std	Y+25, r18	; 0x19
    7ede:	3a 8f       	std	Y+26, r19	; 0x1a
    7ee0:	4b 8f       	std	Y+27, r20	; 0x1b
    7ee2:	5c 8f       	std	Y+28, r21	; 0x1c
    7ee4:	8e 0d       	add	r24, r14
    7ee6:	9f 1d       	adc	r25, r15
    7ee8:	a0 1f       	adc	r26, r16
    7eea:	b1 1f       	adc	r27, r17
    7eec:	8e 15       	cp	r24, r14
    7eee:	9f 05       	cpc	r25, r15
    7ef0:	a0 07       	cpc	r26, r16
    7ef2:	b1 07       	cpc	r27, r17
    7ef4:	88 f0       	brcs	.+34     	; 0x7f18 <__udivdi3+0x546>
    7ef6:	8a 15       	cp	r24, r10
    7ef8:	9b 05       	cpc	r25, r11
    7efa:	ac 05       	cpc	r26, r12
    7efc:	bd 05       	cpc	r27, r13
    7efe:	60 f4       	brcc	.+24     	; 0x7f18 <__udivdi3+0x546>
    7f00:	21 50       	subi	r18, 0x01	; 1
    7f02:	30 40       	sbci	r19, 0x00	; 0
    7f04:	40 40       	sbci	r20, 0x00	; 0
    7f06:	50 40       	sbci	r21, 0x00	; 0
    7f08:	29 8f       	std	Y+25, r18	; 0x19
    7f0a:	3a 8f       	std	Y+26, r19	; 0x1a
    7f0c:	4b 8f       	std	Y+27, r20	; 0x1b
    7f0e:	5c 8f       	std	Y+28, r21	; 0x1c
    7f10:	8e 0d       	add	r24, r14
    7f12:	9f 1d       	adc	r25, r15
    7f14:	a0 1f       	adc	r26, r16
    7f16:	b1 1f       	adc	r27, r17
    7f18:	ac 01       	movw	r20, r24
    7f1a:	bd 01       	movw	r22, r26
    7f1c:	4a 19       	sub	r20, r10
    7f1e:	5b 09       	sbc	r21, r11
    7f20:	6c 09       	sbc	r22, r12
    7f22:	7d 09       	sbc	r23, r13
    7f24:	5a 01       	movw	r10, r20
    7f26:	6b 01       	movw	r12, r22
    7f28:	cb 01       	movw	r24, r22
    7f2a:	ba 01       	movw	r22, r20
    7f2c:	a4 01       	movw	r20, r8
    7f2e:	93 01       	movw	r18, r6
    7f30:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7f34:	22 2e       	mov	r2, r18
    7f36:	53 2e       	mov	r5, r19
    7f38:	44 2e       	mov	r4, r20
    7f3a:	35 2e       	mov	r3, r21
    7f3c:	69 a7       	std	Y+41, r22	; 0x29
    7f3e:	7a a7       	std	Y+42, r23	; 0x2a
    7f40:	8b a7       	std	Y+43, r24	; 0x2b
    7f42:	9c a7       	std	Y+44, r25	; 0x2c
    7f44:	c6 01       	movw	r24, r12
    7f46:	b5 01       	movw	r22, r10
    7f48:	a4 01       	movw	r20, r8
    7f4a:	93 01       	movw	r18, r6
    7f4c:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    7f50:	62 2c       	mov	r6, r2
    7f52:	75 2c       	mov	r7, r5
    7f54:	84 2c       	mov	r8, r4
    7f56:	93 2c       	mov	r9, r3
    7f58:	c4 01       	movw	r24, r8
    7f5a:	b3 01       	movw	r22, r6
    7f5c:	29 a1       	ldd	r18, Y+33	; 0x21
    7f5e:	3a a1       	ldd	r19, Y+34	; 0x22
    7f60:	4b a1       	ldd	r20, Y+35	; 0x23
    7f62:	5c a1       	ldd	r21, Y+36	; 0x24
    7f64:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    7f68:	9b 01       	movw	r18, r22
    7f6a:	ac 01       	movw	r20, r24
    7f6c:	69 a5       	ldd	r22, Y+41	; 0x29
    7f6e:	7a a5       	ldd	r23, Y+42	; 0x2a
    7f70:	8b a5       	ldd	r24, Y+43	; 0x2b
    7f72:	9c a5       	ldd	r25, Y+44	; 0x2c
    7f74:	6b 01       	movw	r12, r22
    7f76:	bb 24       	eor	r11, r11
    7f78:	aa 24       	eor	r10, r10
    7f7a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    7f7c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    7f7e:	af 8d       	ldd	r26, Y+31	; 0x1f
    7f80:	b8 a1       	ldd	r27, Y+32	; 0x20
    7f82:	a0 70       	andi	r26, 0x00	; 0
    7f84:	b0 70       	andi	r27, 0x00	; 0
    7f86:	a8 2a       	or	r10, r24
    7f88:	b9 2a       	or	r11, r25
    7f8a:	ca 2a       	or	r12, r26
    7f8c:	db 2a       	or	r13, r27
    7f8e:	a2 16       	cp	r10, r18
    7f90:	b3 06       	cpc	r11, r19
    7f92:	c4 06       	cpc	r12, r20
    7f94:	d5 06       	cpc	r13, r21
    7f96:	e0 f4       	brcc	.+56     	; 0x7fd0 <__udivdi3+0x5fe>
    7f98:	08 94       	sec
    7f9a:	61 08       	sbc	r6, r1
    7f9c:	71 08       	sbc	r7, r1
    7f9e:	81 08       	sbc	r8, r1
    7fa0:	91 08       	sbc	r9, r1
    7fa2:	ae 0c       	add	r10, r14
    7fa4:	bf 1c       	adc	r11, r15
    7fa6:	c0 1e       	adc	r12, r16
    7fa8:	d1 1e       	adc	r13, r17
    7faa:	ae 14       	cp	r10, r14
    7fac:	bf 04       	cpc	r11, r15
    7fae:	c0 06       	cpc	r12, r16
    7fb0:	d1 06       	cpc	r13, r17
    7fb2:	70 f0       	brcs	.+28     	; 0x7fd0 <__udivdi3+0x5fe>
    7fb4:	a2 16       	cp	r10, r18
    7fb6:	b3 06       	cpc	r11, r19
    7fb8:	c4 06       	cpc	r12, r20
    7fba:	d5 06       	cpc	r13, r21
    7fbc:	48 f4       	brcc	.+18     	; 0x7fd0 <__udivdi3+0x5fe>
    7fbe:	08 94       	sec
    7fc0:	61 08       	sbc	r6, r1
    7fc2:	71 08       	sbc	r7, r1
    7fc4:	81 08       	sbc	r8, r1
    7fc6:	91 08       	sbc	r9, r1
    7fc8:	ae 0c       	add	r10, r14
    7fca:	bf 1c       	adc	r11, r15
    7fcc:	c0 1e       	adc	r12, r16
    7fce:	d1 1e       	adc	r13, r17
    7fd0:	15 01       	movw	r2, r10
    7fd2:	26 01       	movw	r4, r12
    7fd4:	22 1a       	sub	r2, r18
    7fd6:	33 0a       	sbc	r3, r19
    7fd8:	44 0a       	sbc	r4, r20
    7fda:	55 0a       	sbc	r5, r21
    7fdc:	89 8d       	ldd	r24, Y+25	; 0x19
    7fde:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7fe0:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7fe2:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7fe4:	6c 01       	movw	r12, r24
    7fe6:	bb 24       	eor	r11, r11
    7fe8:	aa 24       	eor	r10, r10
    7fea:	a6 28       	or	r10, r6
    7fec:	b7 28       	or	r11, r7
    7fee:	c8 28       	or	r12, r8
    7ff0:	d9 28       	or	r13, r9
    7ff2:	98 01       	movw	r18, r16
    7ff4:	44 27       	eor	r20, r20
    7ff6:	55 27       	eor	r21, r21
    7ff8:	2d 8f       	std	Y+29, r18	; 0x1d
    7ffa:	3e 8f       	std	Y+30, r19	; 0x1e
    7ffc:	4f 8f       	std	Y+31, r20	; 0x1f
    7ffe:	58 a3       	std	Y+32, r21	; 0x20
    8000:	b8 01       	movw	r22, r16
    8002:	a7 01       	movw	r20, r14
    8004:	60 70       	andi	r22, 0x00	; 0
    8006:	70 70       	andi	r23, 0x00	; 0
    8008:	49 a3       	std	Y+33, r20	; 0x21
    800a:	5a a3       	std	Y+34, r21	; 0x22
    800c:	6b a3       	std	Y+35, r22	; 0x23
    800e:	7c a3       	std	Y+36, r23	; 0x24
    8010:	c2 01       	movw	r24, r4
    8012:	b1 01       	movw	r22, r2
    8014:	2d 8d       	ldd	r18, Y+29	; 0x1d
    8016:	3e 8d       	ldd	r19, Y+30	; 0x1e
    8018:	4f 8d       	ldd	r20, Y+31	; 0x1f
    801a:	58 a1       	ldd	r21, Y+32	; 0x20
    801c:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    8020:	62 2e       	mov	r6, r18
    8022:	93 2e       	mov	r9, r19
    8024:	84 2e       	mov	r8, r20
    8026:	75 2e       	mov	r7, r21
    8028:	69 a7       	std	Y+41, r22	; 0x29
    802a:	7a a7       	std	Y+42, r23	; 0x2a
    802c:	8b a7       	std	Y+43, r24	; 0x2b
    802e:	9c a7       	std	Y+44, r25	; 0x2c
    8030:	c2 01       	movw	r24, r4
    8032:	b1 01       	movw	r22, r2
    8034:	2d 8d       	ldd	r18, Y+29	; 0x1d
    8036:	3e 8d       	ldd	r19, Y+30	; 0x1e
    8038:	4f 8d       	ldd	r20, Y+31	; 0x1f
    803a:	58 a1       	ldd	r21, Y+32	; 0x20
    803c:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    8040:	86 2d       	mov	r24, r6
    8042:	99 2d       	mov	r25, r9
    8044:	a8 2d       	mov	r26, r8
    8046:	b7 2d       	mov	r27, r7
    8048:	89 8f       	std	Y+25, r24	; 0x19
    804a:	9a 8f       	std	Y+26, r25	; 0x1a
    804c:	ab 8f       	std	Y+27, r26	; 0x1b
    804e:	bc 8f       	std	Y+28, r27	; 0x1c
    8050:	bc 01       	movw	r22, r24
    8052:	cd 01       	movw	r24, r26
    8054:	29 a1       	ldd	r18, Y+33	; 0x21
    8056:	3a a1       	ldd	r19, Y+34	; 0x22
    8058:	4b a1       	ldd	r20, Y+35	; 0x23
    805a:	5c a1       	ldd	r21, Y+36	; 0x24
    805c:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    8060:	3b 01       	movw	r6, r22
    8062:	4c 01       	movw	r8, r24
    8064:	29 a4       	ldd	r2, Y+41	; 0x29
    8066:	3a a4       	ldd	r3, Y+42	; 0x2a
    8068:	4b a4       	ldd	r4, Y+43	; 0x2b
    806a:	5c a4       	ldd	r5, Y+44	; 0x2c
    806c:	d1 01       	movw	r26, r2
    806e:	99 27       	eor	r25, r25
    8070:	88 27       	eor	r24, r24
    8072:	2d a0       	ldd	r2, Y+37	; 0x25
    8074:	3e a0       	ldd	r3, Y+38	; 0x26
    8076:	4f a0       	ldd	r4, Y+39	; 0x27
    8078:	58 a4       	ldd	r5, Y+40	; 0x28
    807a:	92 01       	movw	r18, r4
    807c:	44 27       	eor	r20, r20
    807e:	55 27       	eor	r21, r21
    8080:	82 2b       	or	r24, r18
    8082:	93 2b       	or	r25, r19
    8084:	a4 2b       	or	r26, r20
    8086:	b5 2b       	or	r27, r21
    8088:	86 15       	cp	r24, r6
    808a:	97 05       	cpc	r25, r7
    808c:	a8 05       	cpc	r26, r8
    808e:	b9 05       	cpc	r27, r9
    8090:	30 f5       	brcc	.+76     	; 0x80de <__udivdi3+0x70c>
    8092:	29 8d       	ldd	r18, Y+25	; 0x19
    8094:	3a 8d       	ldd	r19, Y+26	; 0x1a
    8096:	4b 8d       	ldd	r20, Y+27	; 0x1b
    8098:	5c 8d       	ldd	r21, Y+28	; 0x1c
    809a:	21 50       	subi	r18, 0x01	; 1
    809c:	30 40       	sbci	r19, 0x00	; 0
    809e:	40 40       	sbci	r20, 0x00	; 0
    80a0:	50 40       	sbci	r21, 0x00	; 0
    80a2:	29 8f       	std	Y+25, r18	; 0x19
    80a4:	3a 8f       	std	Y+26, r19	; 0x1a
    80a6:	4b 8f       	std	Y+27, r20	; 0x1b
    80a8:	5c 8f       	std	Y+28, r21	; 0x1c
    80aa:	8e 0d       	add	r24, r14
    80ac:	9f 1d       	adc	r25, r15
    80ae:	a0 1f       	adc	r26, r16
    80b0:	b1 1f       	adc	r27, r17
    80b2:	8e 15       	cp	r24, r14
    80b4:	9f 05       	cpc	r25, r15
    80b6:	a0 07       	cpc	r26, r16
    80b8:	b1 07       	cpc	r27, r17
    80ba:	88 f0       	brcs	.+34     	; 0x80de <__udivdi3+0x70c>
    80bc:	86 15       	cp	r24, r6
    80be:	97 05       	cpc	r25, r7
    80c0:	a8 05       	cpc	r26, r8
    80c2:	b9 05       	cpc	r27, r9
    80c4:	60 f4       	brcc	.+24     	; 0x80de <__udivdi3+0x70c>
    80c6:	21 50       	subi	r18, 0x01	; 1
    80c8:	30 40       	sbci	r19, 0x00	; 0
    80ca:	40 40       	sbci	r20, 0x00	; 0
    80cc:	50 40       	sbci	r21, 0x00	; 0
    80ce:	29 8f       	std	Y+25, r18	; 0x19
    80d0:	3a 8f       	std	Y+26, r19	; 0x1a
    80d2:	4b 8f       	std	Y+27, r20	; 0x1b
    80d4:	5c 8f       	std	Y+28, r21	; 0x1c
    80d6:	8e 0d       	add	r24, r14
    80d8:	9f 1d       	adc	r25, r15
    80da:	a0 1f       	adc	r26, r16
    80dc:	b1 1f       	adc	r27, r17
    80de:	ac 01       	movw	r20, r24
    80e0:	bd 01       	movw	r22, r26
    80e2:	46 19       	sub	r20, r6
    80e4:	57 09       	sbc	r21, r7
    80e6:	68 09       	sbc	r22, r8
    80e8:	79 09       	sbc	r23, r9
    80ea:	3a 01       	movw	r6, r20
    80ec:	4b 01       	movw	r8, r22
    80ee:	cb 01       	movw	r24, r22
    80f0:	ba 01       	movw	r22, r20
    80f2:	2d 8d       	ldd	r18, Y+29	; 0x1d
    80f4:	3e 8d       	ldd	r19, Y+30	; 0x1e
    80f6:	4f 8d       	ldd	r20, Y+31	; 0x1f
    80f8:	58 a1       	ldd	r21, Y+32	; 0x20
    80fa:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    80fe:	52 2e       	mov	r5, r18
    8100:	43 2e       	mov	r4, r19
    8102:	34 2e       	mov	r3, r20
    8104:	25 2e       	mov	r2, r21
    8106:	69 a7       	std	Y+41, r22	; 0x29
    8108:	7a a7       	std	Y+42, r23	; 0x2a
    810a:	8b a7       	std	Y+43, r24	; 0x2b
    810c:	9c a7       	std	Y+44, r25	; 0x2c
    810e:	c4 01       	movw	r24, r8
    8110:	b3 01       	movw	r22, r6
    8112:	2d 8d       	ldd	r18, Y+29	; 0x1d
    8114:	3e 8d       	ldd	r19, Y+30	; 0x1e
    8116:	4f 8d       	ldd	r20, Y+31	; 0x1f
    8118:	58 a1       	ldd	r21, Y+32	; 0x20
    811a:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    811e:	65 2c       	mov	r6, r5
    8120:	74 2c       	mov	r7, r4
    8122:	83 2c       	mov	r8, r3
    8124:	92 2c       	mov	r9, r2
    8126:	c4 01       	movw	r24, r8
    8128:	b3 01       	movw	r22, r6
    812a:	29 a1       	ldd	r18, Y+33	; 0x21
    812c:	3a a1       	ldd	r19, Y+34	; 0x22
    812e:	4b a1       	ldd	r20, Y+35	; 0x23
    8130:	5c a1       	ldd	r21, Y+36	; 0x24
    8132:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    8136:	1b 01       	movw	r2, r22
    8138:	2c 01       	movw	r4, r24
    813a:	69 a5       	ldd	r22, Y+41	; 0x29
    813c:	7a a5       	ldd	r23, Y+42	; 0x2a
    813e:	8b a5       	ldd	r24, Y+43	; 0x2b
    8140:	9c a5       	ldd	r25, Y+44	; 0x2c
    8142:	ab 01       	movw	r20, r22
    8144:	33 27       	eor	r19, r19
    8146:	22 27       	eor	r18, r18
    8148:	8d a1       	ldd	r24, Y+37	; 0x25
    814a:	9e a1       	ldd	r25, Y+38	; 0x26
    814c:	af a1       	ldd	r26, Y+39	; 0x27
    814e:	b8 a5       	ldd	r27, Y+40	; 0x28
    8150:	a0 70       	andi	r26, 0x00	; 0
    8152:	b0 70       	andi	r27, 0x00	; 0
    8154:	28 2b       	or	r18, r24
    8156:	39 2b       	or	r19, r25
    8158:	4a 2b       	or	r20, r26
    815a:	5b 2b       	or	r21, r27
    815c:	22 15       	cp	r18, r2
    815e:	33 05       	cpc	r19, r3
    8160:	44 05       	cpc	r20, r4
    8162:	55 05       	cpc	r21, r5
    8164:	c0 f4       	brcc	.+48     	; 0x8196 <__udivdi3+0x7c4>
    8166:	08 94       	sec
    8168:	61 08       	sbc	r6, r1
    816a:	71 08       	sbc	r7, r1
    816c:	81 08       	sbc	r8, r1
    816e:	91 08       	sbc	r9, r1
    8170:	2e 0d       	add	r18, r14
    8172:	3f 1d       	adc	r19, r15
    8174:	40 1f       	adc	r20, r16
    8176:	51 1f       	adc	r21, r17
    8178:	2e 15       	cp	r18, r14
    817a:	3f 05       	cpc	r19, r15
    817c:	40 07       	cpc	r20, r16
    817e:	51 07       	cpc	r21, r17
    8180:	50 f0       	brcs	.+20     	; 0x8196 <__udivdi3+0x7c4>
    8182:	22 15       	cp	r18, r2
    8184:	33 05       	cpc	r19, r3
    8186:	44 05       	cpc	r20, r4
    8188:	55 05       	cpc	r21, r5
    818a:	28 f4       	brcc	.+10     	; 0x8196 <__udivdi3+0x7c4>
    818c:	08 94       	sec
    818e:	61 08       	sbc	r6, r1
    8190:	71 08       	sbc	r7, r1
    8192:	81 08       	sbc	r8, r1
    8194:	91 08       	sbc	r9, r1
    8196:	89 8d       	ldd	r24, Y+25	; 0x19
    8198:	9a 8d       	ldd	r25, Y+26	; 0x1a
    819a:	ab 8d       	ldd	r26, Y+27	; 0x1b
    819c:	bc 8d       	ldd	r27, Y+28	; 0x1c
    819e:	8c 01       	movw	r16, r24
    81a0:	ff 24       	eor	r15, r15
    81a2:	ee 24       	eor	r14, r14
    81a4:	e6 28       	or	r14, r6
    81a6:	f7 28       	or	r15, r7
    81a8:	08 29       	or	r16, r8
    81aa:	19 29       	or	r17, r9
    81ac:	4d c2       	rjmp	.+1178   	; 0x8648 <__udivdi3+0xc76>
    81ae:	a2 16       	cp	r10, r18
    81b0:	b3 06       	cpc	r11, r19
    81b2:	c4 06       	cpc	r12, r20
    81b4:	d5 06       	cpc	r13, r21
    81b6:	08 f4       	brcc	.+2      	; 0x81ba <__udivdi3+0x7e8>
    81b8:	34 c2       	rjmp	.+1128   	; 0x8622 <__udivdi3+0xc50>
    81ba:	20 30       	cpi	r18, 0x00	; 0
    81bc:	90 e0       	ldi	r25, 0x00	; 0
    81be:	39 07       	cpc	r19, r25
    81c0:	91 e0       	ldi	r25, 0x01	; 1
    81c2:	49 07       	cpc	r20, r25
    81c4:	90 e0       	ldi	r25, 0x00	; 0
    81c6:	59 07       	cpc	r21, r25
    81c8:	50 f4       	brcc	.+20     	; 0x81de <__udivdi3+0x80c>
    81ca:	2f 3f       	cpi	r18, 0xFF	; 255
    81cc:	31 05       	cpc	r19, r1
    81ce:	41 05       	cpc	r20, r1
    81d0:	51 05       	cpc	r21, r1
    81d2:	09 f0       	breq	.+2      	; 0x81d6 <__udivdi3+0x804>
    81d4:	90 f4       	brcc	.+36     	; 0x81fa <__udivdi3+0x828>
    81d6:	66 24       	eor	r6, r6
    81d8:	77 24       	eor	r7, r7
    81da:	43 01       	movw	r8, r6
    81dc:	19 c0       	rjmp	.+50     	; 0x8210 <__udivdi3+0x83e>
    81de:	20 30       	cpi	r18, 0x00	; 0
    81e0:	a0 e0       	ldi	r26, 0x00	; 0
    81e2:	3a 07       	cpc	r19, r26
    81e4:	a0 e0       	ldi	r26, 0x00	; 0
    81e6:	4a 07       	cpc	r20, r26
    81e8:	a1 e0       	ldi	r26, 0x01	; 1
    81ea:	5a 07       	cpc	r21, r26
    81ec:	60 f4       	brcc	.+24     	; 0x8206 <__udivdi3+0x834>
    81ee:	90 e1       	ldi	r25, 0x10	; 16
    81f0:	69 2e       	mov	r6, r25
    81f2:	71 2c       	mov	r7, r1
    81f4:	81 2c       	mov	r8, r1
    81f6:	91 2c       	mov	r9, r1
    81f8:	0b c0       	rjmp	.+22     	; 0x8210 <__udivdi3+0x83e>
    81fa:	88 e0       	ldi	r24, 0x08	; 8
    81fc:	68 2e       	mov	r6, r24
    81fe:	71 2c       	mov	r7, r1
    8200:	81 2c       	mov	r8, r1
    8202:	91 2c       	mov	r9, r1
    8204:	05 c0       	rjmp	.+10     	; 0x8210 <__udivdi3+0x83e>
    8206:	b8 e1       	ldi	r27, 0x18	; 24
    8208:	6b 2e       	mov	r6, r27
    820a:	71 2c       	mov	r7, r1
    820c:	81 2c       	mov	r8, r1
    820e:	91 2c       	mov	r9, r1
    8210:	da 01       	movw	r26, r20
    8212:	c9 01       	movw	r24, r18
    8214:	06 2c       	mov	r0, r6
    8216:	04 c0       	rjmp	.+8      	; 0x8220 <__udivdi3+0x84e>
    8218:	b6 95       	lsr	r27
    821a:	a7 95       	ror	r26
    821c:	97 95       	ror	r25
    821e:	87 95       	ror	r24
    8220:	0a 94       	dec	r0
    8222:	d2 f7       	brpl	.-12     	; 0x8218 <__udivdi3+0x846>
    8224:	85 5f       	subi	r24, 0xF5	; 245
    8226:	9d 4f       	sbci	r25, 0xFD	; 253
    8228:	fc 01       	movw	r30, r24
    822a:	80 81       	ld	r24, Z
    822c:	68 0e       	add	r6, r24
    822e:	71 1c       	adc	r7, r1
    8230:	81 1c       	adc	r8, r1
    8232:	91 1c       	adc	r9, r1
    8234:	80 e2       	ldi	r24, 0x20	; 32
    8236:	90 e0       	ldi	r25, 0x00	; 0
    8238:	a0 e0       	ldi	r26, 0x00	; 0
    823a:	b0 e0       	ldi	r27, 0x00	; 0
    823c:	86 19       	sub	r24, r6
    823e:	97 09       	sbc	r25, r7
    8240:	a8 09       	sbc	r26, r8
    8242:	b9 09       	sbc	r27, r9
    8244:	89 f4       	brne	.+34     	; 0x8268 <__udivdi3+0x896>
    8246:	2a 15       	cp	r18, r10
    8248:	3b 05       	cpc	r19, r11
    824a:	4c 05       	cpc	r20, r12
    824c:	5d 05       	cpc	r21, r13
    824e:	08 f4       	brcc	.+2      	; 0x8252 <__udivdi3+0x880>
    8250:	ef c1       	rjmp	.+990    	; 0x8630 <__udivdi3+0xc5e>
    8252:	2d a0       	ldd	r2, Y+37	; 0x25
    8254:	3e a0       	ldd	r3, Y+38	; 0x26
    8256:	4f a0       	ldd	r4, Y+39	; 0x27
    8258:	58 a4       	ldd	r5, Y+40	; 0x28
    825a:	2e 14       	cp	r2, r14
    825c:	3f 04       	cpc	r3, r15
    825e:	40 06       	cpc	r4, r16
    8260:	51 06       	cpc	r5, r17
    8262:	08 f0       	brcs	.+2      	; 0x8266 <__udivdi3+0x894>
    8264:	e5 c1       	rjmp	.+970    	; 0x8630 <__udivdi3+0xc5e>
    8266:	dd c1       	rjmp	.+954    	; 0x8622 <__udivdi3+0xc50>
    8268:	89 a7       	std	Y+41, r24	; 0x29
    826a:	19 01       	movw	r2, r18
    826c:	2a 01       	movw	r4, r20
    826e:	04 c0       	rjmp	.+8      	; 0x8278 <__udivdi3+0x8a6>
    8270:	22 0c       	add	r2, r2
    8272:	33 1c       	adc	r3, r3
    8274:	44 1c       	adc	r4, r4
    8276:	55 1c       	adc	r5, r5
    8278:	8a 95       	dec	r24
    827a:	d2 f7       	brpl	.-12     	; 0x8270 <__udivdi3+0x89e>
    827c:	d8 01       	movw	r26, r16
    827e:	c7 01       	movw	r24, r14
    8280:	06 2c       	mov	r0, r6
    8282:	04 c0       	rjmp	.+8      	; 0x828c <__udivdi3+0x8ba>
    8284:	b6 95       	lsr	r27
    8286:	a7 95       	ror	r26
    8288:	97 95       	ror	r25
    828a:	87 95       	ror	r24
    828c:	0a 94       	dec	r0
    828e:	d2 f7       	brpl	.-12     	; 0x8284 <__udivdi3+0x8b2>
    8290:	28 2a       	or	r2, r24
    8292:	39 2a       	or	r3, r25
    8294:	4a 2a       	or	r4, r26
    8296:	5b 2a       	or	r5, r27
    8298:	a8 01       	movw	r20, r16
    829a:	97 01       	movw	r18, r14
    829c:	09 a4       	ldd	r0, Y+41	; 0x29
    829e:	04 c0       	rjmp	.+8      	; 0x82a8 <__udivdi3+0x8d6>
    82a0:	22 0f       	add	r18, r18
    82a2:	33 1f       	adc	r19, r19
    82a4:	44 1f       	adc	r20, r20
    82a6:	55 1f       	adc	r21, r21
    82a8:	0a 94       	dec	r0
    82aa:	d2 f7       	brpl	.-12     	; 0x82a0 <__udivdi3+0x8ce>
    82ac:	29 ab       	std	Y+49, r18	; 0x31
    82ae:	3a ab       	std	Y+50, r19	; 0x32
    82b0:	4b ab       	std	Y+51, r20	; 0x33
    82b2:	5c ab       	std	Y+52, r21	; 0x34
    82b4:	86 01       	movw	r16, r12
    82b6:	75 01       	movw	r14, r10
    82b8:	06 2c       	mov	r0, r6
    82ba:	04 c0       	rjmp	.+8      	; 0x82c4 <__udivdi3+0x8f2>
    82bc:	16 95       	lsr	r17
    82be:	07 95       	ror	r16
    82c0:	f7 94       	ror	r15
    82c2:	e7 94       	ror	r14
    82c4:	0a 94       	dec	r0
    82c6:	d2 f7       	brpl	.-12     	; 0x82bc <__udivdi3+0x8ea>
    82c8:	b6 01       	movw	r22, r12
    82ca:	a5 01       	movw	r20, r10
    82cc:	09 a4       	ldd	r0, Y+41	; 0x29
    82ce:	04 c0       	rjmp	.+8      	; 0x82d8 <__udivdi3+0x906>
    82d0:	44 0f       	add	r20, r20
    82d2:	55 1f       	adc	r21, r21
    82d4:	66 1f       	adc	r22, r22
    82d6:	77 1f       	adc	r23, r23
    82d8:	0a 94       	dec	r0
    82da:	d2 f7       	brpl	.-12     	; 0x82d0 <__udivdi3+0x8fe>
    82dc:	4d 8f       	std	Y+29, r20	; 0x1d
    82de:	5e 8f       	std	Y+30, r21	; 0x1e
    82e0:	6f 8f       	std	Y+31, r22	; 0x1f
    82e2:	78 a3       	std	Y+32, r23	; 0x20
    82e4:	6d a1       	ldd	r22, Y+37	; 0x25
    82e6:	7e a1       	ldd	r23, Y+38	; 0x26
    82e8:	8f a1       	ldd	r24, Y+39	; 0x27
    82ea:	98 a5       	ldd	r25, Y+40	; 0x28
    82ec:	04 c0       	rjmp	.+8      	; 0x82f6 <__udivdi3+0x924>
    82ee:	96 95       	lsr	r25
    82f0:	87 95       	ror	r24
    82f2:	77 95       	ror	r23
    82f4:	67 95       	ror	r22
    82f6:	6a 94       	dec	r6
    82f8:	d2 f7       	brpl	.-12     	; 0x82ee <__udivdi3+0x91c>
    82fa:	3b 01       	movw	r6, r22
    82fc:	4c 01       	movw	r8, r24
    82fe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    8300:	9e 8d       	ldd	r25, Y+30	; 0x1e
    8302:	af 8d       	ldd	r26, Y+31	; 0x1f
    8304:	b8 a1       	ldd	r27, Y+32	; 0x20
    8306:	86 29       	or	r24, r6
    8308:	97 29       	or	r25, r7
    830a:	a8 29       	or	r26, r8
    830c:	b9 29       	or	r27, r9
    830e:	8d 8f       	std	Y+29, r24	; 0x1d
    8310:	9e 8f       	std	Y+30, r25	; 0x1e
    8312:	af 8f       	std	Y+31, r26	; 0x1f
    8314:	b8 a3       	std	Y+32, r27	; 0x20
    8316:	52 01       	movw	r10, r4
    8318:	cc 24       	eor	r12, r12
    831a:	dd 24       	eor	r13, r13
    831c:	a9 a2       	std	Y+33, r10	; 0x21
    831e:	ba a2       	std	Y+34, r11	; 0x22
    8320:	cb a2       	std	Y+35, r12	; 0x23
    8322:	dc a2       	std	Y+36, r13	; 0x24
    8324:	a2 01       	movw	r20, r4
    8326:	91 01       	movw	r18, r2
    8328:	40 70       	andi	r20, 0x00	; 0
    832a:	50 70       	andi	r21, 0x00	; 0
    832c:	2d ab       	std	Y+53, r18	; 0x35
    832e:	3e ab       	std	Y+54, r19	; 0x36
    8330:	4f ab       	std	Y+55, r20	; 0x37
    8332:	58 af       	std	Y+56, r21	; 0x38
    8334:	c8 01       	movw	r24, r16
    8336:	b7 01       	movw	r22, r14
    8338:	a6 01       	movw	r20, r12
    833a:	95 01       	movw	r18, r10
    833c:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    8340:	62 2e       	mov	r6, r18
    8342:	a3 2e       	mov	r10, r19
    8344:	d4 2e       	mov	r13, r20
    8346:	c5 2e       	mov	r12, r21
    8348:	6d a7       	std	Y+45, r22	; 0x2d
    834a:	7e a7       	std	Y+46, r23	; 0x2e
    834c:	8f a7       	std	Y+47, r24	; 0x2f
    834e:	98 ab       	std	Y+48, r25	; 0x30
    8350:	c8 01       	movw	r24, r16
    8352:	b7 01       	movw	r22, r14
    8354:	29 a1       	ldd	r18, Y+33	; 0x21
    8356:	3a a1       	ldd	r19, Y+34	; 0x22
    8358:	4b a1       	ldd	r20, Y+35	; 0x23
    835a:	5c a1       	ldd	r21, Y+36	; 0x24
    835c:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    8360:	e6 2c       	mov	r14, r6
    8362:	fa 2c       	mov	r15, r10
    8364:	0d 2d       	mov	r16, r13
    8366:	1c 2d       	mov	r17, r12
    8368:	e9 8e       	std	Y+25, r14	; 0x19
    836a:	fa 8e       	std	Y+26, r15	; 0x1a
    836c:	0b 8f       	std	Y+27, r16	; 0x1b
    836e:	1c 8f       	std	Y+28, r17	; 0x1c
    8370:	c8 01       	movw	r24, r16
    8372:	b7 01       	movw	r22, r14
    8374:	2d a9       	ldd	r18, Y+53	; 0x35
    8376:	3e a9       	ldd	r19, Y+54	; 0x36
    8378:	4f a9       	ldd	r20, Y+55	; 0x37
    837a:	58 ad       	ldd	r21, Y+56	; 0x38
    837c:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    8380:	ad a4       	ldd	r10, Y+45	; 0x2d
    8382:	be a4       	ldd	r11, Y+46	; 0x2e
    8384:	cf a4       	ldd	r12, Y+47	; 0x2f
    8386:	d8 a8       	ldd	r13, Y+48	; 0x30
    8388:	85 01       	movw	r16, r10
    838a:	ff 24       	eor	r15, r15
    838c:	ee 24       	eor	r14, r14
    838e:	ad 8c       	ldd	r10, Y+29	; 0x1d
    8390:	be 8c       	ldd	r11, Y+30	; 0x1e
    8392:	cf 8c       	ldd	r12, Y+31	; 0x1f
    8394:	d8 a0       	ldd	r13, Y+32	; 0x20
    8396:	96 01       	movw	r18, r12
    8398:	44 27       	eor	r20, r20
    839a:	55 27       	eor	r21, r21
    839c:	e2 2a       	or	r14, r18
    839e:	f3 2a       	or	r15, r19
    83a0:	04 2b       	or	r16, r20
    83a2:	15 2b       	or	r17, r21
    83a4:	e6 16       	cp	r14, r22
    83a6:	f7 06       	cpc	r15, r23
    83a8:	08 07       	cpc	r16, r24
    83aa:	19 07       	cpc	r17, r25
    83ac:	30 f5       	brcc	.+76     	; 0x83fa <__udivdi3+0xa28>
    83ae:	29 8d       	ldd	r18, Y+25	; 0x19
    83b0:	3a 8d       	ldd	r19, Y+26	; 0x1a
    83b2:	4b 8d       	ldd	r20, Y+27	; 0x1b
    83b4:	5c 8d       	ldd	r21, Y+28	; 0x1c
    83b6:	21 50       	subi	r18, 0x01	; 1
    83b8:	30 40       	sbci	r19, 0x00	; 0
    83ba:	40 40       	sbci	r20, 0x00	; 0
    83bc:	50 40       	sbci	r21, 0x00	; 0
    83be:	29 8f       	std	Y+25, r18	; 0x19
    83c0:	3a 8f       	std	Y+26, r19	; 0x1a
    83c2:	4b 8f       	std	Y+27, r20	; 0x1b
    83c4:	5c 8f       	std	Y+28, r21	; 0x1c
    83c6:	e2 0c       	add	r14, r2
    83c8:	f3 1c       	adc	r15, r3
    83ca:	04 1d       	adc	r16, r4
    83cc:	15 1d       	adc	r17, r5
    83ce:	e2 14       	cp	r14, r2
    83d0:	f3 04       	cpc	r15, r3
    83d2:	04 05       	cpc	r16, r4
    83d4:	15 05       	cpc	r17, r5
    83d6:	88 f0       	brcs	.+34     	; 0x83fa <__udivdi3+0xa28>
    83d8:	e6 16       	cp	r14, r22
    83da:	f7 06       	cpc	r15, r23
    83dc:	08 07       	cpc	r16, r24
    83de:	19 07       	cpc	r17, r25
    83e0:	60 f4       	brcc	.+24     	; 0x83fa <__udivdi3+0xa28>
    83e2:	21 50       	subi	r18, 0x01	; 1
    83e4:	30 40       	sbci	r19, 0x00	; 0
    83e6:	40 40       	sbci	r20, 0x00	; 0
    83e8:	50 40       	sbci	r21, 0x00	; 0
    83ea:	29 8f       	std	Y+25, r18	; 0x19
    83ec:	3a 8f       	std	Y+26, r19	; 0x1a
    83ee:	4b 8f       	std	Y+27, r20	; 0x1b
    83f0:	5c 8f       	std	Y+28, r21	; 0x1c
    83f2:	e2 0c       	add	r14, r2
    83f4:	f3 1c       	adc	r15, r3
    83f6:	04 1d       	adc	r16, r4
    83f8:	15 1d       	adc	r17, r5
    83fa:	e6 1a       	sub	r14, r22
    83fc:	f7 0a       	sbc	r15, r23
    83fe:	08 0b       	sbc	r16, r24
    8400:	19 0b       	sbc	r17, r25
    8402:	c8 01       	movw	r24, r16
    8404:	b7 01       	movw	r22, r14
    8406:	29 a1       	ldd	r18, Y+33	; 0x21
    8408:	3a a1       	ldd	r19, Y+34	; 0x22
    840a:	4b a1       	ldd	r20, Y+35	; 0x23
    840c:	5c a1       	ldd	r21, Y+36	; 0x24
    840e:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    8412:	a2 2e       	mov	r10, r18
    8414:	d3 2e       	mov	r13, r19
    8416:	c4 2e       	mov	r12, r20
    8418:	b5 2e       	mov	r11, r21
    841a:	6d a7       	std	Y+45, r22	; 0x2d
    841c:	7e a7       	std	Y+46, r23	; 0x2e
    841e:	8f a7       	std	Y+47, r24	; 0x2f
    8420:	98 ab       	std	Y+48, r25	; 0x30
    8422:	c8 01       	movw	r24, r16
    8424:	b7 01       	movw	r22, r14
    8426:	29 a1       	ldd	r18, Y+33	; 0x21
    8428:	3a a1       	ldd	r19, Y+34	; 0x22
    842a:	4b a1       	ldd	r20, Y+35	; 0x23
    842c:	5c a1       	ldd	r21, Y+36	; 0x24
    842e:	0e 94 98 4a 	call	0x9530	; 0x9530 <__udivmodsi4>
    8432:	6a 2c       	mov	r6, r10
    8434:	7d 2c       	mov	r7, r13
    8436:	8c 2c       	mov	r8, r12
    8438:	9b 2c       	mov	r9, r11
    843a:	c4 01       	movw	r24, r8
    843c:	b3 01       	movw	r22, r6
    843e:	2d a9       	ldd	r18, Y+53	; 0x35
    8440:	3e a9       	ldd	r19, Y+54	; 0x36
    8442:	4f a9       	ldd	r20, Y+55	; 0x37
    8444:	58 ad       	ldd	r21, Y+56	; 0x38
    8446:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    844a:	9b 01       	movw	r18, r22
    844c:	ac 01       	movw	r20, r24
    844e:	ad a4       	ldd	r10, Y+45	; 0x2d
    8450:	be a4       	ldd	r11, Y+46	; 0x2e
    8452:	cf a4       	ldd	r12, Y+47	; 0x2f
    8454:	d8 a8       	ldd	r13, Y+48	; 0x30
    8456:	d5 01       	movw	r26, r10
    8458:	99 27       	eor	r25, r25
    845a:	88 27       	eor	r24, r24
    845c:	ad 8c       	ldd	r10, Y+29	; 0x1d
    845e:	be 8c       	ldd	r11, Y+30	; 0x1e
    8460:	cf 8c       	ldd	r12, Y+31	; 0x1f
    8462:	d8 a0       	ldd	r13, Y+32	; 0x20
    8464:	6f ef       	ldi	r22, 0xFF	; 255
    8466:	e6 2e       	mov	r14, r22
    8468:	6f ef       	ldi	r22, 0xFF	; 255
    846a:	f6 2e       	mov	r15, r22
    846c:	01 2d       	mov	r16, r1
    846e:	11 2d       	mov	r17, r1
    8470:	ae 20       	and	r10, r14
    8472:	bf 20       	and	r11, r15
    8474:	c0 22       	and	r12, r16
    8476:	d1 22       	and	r13, r17
    8478:	8a 29       	or	r24, r10
    847a:	9b 29       	or	r25, r11
    847c:	ac 29       	or	r26, r12
    847e:	bd 29       	or	r27, r13
    8480:	82 17       	cp	r24, r18
    8482:	93 07       	cpc	r25, r19
    8484:	a4 07       	cpc	r26, r20
    8486:	b5 07       	cpc	r27, r21
    8488:	e0 f4       	brcc	.+56     	; 0x84c2 <__udivdi3+0xaf0>
    848a:	08 94       	sec
    848c:	61 08       	sbc	r6, r1
    848e:	71 08       	sbc	r7, r1
    8490:	81 08       	sbc	r8, r1
    8492:	91 08       	sbc	r9, r1
    8494:	82 0d       	add	r24, r2
    8496:	93 1d       	adc	r25, r3
    8498:	a4 1d       	adc	r26, r4
    849a:	b5 1d       	adc	r27, r5
    849c:	82 15       	cp	r24, r2
    849e:	93 05       	cpc	r25, r3
    84a0:	a4 05       	cpc	r26, r4
    84a2:	b5 05       	cpc	r27, r5
    84a4:	70 f0       	brcs	.+28     	; 0x84c2 <__udivdi3+0xaf0>
    84a6:	82 17       	cp	r24, r18
    84a8:	93 07       	cpc	r25, r19
    84aa:	a4 07       	cpc	r26, r20
    84ac:	b5 07       	cpc	r27, r21
    84ae:	48 f4       	brcc	.+18     	; 0x84c2 <__udivdi3+0xaf0>
    84b0:	08 94       	sec
    84b2:	61 08       	sbc	r6, r1
    84b4:	71 08       	sbc	r7, r1
    84b6:	81 08       	sbc	r8, r1
    84b8:	91 08       	sbc	r9, r1
    84ba:	82 0d       	add	r24, r2
    84bc:	93 1d       	adc	r25, r3
    84be:	a4 1d       	adc	r26, r4
    84c0:	b5 1d       	adc	r27, r5
    84c2:	1c 01       	movw	r2, r24
    84c4:	2d 01       	movw	r4, r26
    84c6:	22 1a       	sub	r2, r18
    84c8:	33 0a       	sbc	r3, r19
    84ca:	44 0a       	sbc	r4, r20
    84cc:	55 0a       	sbc	r5, r21
    84ce:	2d 8e       	std	Y+29, r2	; 0x1d
    84d0:	3e 8e       	std	Y+30, r3	; 0x1e
    84d2:	4f 8e       	std	Y+31, r4	; 0x1f
    84d4:	58 a2       	std	Y+32, r5	; 0x20
    84d6:	a9 8c       	ldd	r10, Y+25	; 0x19
    84d8:	ba 8c       	ldd	r11, Y+26	; 0x1a
    84da:	cb 8c       	ldd	r12, Y+27	; 0x1b
    84dc:	dc 8c       	ldd	r13, Y+28	; 0x1c
    84de:	85 01       	movw	r16, r10
    84e0:	ff 24       	eor	r15, r15
    84e2:	ee 24       	eor	r14, r14
    84e4:	e6 28       	or	r14, r6
    84e6:	f7 28       	or	r15, r7
    84e8:	08 29       	or	r16, r8
    84ea:	19 29       	or	r17, r9
    84ec:	af ef       	ldi	r26, 0xFF	; 255
    84ee:	aa 2e       	mov	r10, r26
    84f0:	af ef       	ldi	r26, 0xFF	; 255
    84f2:	ba 2e       	mov	r11, r26
    84f4:	c1 2c       	mov	r12, r1
    84f6:	d1 2c       	mov	r13, r1
    84f8:	ae 20       	and	r10, r14
    84fa:	bf 20       	and	r11, r15
    84fc:	c0 22       	and	r12, r16
    84fe:	d1 22       	and	r13, r17
    8500:	18 01       	movw	r2, r16
    8502:	44 24       	eor	r4, r4
    8504:	55 24       	eor	r5, r5
    8506:	69 a8       	ldd	r6, Y+49	; 0x31
    8508:	7a a8       	ldd	r7, Y+50	; 0x32
    850a:	8b a8       	ldd	r8, Y+51	; 0x33
    850c:	9c a8       	ldd	r9, Y+52	; 0x34
    850e:	2f ef       	ldi	r18, 0xFF	; 255
    8510:	3f ef       	ldi	r19, 0xFF	; 255
    8512:	40 e0       	ldi	r20, 0x00	; 0
    8514:	50 e0       	ldi	r21, 0x00	; 0
    8516:	62 22       	and	r6, r18
    8518:	73 22       	and	r7, r19
    851a:	84 22       	and	r8, r20
    851c:	95 22       	and	r9, r21
    851e:	69 a9       	ldd	r22, Y+49	; 0x31
    8520:	7a a9       	ldd	r23, Y+50	; 0x32
    8522:	8b a9       	ldd	r24, Y+51	; 0x33
    8524:	9c a9       	ldd	r25, Y+52	; 0x34
    8526:	ac 01       	movw	r20, r24
    8528:	66 27       	eor	r22, r22
    852a:	77 27       	eor	r23, r23
    852c:	49 8f       	std	Y+25, r20	; 0x19
    852e:	5a 8f       	std	Y+26, r21	; 0x1a
    8530:	6b 8f       	std	Y+27, r22	; 0x1b
    8532:	7c 8f       	std	Y+28, r23	; 0x1c
    8534:	c6 01       	movw	r24, r12
    8536:	b5 01       	movw	r22, r10
    8538:	a4 01       	movw	r20, r8
    853a:	93 01       	movw	r18, r6
    853c:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    8540:	69 a3       	std	Y+33, r22	; 0x21
    8542:	7a a3       	std	Y+34, r23	; 0x22
    8544:	8b a3       	std	Y+35, r24	; 0x23
    8546:	9c a3       	std	Y+36, r25	; 0x24
    8548:	c6 01       	movw	r24, r12
    854a:	b5 01       	movw	r22, r10
    854c:	29 8d       	ldd	r18, Y+25	; 0x19
    854e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    8550:	4b 8d       	ldd	r20, Y+27	; 0x1b
    8552:	5c 8d       	ldd	r21, Y+28	; 0x1c
    8554:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    8558:	5b 01       	movw	r10, r22
    855a:	6c 01       	movw	r12, r24
    855c:	c2 01       	movw	r24, r4
    855e:	b1 01       	movw	r22, r2
    8560:	a4 01       	movw	r20, r8
    8562:	93 01       	movw	r18, r6
    8564:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    8568:	3b 01       	movw	r6, r22
    856a:	4c 01       	movw	r8, r24
    856c:	c2 01       	movw	r24, r4
    856e:	b1 01       	movw	r22, r2
    8570:	29 8d       	ldd	r18, Y+25	; 0x19
    8572:	3a 8d       	ldd	r19, Y+26	; 0x1a
    8574:	4b 8d       	ldd	r20, Y+27	; 0x1b
    8576:	5c 8d       	ldd	r21, Y+28	; 0x1c
    8578:	0e 94 65 4a 	call	0x94ca	; 0x94ca <__mulsi3>
    857c:	9b 01       	movw	r18, r22
    857e:	ac 01       	movw	r20, r24
    8580:	a6 0c       	add	r10, r6
    8582:	b7 1c       	adc	r11, r7
    8584:	c8 1c       	adc	r12, r8
    8586:	d9 1c       	adc	r13, r9
    8588:	29 a0       	ldd	r2, Y+33	; 0x21
    858a:	3a a0       	ldd	r3, Y+34	; 0x22
    858c:	4b a0       	ldd	r4, Y+35	; 0x23
    858e:	5c a0       	ldd	r5, Y+36	; 0x24
    8590:	c2 01       	movw	r24, r4
    8592:	aa 27       	eor	r26, r26
    8594:	bb 27       	eor	r27, r27
    8596:	a8 0e       	add	r10, r24
    8598:	b9 1e       	adc	r11, r25
    859a:	ca 1e       	adc	r12, r26
    859c:	db 1e       	adc	r13, r27
    859e:	a6 14       	cp	r10, r6
    85a0:	b7 04       	cpc	r11, r7
    85a2:	c8 04       	cpc	r12, r8
    85a4:	d9 04       	cpc	r13, r9
    85a6:	20 f4       	brcc	.+8      	; 0x85b0 <__udivdi3+0xbde>
    85a8:	20 50       	subi	r18, 0x00	; 0
    85aa:	30 40       	sbci	r19, 0x00	; 0
    85ac:	4f 4f       	sbci	r20, 0xFF	; 255
    85ae:	5f 4f       	sbci	r21, 0xFF	; 255
    85b0:	c6 01       	movw	r24, r12
    85b2:	aa 27       	eor	r26, r26
    85b4:	bb 27       	eor	r27, r27
    85b6:	82 0f       	add	r24, r18
    85b8:	93 1f       	adc	r25, r19
    85ba:	a4 1f       	adc	r26, r20
    85bc:	b5 1f       	adc	r27, r21
    85be:	2d 8d       	ldd	r18, Y+29	; 0x1d
    85c0:	3e 8d       	ldd	r19, Y+30	; 0x1e
    85c2:	4f 8d       	ldd	r20, Y+31	; 0x1f
    85c4:	58 a1       	ldd	r21, Y+32	; 0x20
    85c6:	28 17       	cp	r18, r24
    85c8:	39 07       	cpc	r19, r25
    85ca:	4a 07       	cpc	r20, r26
    85cc:	5b 07       	cpc	r21, r27
    85ce:	18 f1       	brcs	.+70     	; 0x8616 <__udivdi3+0xc44>
    85d0:	82 17       	cp	r24, r18
    85d2:	93 07       	cpc	r25, r19
    85d4:	a4 07       	cpc	r26, r20
    85d6:	b5 07       	cpc	r27, r21
    85d8:	a1 f5       	brne	.+104    	; 0x8642 <__udivdi3+0xc70>
    85da:	65 01       	movw	r12, r10
    85dc:	bb 24       	eor	r11, r11
    85de:	aa 24       	eor	r10, r10
    85e0:	89 a1       	ldd	r24, Y+33	; 0x21
    85e2:	9a a1       	ldd	r25, Y+34	; 0x22
    85e4:	ab a1       	ldd	r26, Y+35	; 0x23
    85e6:	bc a1       	ldd	r27, Y+36	; 0x24
    85e8:	a0 70       	andi	r26, 0x00	; 0
    85ea:	b0 70       	andi	r27, 0x00	; 0
    85ec:	a8 0e       	add	r10, r24
    85ee:	b9 1e       	adc	r11, r25
    85f0:	ca 1e       	adc	r12, r26
    85f2:	db 1e       	adc	r13, r27
    85f4:	8d a1       	ldd	r24, Y+37	; 0x25
    85f6:	9e a1       	ldd	r25, Y+38	; 0x26
    85f8:	af a1       	ldd	r26, Y+39	; 0x27
    85fa:	b8 a5       	ldd	r27, Y+40	; 0x28
    85fc:	09 a4       	ldd	r0, Y+41	; 0x29
    85fe:	04 c0       	rjmp	.+8      	; 0x8608 <__udivdi3+0xc36>
    8600:	88 0f       	add	r24, r24
    8602:	99 1f       	adc	r25, r25
    8604:	aa 1f       	adc	r26, r26
    8606:	bb 1f       	adc	r27, r27
    8608:	0a 94       	dec	r0
    860a:	d2 f7       	brpl	.-12     	; 0x8600 <__udivdi3+0xc2e>
    860c:	8a 15       	cp	r24, r10
    860e:	9b 05       	cpc	r25, r11
    8610:	ac 05       	cpc	r26, r12
    8612:	bd 05       	cpc	r27, r13
    8614:	b0 f4       	brcc	.+44     	; 0x8642 <__udivdi3+0xc70>
    8616:	08 94       	sec
    8618:	e1 08       	sbc	r14, r1
    861a:	f1 08       	sbc	r15, r1
    861c:	01 09       	sbc	r16, r1
    861e:	11 09       	sbc	r17, r1
    8620:	10 c0       	rjmp	.+32     	; 0x8642 <__udivdi3+0xc70>
    8622:	aa 24       	eor	r10, r10
    8624:	bb 24       	eor	r11, r11
    8626:	65 01       	movw	r12, r10
    8628:	ee 24       	eor	r14, r14
    862a:	ff 24       	eor	r15, r15
    862c:	87 01       	movw	r16, r14
    862e:	0c c0       	rjmp	.+24     	; 0x8648 <__udivdi3+0xc76>
    8630:	aa 24       	eor	r10, r10
    8632:	bb 24       	eor	r11, r11
    8634:	65 01       	movw	r12, r10
    8636:	81 e0       	ldi	r24, 0x01	; 1
    8638:	e8 2e       	mov	r14, r24
    863a:	f1 2c       	mov	r15, r1
    863c:	01 2d       	mov	r16, r1
    863e:	11 2d       	mov	r17, r1
    8640:	03 c0       	rjmp	.+6      	; 0x8648 <__udivdi3+0xc76>
    8642:	aa 24       	eor	r10, r10
    8644:	bb 24       	eor	r11, r11
    8646:	65 01       	movw	r12, r10
    8648:	fe 01       	movw	r30, r28
    864a:	71 96       	adiw	r30, 0x11	; 17
    864c:	88 e0       	ldi	r24, 0x08	; 8
    864e:	df 01       	movw	r26, r30
    8650:	1d 92       	st	X+, r1
    8652:	8a 95       	dec	r24
    8654:	e9 f7       	brne	.-6      	; 0x8650 <__udivdi3+0xc7e>
    8656:	e9 8a       	std	Y+17, r14	; 0x11
    8658:	fa 8a       	std	Y+18, r15	; 0x12
    865a:	0b 8b       	std	Y+19, r16	; 0x13
    865c:	1c 8b       	std	Y+20, r17	; 0x14
    865e:	ad 8a       	std	Y+21, r10	; 0x15
    8660:	be 8a       	std	Y+22, r11	; 0x16
    8662:	cf 8a       	std	Y+23, r12	; 0x17
    8664:	d8 8e       	std	Y+24, r13	; 0x18
    8666:	2e 2d       	mov	r18, r14
    8668:	3a 89       	ldd	r19, Y+18	; 0x12
    866a:	4b 89       	ldd	r20, Y+19	; 0x13
    866c:	5c 89       	ldd	r21, Y+20	; 0x14
    866e:	6a 2d       	mov	r22, r10
    8670:	7e 89       	ldd	r23, Y+22	; 0x16
    8672:	8f 89       	ldd	r24, Y+23	; 0x17
    8674:	98 8d       	ldd	r25, Y+24	; 0x18
    8676:	e8 96       	adiw	r28, 0x38	; 56
    8678:	e2 e1       	ldi	r30, 0x12	; 18
    867a:	0c 94 d6 4a 	jmp	0x95ac	; 0x95ac <__epilogue_restores__>

0000867e <vfprintf>:
    867e:	2f 92       	push	r2
    8680:	3f 92       	push	r3
    8682:	4f 92       	push	r4
    8684:	5f 92       	push	r5
    8686:	6f 92       	push	r6
    8688:	7f 92       	push	r7
    868a:	8f 92       	push	r8
    868c:	9f 92       	push	r9
    868e:	af 92       	push	r10
    8690:	bf 92       	push	r11
    8692:	cf 92       	push	r12
    8694:	df 92       	push	r13
    8696:	ef 92       	push	r14
    8698:	ff 92       	push	r15
    869a:	0f 93       	push	r16
    869c:	1f 93       	push	r17
    869e:	df 93       	push	r29
    86a0:	cf 93       	push	r28
    86a2:	cd b7       	in	r28, 0x3d	; 61
    86a4:	de b7       	in	r29, 0x3e	; 62
    86a6:	63 97       	sbiw	r28, 0x13	; 19
    86a8:	0f b6       	in	r0, 0x3f	; 63
    86aa:	f8 94       	cli
    86ac:	de bf       	out	0x3e, r29	; 62
    86ae:	0f be       	out	0x3f, r0	; 63
    86b0:	cd bf       	out	0x3d, r28	; 61
    86b2:	6c 01       	movw	r12, r24
    86b4:	7f 87       	std	Y+15, r23	; 0x0f
    86b6:	6e 87       	std	Y+14, r22	; 0x0e
    86b8:	fc 01       	movw	r30, r24
    86ba:	17 82       	std	Z+7, r1	; 0x07
    86bc:	16 82       	std	Z+6, r1	; 0x06
    86be:	83 81       	ldd	r24, Z+3	; 0x03
    86c0:	81 fd       	sbrc	r24, 1
    86c2:	04 c0       	rjmp	.+8      	; 0x86cc <vfprintf+0x4e>
    86c4:	6f c3       	rjmp	.+1758   	; 0x8da4 <vfprintf+0x726>
    86c6:	4c 85       	ldd	r20, Y+12	; 0x0c
    86c8:	5d 85       	ldd	r21, Y+13	; 0x0d
    86ca:	04 c0       	rjmp	.+8      	; 0x86d4 <vfprintf+0x56>
    86cc:	1e 01       	movw	r2, r28
    86ce:	08 94       	sec
    86d0:	21 1c       	adc	r2, r1
    86d2:	31 1c       	adc	r3, r1
    86d4:	f6 01       	movw	r30, r12
    86d6:	93 81       	ldd	r25, Z+3	; 0x03
    86d8:	ee 85       	ldd	r30, Y+14	; 0x0e
    86da:	ff 85       	ldd	r31, Y+15	; 0x0f
    86dc:	93 fd       	sbrc	r25, 3
    86de:	85 91       	lpm	r24, Z+
    86e0:	93 ff       	sbrs	r25, 3
    86e2:	81 91       	ld	r24, Z+
    86e4:	ff 87       	std	Y+15, r31	; 0x0f
    86e6:	ee 87       	std	Y+14, r30	; 0x0e
    86e8:	88 23       	and	r24, r24
    86ea:	09 f4       	brne	.+2      	; 0x86ee <vfprintf+0x70>
    86ec:	57 c3       	rjmp	.+1710   	; 0x8d9c <vfprintf+0x71e>
    86ee:	85 32       	cpi	r24, 0x25	; 37
    86f0:	41 f4       	brne	.+16     	; 0x8702 <vfprintf+0x84>
    86f2:	93 fd       	sbrc	r25, 3
    86f4:	85 91       	lpm	r24, Z+
    86f6:	93 ff       	sbrs	r25, 3
    86f8:	81 91       	ld	r24, Z+
    86fa:	ff 87       	std	Y+15, r31	; 0x0f
    86fc:	ee 87       	std	Y+14, r30	; 0x0e
    86fe:	85 32       	cpi	r24, 0x25	; 37
    8700:	59 f4       	brne	.+22     	; 0x8718 <vfprintf+0x9a>
    8702:	90 e0       	ldi	r25, 0x00	; 0
    8704:	b6 01       	movw	r22, r12
    8706:	4a 8b       	std	Y+18, r20	; 0x12
    8708:	5b 8b       	std	Y+19, r21	; 0x13
    870a:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    870e:	4a 89       	ldd	r20, Y+18	; 0x12
    8710:	5b 89       	ldd	r21, Y+19	; 0x13
    8712:	5d 87       	std	Y+13, r21	; 0x0d
    8714:	4c 87       	std	Y+12, r20	; 0x0c
    8716:	d7 cf       	rjmp	.-82     	; 0x86c6 <vfprintf+0x48>
    8718:	10 e0       	ldi	r17, 0x00	; 0
    871a:	ff 24       	eor	r15, r15
    871c:	00 e0       	ldi	r16, 0x00	; 0
    871e:	00 32       	cpi	r16, 0x20	; 32
    8720:	b0 f4       	brcc	.+44     	; 0x874e <vfprintf+0xd0>
    8722:	8b 32       	cpi	r24, 0x2B	; 43
    8724:	69 f0       	breq	.+26     	; 0x8740 <vfprintf+0xc2>
    8726:	8c 32       	cpi	r24, 0x2C	; 44
    8728:	28 f4       	brcc	.+10     	; 0x8734 <vfprintf+0xb6>
    872a:	80 32       	cpi	r24, 0x20	; 32
    872c:	51 f0       	breq	.+20     	; 0x8742 <vfprintf+0xc4>
    872e:	83 32       	cpi	r24, 0x23	; 35
    8730:	71 f4       	brne	.+28     	; 0x874e <vfprintf+0xd0>
    8732:	0b c0       	rjmp	.+22     	; 0x874a <vfprintf+0xcc>
    8734:	8d 32       	cpi	r24, 0x2D	; 45
    8736:	39 f0       	breq	.+14     	; 0x8746 <vfprintf+0xc8>
    8738:	80 33       	cpi	r24, 0x30	; 48
    873a:	49 f4       	brne	.+18     	; 0x874e <vfprintf+0xd0>
    873c:	01 60       	ori	r16, 0x01	; 1
    873e:	2c c0       	rjmp	.+88     	; 0x8798 <vfprintf+0x11a>
    8740:	02 60       	ori	r16, 0x02	; 2
    8742:	04 60       	ori	r16, 0x04	; 4
    8744:	29 c0       	rjmp	.+82     	; 0x8798 <vfprintf+0x11a>
    8746:	08 60       	ori	r16, 0x08	; 8
    8748:	27 c0       	rjmp	.+78     	; 0x8798 <vfprintf+0x11a>
    874a:	00 61       	ori	r16, 0x10	; 16
    874c:	25 c0       	rjmp	.+74     	; 0x8798 <vfprintf+0x11a>
    874e:	07 fd       	sbrc	r16, 7
    8750:	2e c0       	rjmp	.+92     	; 0x87ae <vfprintf+0x130>
    8752:	28 2f       	mov	r18, r24
    8754:	20 53       	subi	r18, 0x30	; 48
    8756:	2a 30       	cpi	r18, 0x0A	; 10
    8758:	98 f4       	brcc	.+38     	; 0x8780 <vfprintf+0x102>
    875a:	06 ff       	sbrs	r16, 6
    875c:	08 c0       	rjmp	.+16     	; 0x876e <vfprintf+0xf0>
    875e:	81 2f       	mov	r24, r17
    8760:	88 0f       	add	r24, r24
    8762:	18 2f       	mov	r17, r24
    8764:	11 0f       	add	r17, r17
    8766:	11 0f       	add	r17, r17
    8768:	18 0f       	add	r17, r24
    876a:	12 0f       	add	r17, r18
    876c:	15 c0       	rjmp	.+42     	; 0x8798 <vfprintf+0x11a>
    876e:	8f 2d       	mov	r24, r15
    8770:	88 0f       	add	r24, r24
    8772:	f8 2e       	mov	r15, r24
    8774:	ff 0c       	add	r15, r15
    8776:	ff 0c       	add	r15, r15
    8778:	f8 0e       	add	r15, r24
    877a:	f2 0e       	add	r15, r18
    877c:	00 62       	ori	r16, 0x20	; 32
    877e:	0c c0       	rjmp	.+24     	; 0x8798 <vfprintf+0x11a>
    8780:	8e 32       	cpi	r24, 0x2E	; 46
    8782:	21 f4       	brne	.+8      	; 0x878c <vfprintf+0x10e>
    8784:	06 fd       	sbrc	r16, 6
    8786:	0a c3       	rjmp	.+1556   	; 0x8d9c <vfprintf+0x71e>
    8788:	00 64       	ori	r16, 0x40	; 64
    878a:	06 c0       	rjmp	.+12     	; 0x8798 <vfprintf+0x11a>
    878c:	8c 36       	cpi	r24, 0x6C	; 108
    878e:	11 f4       	brne	.+4      	; 0x8794 <vfprintf+0x116>
    8790:	00 68       	ori	r16, 0x80	; 128
    8792:	02 c0       	rjmp	.+4      	; 0x8798 <vfprintf+0x11a>
    8794:	88 36       	cpi	r24, 0x68	; 104
    8796:	59 f4       	brne	.+22     	; 0x87ae <vfprintf+0x130>
    8798:	ee 85       	ldd	r30, Y+14	; 0x0e
    879a:	ff 85       	ldd	r31, Y+15	; 0x0f
    879c:	93 fd       	sbrc	r25, 3
    879e:	85 91       	lpm	r24, Z+
    87a0:	93 ff       	sbrs	r25, 3
    87a2:	81 91       	ld	r24, Z+
    87a4:	ff 87       	std	Y+15, r31	; 0x0f
    87a6:	ee 87       	std	Y+14, r30	; 0x0e
    87a8:	88 23       	and	r24, r24
    87aa:	09 f0       	breq	.+2      	; 0x87ae <vfprintf+0x130>
    87ac:	b8 cf       	rjmp	.-144    	; 0x871e <vfprintf+0xa0>
    87ae:	98 2f       	mov	r25, r24
    87b0:	95 54       	subi	r25, 0x45	; 69
    87b2:	93 30       	cpi	r25, 0x03	; 3
    87b4:	18 f4       	brcc	.+6      	; 0x87bc <vfprintf+0x13e>
    87b6:	00 61       	ori	r16, 0x10	; 16
    87b8:	80 5e       	subi	r24, 0xE0	; 224
    87ba:	06 c0       	rjmp	.+12     	; 0x87c8 <vfprintf+0x14a>
    87bc:	98 2f       	mov	r25, r24
    87be:	95 56       	subi	r25, 0x65	; 101
    87c0:	93 30       	cpi	r25, 0x03	; 3
    87c2:	08 f0       	brcs	.+2      	; 0x87c6 <vfprintf+0x148>
    87c4:	9b c1       	rjmp	.+822    	; 0x8afc <vfprintf+0x47e>
    87c6:	0f 7e       	andi	r16, 0xEF	; 239
    87c8:	06 ff       	sbrs	r16, 6
    87ca:	16 e0       	ldi	r17, 0x06	; 6
    87cc:	6f e3       	ldi	r22, 0x3F	; 63
    87ce:	e6 2e       	mov	r14, r22
    87d0:	e0 22       	and	r14, r16
    87d2:	85 36       	cpi	r24, 0x65	; 101
    87d4:	19 f4       	brne	.+6      	; 0x87dc <vfprintf+0x15e>
    87d6:	f0 e4       	ldi	r31, 0x40	; 64
    87d8:	ef 2a       	or	r14, r31
    87da:	07 c0       	rjmp	.+14     	; 0x87ea <vfprintf+0x16c>
    87dc:	86 36       	cpi	r24, 0x66	; 102
    87de:	19 f4       	brne	.+6      	; 0x87e6 <vfprintf+0x168>
    87e0:	20 e8       	ldi	r18, 0x80	; 128
    87e2:	e2 2a       	or	r14, r18
    87e4:	02 c0       	rjmp	.+4      	; 0x87ea <vfprintf+0x16c>
    87e6:	11 11       	cpse	r17, r1
    87e8:	11 50       	subi	r17, 0x01	; 1
    87ea:	e7 fe       	sbrs	r14, 7
    87ec:	06 c0       	rjmp	.+12     	; 0x87fa <vfprintf+0x17c>
    87ee:	1c 33       	cpi	r17, 0x3C	; 60
    87f0:	40 f4       	brcc	.+16     	; 0x8802 <vfprintf+0x184>
    87f2:	91 2e       	mov	r9, r17
    87f4:	93 94       	inc	r9
    87f6:	27 e0       	ldi	r18, 0x07	; 7
    87f8:	0b c0       	rjmp	.+22     	; 0x8810 <vfprintf+0x192>
    87fa:	18 30       	cpi	r17, 0x08	; 8
    87fc:	30 f4       	brcc	.+12     	; 0x880a <vfprintf+0x18c>
    87fe:	21 2f       	mov	r18, r17
    8800:	06 c0       	rjmp	.+12     	; 0x880e <vfprintf+0x190>
    8802:	27 e0       	ldi	r18, 0x07	; 7
    8804:	3c e3       	ldi	r19, 0x3C	; 60
    8806:	93 2e       	mov	r9, r19
    8808:	03 c0       	rjmp	.+6      	; 0x8810 <vfprintf+0x192>
    880a:	27 e0       	ldi	r18, 0x07	; 7
    880c:	17 e0       	ldi	r17, 0x07	; 7
    880e:	99 24       	eor	r9, r9
    8810:	ca 01       	movw	r24, r20
    8812:	04 96       	adiw	r24, 0x04	; 4
    8814:	9d 87       	std	Y+13, r25	; 0x0d
    8816:	8c 87       	std	Y+12, r24	; 0x0c
    8818:	fa 01       	movw	r30, r20
    881a:	60 81       	ld	r22, Z
    881c:	71 81       	ldd	r23, Z+1	; 0x01
    881e:	82 81       	ldd	r24, Z+2	; 0x02
    8820:	93 81       	ldd	r25, Z+3	; 0x03
    8822:	a1 01       	movw	r20, r2
    8824:	09 2d       	mov	r16, r9
    8826:	0e 94 f1 4a 	call	0x95e2	; 0x95e2 <__ftoa_engine>
    882a:	5c 01       	movw	r10, r24
    882c:	69 80       	ldd	r6, Y+1	; 0x01
    882e:	26 2d       	mov	r18, r6
    8830:	30 e0       	ldi	r19, 0x00	; 0
    8832:	39 8b       	std	Y+17, r19	; 0x11
    8834:	28 8b       	std	Y+16, r18	; 0x10
    8836:	60 fe       	sbrs	r6, 0
    8838:	03 c0       	rjmp	.+6      	; 0x8840 <vfprintf+0x1c2>
    883a:	38 89       	ldd	r19, Y+16	; 0x10
    883c:	33 ff       	sbrs	r19, 3
    883e:	06 c0       	rjmp	.+12     	; 0x884c <vfprintf+0x1ce>
    8840:	e1 fc       	sbrc	r14, 1
    8842:	06 c0       	rjmp	.+12     	; 0x8850 <vfprintf+0x1d2>
    8844:	e2 fe       	sbrs	r14, 2
    8846:	06 c0       	rjmp	.+12     	; 0x8854 <vfprintf+0x1d6>
    8848:	00 e2       	ldi	r16, 0x20	; 32
    884a:	05 c0       	rjmp	.+10     	; 0x8856 <vfprintf+0x1d8>
    884c:	0d e2       	ldi	r16, 0x2D	; 45
    884e:	03 c0       	rjmp	.+6      	; 0x8856 <vfprintf+0x1d8>
    8850:	0b e2       	ldi	r16, 0x2B	; 43
    8852:	01 c0       	rjmp	.+2      	; 0x8856 <vfprintf+0x1d8>
    8854:	00 e0       	ldi	r16, 0x00	; 0
    8856:	88 89       	ldd	r24, Y+16	; 0x10
    8858:	99 89       	ldd	r25, Y+17	; 0x11
    885a:	8c 70       	andi	r24, 0x0C	; 12
    885c:	90 70       	andi	r25, 0x00	; 0
    885e:	00 97       	sbiw	r24, 0x00	; 0
    8860:	c1 f1       	breq	.+112    	; 0x88d2 <vfprintf+0x254>
    8862:	00 23       	and	r16, r16
    8864:	11 f0       	breq	.+4      	; 0x886a <vfprintf+0x1ec>
    8866:	84 e0       	ldi	r24, 0x04	; 4
    8868:	01 c0       	rjmp	.+2      	; 0x886c <vfprintf+0x1ee>
    886a:	83 e0       	ldi	r24, 0x03	; 3
    886c:	8f 15       	cp	r24, r15
    886e:	58 f4       	brcc	.+22     	; 0x8886 <vfprintf+0x208>
    8870:	f8 1a       	sub	r15, r24
    8872:	e3 fc       	sbrc	r14, 3
    8874:	09 c0       	rjmp	.+18     	; 0x8888 <vfprintf+0x20a>
    8876:	80 e2       	ldi	r24, 0x20	; 32
    8878:	90 e0       	ldi	r25, 0x00	; 0
    887a:	b6 01       	movw	r22, r12
    887c:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8880:	fa 94       	dec	r15
    8882:	c9 f7       	brne	.-14     	; 0x8876 <vfprintf+0x1f8>
    8884:	01 c0       	rjmp	.+2      	; 0x8888 <vfprintf+0x20a>
    8886:	ff 24       	eor	r15, r15
    8888:	00 23       	and	r16, r16
    888a:	29 f0       	breq	.+10     	; 0x8896 <vfprintf+0x218>
    888c:	80 2f       	mov	r24, r16
    888e:	90 e0       	ldi	r25, 0x00	; 0
    8890:	b6 01       	movw	r22, r12
    8892:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8896:	88 89       	ldd	r24, Y+16	; 0x10
    8898:	83 fd       	sbrc	r24, 3
    889a:	03 c0       	rjmp	.+6      	; 0x88a2 <vfprintf+0x224>
    889c:	05 ec       	ldi	r16, 0xC5	; 197
    889e:	19 e0       	ldi	r17, 0x09	; 9
    88a0:	0e c0       	rjmp	.+28     	; 0x88be <vfprintf+0x240>
    88a2:	01 ec       	ldi	r16, 0xC1	; 193
    88a4:	19 e0       	ldi	r17, 0x09	; 9
    88a6:	0b c0       	rjmp	.+22     	; 0x88be <vfprintf+0x240>
    88a8:	a1 14       	cp	r10, r1
    88aa:	b1 04       	cpc	r11, r1
    88ac:	09 f0       	breq	.+2      	; 0x88b0 <vfprintf+0x232>
    88ae:	80 52       	subi	r24, 0x20	; 32
    88b0:	90 e0       	ldi	r25, 0x00	; 0
    88b2:	b6 01       	movw	r22, r12
    88b4:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    88b8:	0f 5f       	subi	r16, 0xFF	; 255
    88ba:	1f 4f       	sbci	r17, 0xFF	; 255
    88bc:	05 c0       	rjmp	.+10     	; 0x88c8 <vfprintf+0x24a>
    88be:	ae 2c       	mov	r10, r14
    88c0:	bb 24       	eor	r11, r11
    88c2:	90 e1       	ldi	r25, 0x10	; 16
    88c4:	a9 22       	and	r10, r25
    88c6:	bb 24       	eor	r11, r11
    88c8:	f8 01       	movw	r30, r16
    88ca:	84 91       	lpm	r24, Z+
    88cc:	88 23       	and	r24, r24
    88ce:	61 f7       	brne	.-40     	; 0x88a8 <vfprintf+0x22a>
    88d0:	62 c2       	rjmp	.+1220   	; 0x8d96 <vfprintf+0x718>
    88d2:	e7 fe       	sbrs	r14, 7
    88d4:	0e c0       	rjmp	.+28     	; 0x88f2 <vfprintf+0x274>
    88d6:	9a 0c       	add	r9, r10
    88d8:	f8 89       	ldd	r31, Y+16	; 0x10
    88da:	f4 ff       	sbrs	r31, 4
    88dc:	04 c0       	rjmp	.+8      	; 0x88e6 <vfprintf+0x268>
    88de:	8a 81       	ldd	r24, Y+2	; 0x02
    88e0:	81 33       	cpi	r24, 0x31	; 49
    88e2:	09 f4       	brne	.+2      	; 0x88e6 <vfprintf+0x268>
    88e4:	9a 94       	dec	r9
    88e6:	19 14       	cp	r1, r9
    88e8:	54 f5       	brge	.+84     	; 0x893e <vfprintf+0x2c0>
    88ea:	29 2d       	mov	r18, r9
    88ec:	29 30       	cpi	r18, 0x09	; 9
    88ee:	50 f5       	brcc	.+84     	; 0x8944 <vfprintf+0x2c6>
    88f0:	2d c0       	rjmp	.+90     	; 0x894c <vfprintf+0x2ce>
    88f2:	e6 fc       	sbrc	r14, 6
    88f4:	2b c0       	rjmp	.+86     	; 0x894c <vfprintf+0x2ce>
    88f6:	81 2f       	mov	r24, r17
    88f8:	90 e0       	ldi	r25, 0x00	; 0
    88fa:	8a 15       	cp	r24, r10
    88fc:	9b 05       	cpc	r25, r11
    88fe:	4c f0       	brlt	.+18     	; 0x8912 <vfprintf+0x294>
    8900:	3c ef       	ldi	r19, 0xFC	; 252
    8902:	a3 16       	cp	r10, r19
    8904:	3f ef       	ldi	r19, 0xFF	; 255
    8906:	b3 06       	cpc	r11, r19
    8908:	24 f0       	brlt	.+8      	; 0x8912 <vfprintf+0x294>
    890a:	80 e8       	ldi	r24, 0x80	; 128
    890c:	e8 2a       	or	r14, r24
    890e:	01 c0       	rjmp	.+2      	; 0x8912 <vfprintf+0x294>
    8910:	11 50       	subi	r17, 0x01	; 1
    8912:	11 23       	and	r17, r17
    8914:	49 f0       	breq	.+18     	; 0x8928 <vfprintf+0x2aa>
    8916:	e2 e0       	ldi	r30, 0x02	; 2
    8918:	f0 e0       	ldi	r31, 0x00	; 0
    891a:	ec 0f       	add	r30, r28
    891c:	fd 1f       	adc	r31, r29
    891e:	e1 0f       	add	r30, r17
    8920:	f1 1d       	adc	r31, r1
    8922:	80 81       	ld	r24, Z
    8924:	80 33       	cpi	r24, 0x30	; 48
    8926:	a1 f3       	breq	.-24     	; 0x8910 <vfprintf+0x292>
    8928:	e7 fe       	sbrs	r14, 7
    892a:	10 c0       	rjmp	.+32     	; 0x894c <vfprintf+0x2ce>
    892c:	91 2e       	mov	r9, r17
    892e:	93 94       	inc	r9
    8930:	81 2f       	mov	r24, r17
    8932:	90 e0       	ldi	r25, 0x00	; 0
    8934:	a8 16       	cp	r10, r24
    8936:	b9 06       	cpc	r11, r25
    8938:	44 f4       	brge	.+16     	; 0x894a <vfprintf+0x2cc>
    893a:	1a 19       	sub	r17, r10
    893c:	07 c0       	rjmp	.+14     	; 0x894c <vfprintf+0x2ce>
    893e:	99 24       	eor	r9, r9
    8940:	93 94       	inc	r9
    8942:	04 c0       	rjmp	.+8      	; 0x894c <vfprintf+0x2ce>
    8944:	98 e0       	ldi	r25, 0x08	; 8
    8946:	99 2e       	mov	r9, r25
    8948:	01 c0       	rjmp	.+2      	; 0x894c <vfprintf+0x2ce>
    894a:	10 e0       	ldi	r17, 0x00	; 0
    894c:	e7 fe       	sbrs	r14, 7
    894e:	07 c0       	rjmp	.+14     	; 0x895e <vfprintf+0x2e0>
    8950:	1a 14       	cp	r1, r10
    8952:	1b 04       	cpc	r1, r11
    8954:	3c f4       	brge	.+14     	; 0x8964 <vfprintf+0x2e6>
    8956:	95 01       	movw	r18, r10
    8958:	2f 5f       	subi	r18, 0xFF	; 255
    895a:	3f 4f       	sbci	r19, 0xFF	; 255
    895c:	05 c0       	rjmp	.+10     	; 0x8968 <vfprintf+0x2ea>
    895e:	25 e0       	ldi	r18, 0x05	; 5
    8960:	30 e0       	ldi	r19, 0x00	; 0
    8962:	02 c0       	rjmp	.+4      	; 0x8968 <vfprintf+0x2ea>
    8964:	21 e0       	ldi	r18, 0x01	; 1
    8966:	30 e0       	ldi	r19, 0x00	; 0
    8968:	00 23       	and	r16, r16
    896a:	11 f0       	breq	.+4      	; 0x8970 <vfprintf+0x2f2>
    896c:	2f 5f       	subi	r18, 0xFF	; 255
    896e:	3f 4f       	sbci	r19, 0xFF	; 255
    8970:	11 23       	and	r17, r17
    8972:	29 f0       	breq	.+10     	; 0x897e <vfprintf+0x300>
    8974:	81 2f       	mov	r24, r17
    8976:	90 e0       	ldi	r25, 0x00	; 0
    8978:	01 96       	adiw	r24, 0x01	; 1
    897a:	28 0f       	add	r18, r24
    897c:	39 1f       	adc	r19, r25
    897e:	8f 2d       	mov	r24, r15
    8980:	90 e0       	ldi	r25, 0x00	; 0
    8982:	28 17       	cp	r18, r24
    8984:	39 07       	cpc	r19, r25
    8986:	14 f4       	brge	.+4      	; 0x898c <vfprintf+0x30e>
    8988:	f2 1a       	sub	r15, r18
    898a:	01 c0       	rjmp	.+2      	; 0x898e <vfprintf+0x310>
    898c:	ff 24       	eor	r15, r15
    898e:	4e 2c       	mov	r4, r14
    8990:	55 24       	eor	r5, r5
    8992:	c2 01       	movw	r24, r4
    8994:	89 70       	andi	r24, 0x09	; 9
    8996:	90 70       	andi	r25, 0x00	; 0
    8998:	00 97       	sbiw	r24, 0x00	; 0
    899a:	49 f4       	brne	.+18     	; 0x89ae <vfprintf+0x330>
    899c:	06 c0       	rjmp	.+12     	; 0x89aa <vfprintf+0x32c>
    899e:	80 e2       	ldi	r24, 0x20	; 32
    89a0:	90 e0       	ldi	r25, 0x00	; 0
    89a2:	b6 01       	movw	r22, r12
    89a4:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    89a8:	fa 94       	dec	r15
    89aa:	ff 20       	and	r15, r15
    89ac:	c1 f7       	brne	.-16     	; 0x899e <vfprintf+0x320>
    89ae:	00 23       	and	r16, r16
    89b0:	29 f0       	breq	.+10     	; 0x89bc <vfprintf+0x33e>
    89b2:	80 2f       	mov	r24, r16
    89b4:	90 e0       	ldi	r25, 0x00	; 0
    89b6:	b6 01       	movw	r22, r12
    89b8:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    89bc:	43 fc       	sbrc	r4, 3
    89be:	09 c0       	rjmp	.+18     	; 0x89d2 <vfprintf+0x354>
    89c0:	06 c0       	rjmp	.+12     	; 0x89ce <vfprintf+0x350>
    89c2:	80 e3       	ldi	r24, 0x30	; 48
    89c4:	90 e0       	ldi	r25, 0x00	; 0
    89c6:	b6 01       	movw	r22, r12
    89c8:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    89cc:	fa 94       	dec	r15
    89ce:	ff 20       	and	r15, r15
    89d0:	c1 f7       	brne	.-16     	; 0x89c2 <vfprintf+0x344>
    89d2:	e7 fe       	sbrs	r14, 7
    89d4:	46 c0       	rjmp	.+140    	; 0x8a62 <vfprintf+0x3e4>
    89d6:	35 01       	movw	r6, r10
    89d8:	b7 fe       	sbrs	r11, 7
    89da:	02 c0       	rjmp	.+4      	; 0x89e0 <vfprintf+0x362>
    89dc:	66 24       	eor	r6, r6
    89de:	77 24       	eor	r7, r7
    89e0:	25 01       	movw	r4, r10
    89e2:	08 94       	sec
    89e4:	41 1c       	adc	r4, r1
    89e6:	51 1c       	adc	r5, r1
    89e8:	46 18       	sub	r4, r6
    89ea:	57 08       	sbc	r5, r7
    89ec:	42 0c       	add	r4, r2
    89ee:	53 1c       	adc	r5, r3
    89f0:	f5 01       	movw	r30, r10
    89f2:	e9 19       	sub	r30, r9
    89f4:	f1 09       	sbc	r31, r1
    89f6:	4f 01       	movw	r8, r30
    89f8:	81 2f       	mov	r24, r17
    89fa:	90 e0       	ldi	r25, 0x00	; 0
    89fc:	00 27       	eor	r16, r16
    89fe:	11 27       	eor	r17, r17
    8a00:	08 1b       	sub	r16, r24
    8a02:	19 0b       	sbc	r17, r25
    8a04:	ff ef       	ldi	r31, 0xFF	; 255
    8a06:	6f 16       	cp	r6, r31
    8a08:	ff ef       	ldi	r31, 0xFF	; 255
    8a0a:	7f 06       	cpc	r7, r31
    8a0c:	29 f4       	brne	.+10     	; 0x8a18 <vfprintf+0x39a>
    8a0e:	8e e2       	ldi	r24, 0x2E	; 46
    8a10:	90 e0       	ldi	r25, 0x00	; 0
    8a12:	b6 01       	movw	r22, r12
    8a14:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8a18:	a6 14       	cp	r10, r6
    8a1a:	b7 04       	cpc	r11, r7
    8a1c:	34 f0       	brlt	.+12     	; 0x8a2a <vfprintf+0x3ac>
    8a1e:	86 14       	cp	r8, r6
    8a20:	97 04       	cpc	r9, r7
    8a22:	1c f4       	brge	.+6      	; 0x8a2a <vfprintf+0x3ac>
    8a24:	f2 01       	movw	r30, r4
    8a26:	80 81       	ld	r24, Z
    8a28:	01 c0       	rjmp	.+2      	; 0x8a2c <vfprintf+0x3ae>
    8a2a:	80 e3       	ldi	r24, 0x30	; 48
    8a2c:	08 94       	sec
    8a2e:	61 08       	sbc	r6, r1
    8a30:	71 08       	sbc	r7, r1
    8a32:	08 94       	sec
    8a34:	41 1c       	adc	r4, r1
    8a36:	51 1c       	adc	r5, r1
    8a38:	60 16       	cp	r6, r16
    8a3a:	71 06       	cpc	r7, r17
    8a3c:	2c f0       	brlt	.+10     	; 0x8a48 <vfprintf+0x3ca>
    8a3e:	90 e0       	ldi	r25, 0x00	; 0
    8a40:	b6 01       	movw	r22, r12
    8a42:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8a46:	de cf       	rjmp	.-68     	; 0x8a04 <vfprintf+0x386>
    8a48:	6a 14       	cp	r6, r10
    8a4a:	7b 04       	cpc	r7, r11
    8a4c:	41 f4       	brne	.+16     	; 0x8a5e <vfprintf+0x3e0>
    8a4e:	9a 81       	ldd	r25, Y+2	; 0x02
    8a50:	96 33       	cpi	r25, 0x36	; 54
    8a52:	20 f4       	brcc	.+8      	; 0x8a5c <vfprintf+0x3de>
    8a54:	95 33       	cpi	r25, 0x35	; 53
    8a56:	19 f4       	brne	.+6      	; 0x8a5e <vfprintf+0x3e0>
    8a58:	f8 89       	ldd	r31, Y+16	; 0x10
    8a5a:	f4 ff       	sbrs	r31, 4
    8a5c:	81 e3       	ldi	r24, 0x31	; 49
    8a5e:	90 e0       	ldi	r25, 0x00	; 0
    8a60:	49 c0       	rjmp	.+146    	; 0x8af4 <vfprintf+0x476>
    8a62:	8a 81       	ldd	r24, Y+2	; 0x02
    8a64:	81 33       	cpi	r24, 0x31	; 49
    8a66:	11 f0       	breq	.+4      	; 0x8a6c <vfprintf+0x3ee>
    8a68:	2f ee       	ldi	r18, 0xEF	; 239
    8a6a:	62 22       	and	r6, r18
    8a6c:	90 e0       	ldi	r25, 0x00	; 0
    8a6e:	b6 01       	movw	r22, r12
    8a70:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8a74:	11 23       	and	r17, r17
    8a76:	89 f0       	breq	.+34     	; 0x8a9a <vfprintf+0x41c>
    8a78:	8e e2       	ldi	r24, 0x2E	; 46
    8a7a:	90 e0       	ldi	r25, 0x00	; 0
    8a7c:	b6 01       	movw	r22, r12
    8a7e:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8a82:	02 e0       	ldi	r16, 0x02	; 2
    8a84:	f1 01       	movw	r30, r2
    8a86:	e0 0f       	add	r30, r16
    8a88:	f1 1d       	adc	r31, r1
    8a8a:	0f 5f       	subi	r16, 0xFF	; 255
    8a8c:	80 81       	ld	r24, Z
    8a8e:	90 e0       	ldi	r25, 0x00	; 0
    8a90:	b6 01       	movw	r22, r12
    8a92:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8a96:	11 50       	subi	r17, 0x01	; 1
    8a98:	a9 f7       	brne	.-22     	; 0x8a84 <vfprintf+0x406>
    8a9a:	44 fe       	sbrs	r4, 4
    8a9c:	03 c0       	rjmp	.+6      	; 0x8aa4 <vfprintf+0x426>
    8a9e:	85 e4       	ldi	r24, 0x45	; 69
    8aa0:	90 e0       	ldi	r25, 0x00	; 0
    8aa2:	02 c0       	rjmp	.+4      	; 0x8aa8 <vfprintf+0x42a>
    8aa4:	85 e6       	ldi	r24, 0x65	; 101
    8aa6:	90 e0       	ldi	r25, 0x00	; 0
    8aa8:	b6 01       	movw	r22, r12
    8aaa:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8aae:	b7 fc       	sbrc	r11, 7
    8ab0:	05 c0       	rjmp	.+10     	; 0x8abc <vfprintf+0x43e>
    8ab2:	a1 14       	cp	r10, r1
    8ab4:	b1 04       	cpc	r11, r1
    8ab6:	41 f4       	brne	.+16     	; 0x8ac8 <vfprintf+0x44a>
    8ab8:	64 fe       	sbrs	r6, 4
    8aba:	06 c0       	rjmp	.+12     	; 0x8ac8 <vfprintf+0x44a>
    8abc:	b0 94       	com	r11
    8abe:	a1 94       	neg	r10
    8ac0:	b1 08       	sbc	r11, r1
    8ac2:	b3 94       	inc	r11
    8ac4:	8d e2       	ldi	r24, 0x2D	; 45
    8ac6:	01 c0       	rjmp	.+2      	; 0x8aca <vfprintf+0x44c>
    8ac8:	8b e2       	ldi	r24, 0x2B	; 43
    8aca:	90 e0       	ldi	r25, 0x00	; 0
    8acc:	b6 01       	movw	r22, r12
    8ace:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8ad2:	80 e3       	ldi	r24, 0x30	; 48
    8ad4:	05 c0       	rjmp	.+10     	; 0x8ae0 <vfprintf+0x462>
    8ad6:	8f 5f       	subi	r24, 0xFF	; 255
    8ad8:	e6 ef       	ldi	r30, 0xF6	; 246
    8ada:	ff ef       	ldi	r31, 0xFF	; 255
    8adc:	ae 0e       	add	r10, r30
    8ade:	bf 1e       	adc	r11, r31
    8ae0:	fa e0       	ldi	r31, 0x0A	; 10
    8ae2:	af 16       	cp	r10, r31
    8ae4:	b1 04       	cpc	r11, r1
    8ae6:	bc f7       	brge	.-18     	; 0x8ad6 <vfprintf+0x458>
    8ae8:	90 e0       	ldi	r25, 0x00	; 0
    8aea:	b6 01       	movw	r22, r12
    8aec:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8af0:	c5 01       	movw	r24, r10
    8af2:	c0 96       	adiw	r24, 0x30	; 48
    8af4:	b6 01       	movw	r22, r12
    8af6:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8afa:	4d c1       	rjmp	.+666    	; 0x8d96 <vfprintf+0x718>
    8afc:	83 36       	cpi	r24, 0x63	; 99
    8afe:	31 f0       	breq	.+12     	; 0x8b0c <vfprintf+0x48e>
    8b00:	83 37       	cpi	r24, 0x73	; 115
    8b02:	89 f0       	breq	.+34     	; 0x8b26 <vfprintf+0x4a8>
    8b04:	83 35       	cpi	r24, 0x53	; 83
    8b06:	09 f0       	breq	.+2      	; 0x8b0a <vfprintf+0x48c>
    8b08:	59 c0       	rjmp	.+178    	; 0x8bbc <vfprintf+0x53e>
    8b0a:	22 c0       	rjmp	.+68     	; 0x8b50 <vfprintf+0x4d2>
    8b0c:	9a 01       	movw	r18, r20
    8b0e:	2e 5f       	subi	r18, 0xFE	; 254
    8b10:	3f 4f       	sbci	r19, 0xFF	; 255
    8b12:	3d 87       	std	Y+13, r19	; 0x0d
    8b14:	2c 87       	std	Y+12, r18	; 0x0c
    8b16:	fa 01       	movw	r30, r20
    8b18:	80 81       	ld	r24, Z
    8b1a:	89 83       	std	Y+1, r24	; 0x01
    8b1c:	31 01       	movw	r6, r2
    8b1e:	81 e0       	ldi	r24, 0x01	; 1
    8b20:	a8 2e       	mov	r10, r24
    8b22:	b1 2c       	mov	r11, r1
    8b24:	13 c0       	rjmp	.+38     	; 0x8b4c <vfprintf+0x4ce>
    8b26:	9a 01       	movw	r18, r20
    8b28:	2e 5f       	subi	r18, 0xFE	; 254
    8b2a:	3f 4f       	sbci	r19, 0xFF	; 255
    8b2c:	3d 87       	std	Y+13, r19	; 0x0d
    8b2e:	2c 87       	std	Y+12, r18	; 0x0c
    8b30:	fa 01       	movw	r30, r20
    8b32:	60 80       	ld	r6, Z
    8b34:	71 80       	ldd	r7, Z+1	; 0x01
    8b36:	06 ff       	sbrs	r16, 6
    8b38:	03 c0       	rjmp	.+6      	; 0x8b40 <vfprintf+0x4c2>
    8b3a:	61 2f       	mov	r22, r17
    8b3c:	70 e0       	ldi	r23, 0x00	; 0
    8b3e:	02 c0       	rjmp	.+4      	; 0x8b44 <vfprintf+0x4c6>
    8b40:	6f ef       	ldi	r22, 0xFF	; 255
    8b42:	7f ef       	ldi	r23, 0xFF	; 255
    8b44:	c3 01       	movw	r24, r6
    8b46:	0e 94 d4 4b 	call	0x97a8	; 0x97a8 <strnlen>
    8b4a:	5c 01       	movw	r10, r24
    8b4c:	0f 77       	andi	r16, 0x7F	; 127
    8b4e:	14 c0       	rjmp	.+40     	; 0x8b78 <vfprintf+0x4fa>
    8b50:	9a 01       	movw	r18, r20
    8b52:	2e 5f       	subi	r18, 0xFE	; 254
    8b54:	3f 4f       	sbci	r19, 0xFF	; 255
    8b56:	3d 87       	std	Y+13, r19	; 0x0d
    8b58:	2c 87       	std	Y+12, r18	; 0x0c
    8b5a:	fa 01       	movw	r30, r20
    8b5c:	60 80       	ld	r6, Z
    8b5e:	71 80       	ldd	r7, Z+1	; 0x01
    8b60:	06 ff       	sbrs	r16, 6
    8b62:	03 c0       	rjmp	.+6      	; 0x8b6a <vfprintf+0x4ec>
    8b64:	61 2f       	mov	r22, r17
    8b66:	70 e0       	ldi	r23, 0x00	; 0
    8b68:	02 c0       	rjmp	.+4      	; 0x8b6e <vfprintf+0x4f0>
    8b6a:	6f ef       	ldi	r22, 0xFF	; 255
    8b6c:	7f ef       	ldi	r23, 0xFF	; 255
    8b6e:	c3 01       	movw	r24, r6
    8b70:	0e 94 c9 4b 	call	0x9792	; 0x9792 <strnlen_P>
    8b74:	5c 01       	movw	r10, r24
    8b76:	00 68       	ori	r16, 0x80	; 128
    8b78:	03 fd       	sbrc	r16, 3
    8b7a:	1c c0       	rjmp	.+56     	; 0x8bb4 <vfprintf+0x536>
    8b7c:	06 c0       	rjmp	.+12     	; 0x8b8a <vfprintf+0x50c>
    8b7e:	80 e2       	ldi	r24, 0x20	; 32
    8b80:	90 e0       	ldi	r25, 0x00	; 0
    8b82:	b6 01       	movw	r22, r12
    8b84:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8b88:	fa 94       	dec	r15
    8b8a:	8f 2d       	mov	r24, r15
    8b8c:	90 e0       	ldi	r25, 0x00	; 0
    8b8e:	a8 16       	cp	r10, r24
    8b90:	b9 06       	cpc	r11, r25
    8b92:	a8 f3       	brcs	.-22     	; 0x8b7e <vfprintf+0x500>
    8b94:	0f c0       	rjmp	.+30     	; 0x8bb4 <vfprintf+0x536>
    8b96:	f3 01       	movw	r30, r6
    8b98:	07 fd       	sbrc	r16, 7
    8b9a:	85 91       	lpm	r24, Z+
    8b9c:	07 ff       	sbrs	r16, 7
    8b9e:	81 91       	ld	r24, Z+
    8ba0:	3f 01       	movw	r6, r30
    8ba2:	90 e0       	ldi	r25, 0x00	; 0
    8ba4:	b6 01       	movw	r22, r12
    8ba6:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8baa:	f1 10       	cpse	r15, r1
    8bac:	fa 94       	dec	r15
    8bae:	08 94       	sec
    8bb0:	a1 08       	sbc	r10, r1
    8bb2:	b1 08       	sbc	r11, r1
    8bb4:	a1 14       	cp	r10, r1
    8bb6:	b1 04       	cpc	r11, r1
    8bb8:	71 f7       	brne	.-36     	; 0x8b96 <vfprintf+0x518>
    8bba:	ed c0       	rjmp	.+474    	; 0x8d96 <vfprintf+0x718>
    8bbc:	84 36       	cpi	r24, 0x64	; 100
    8bbe:	11 f0       	breq	.+4      	; 0x8bc4 <vfprintf+0x546>
    8bc0:	89 36       	cpi	r24, 0x69	; 105
    8bc2:	61 f5       	brne	.+88     	; 0x8c1c <vfprintf+0x59e>
    8bc4:	07 ff       	sbrs	r16, 7
    8bc6:	0b c0       	rjmp	.+22     	; 0x8bde <vfprintf+0x560>
    8bc8:	9a 01       	movw	r18, r20
    8bca:	2c 5f       	subi	r18, 0xFC	; 252
    8bcc:	3f 4f       	sbci	r19, 0xFF	; 255
    8bce:	3d 87       	std	Y+13, r19	; 0x0d
    8bd0:	2c 87       	std	Y+12, r18	; 0x0c
    8bd2:	fa 01       	movw	r30, r20
    8bd4:	60 81       	ld	r22, Z
    8bd6:	71 81       	ldd	r23, Z+1	; 0x01
    8bd8:	82 81       	ldd	r24, Z+2	; 0x02
    8bda:	93 81       	ldd	r25, Z+3	; 0x03
    8bdc:	0c c0       	rjmp	.+24     	; 0x8bf6 <vfprintf+0x578>
    8bde:	9a 01       	movw	r18, r20
    8be0:	2e 5f       	subi	r18, 0xFE	; 254
    8be2:	3f 4f       	sbci	r19, 0xFF	; 255
    8be4:	3d 87       	std	Y+13, r19	; 0x0d
    8be6:	2c 87       	std	Y+12, r18	; 0x0c
    8be8:	fa 01       	movw	r30, r20
    8bea:	60 81       	ld	r22, Z
    8bec:	71 81       	ldd	r23, Z+1	; 0x01
    8bee:	88 27       	eor	r24, r24
    8bf0:	77 fd       	sbrc	r23, 7
    8bf2:	80 95       	com	r24
    8bf4:	98 2f       	mov	r25, r24
    8bf6:	0f 76       	andi	r16, 0x6F	; 111
    8bf8:	97 ff       	sbrs	r25, 7
    8bfa:	08 c0       	rjmp	.+16     	; 0x8c0c <vfprintf+0x58e>
    8bfc:	90 95       	com	r25
    8bfe:	80 95       	com	r24
    8c00:	70 95       	com	r23
    8c02:	61 95       	neg	r22
    8c04:	7f 4f       	sbci	r23, 0xFF	; 255
    8c06:	8f 4f       	sbci	r24, 0xFF	; 255
    8c08:	9f 4f       	sbci	r25, 0xFF	; 255
    8c0a:	00 68       	ori	r16, 0x80	; 128
    8c0c:	a1 01       	movw	r20, r2
    8c0e:	2a e0       	ldi	r18, 0x0A	; 10
    8c10:	30 e0       	ldi	r19, 0x00	; 0
    8c12:	0e 94 da 4c 	call	0x99b4	; 0x99b4 <__ultoa_invert>
    8c16:	98 2e       	mov	r9, r24
    8c18:	92 18       	sub	r9, r2
    8c1a:	41 c0       	rjmp	.+130    	; 0x8c9e <vfprintf+0x620>
    8c1c:	85 37       	cpi	r24, 0x75	; 117
    8c1e:	21 f4       	brne	.+8      	; 0x8c28 <vfprintf+0x5aa>
    8c20:	0f 7e       	andi	r16, 0xEF	; 239
    8c22:	2a e0       	ldi	r18, 0x0A	; 10
    8c24:	30 e0       	ldi	r19, 0x00	; 0
    8c26:	20 c0       	rjmp	.+64     	; 0x8c68 <vfprintf+0x5ea>
    8c28:	09 7f       	andi	r16, 0xF9	; 249
    8c2a:	8f 36       	cpi	r24, 0x6F	; 111
    8c2c:	a9 f0       	breq	.+42     	; 0x8c58 <vfprintf+0x5da>
    8c2e:	80 37       	cpi	r24, 0x70	; 112
    8c30:	20 f4       	brcc	.+8      	; 0x8c3a <vfprintf+0x5bc>
    8c32:	88 35       	cpi	r24, 0x58	; 88
    8c34:	09 f0       	breq	.+2      	; 0x8c38 <vfprintf+0x5ba>
    8c36:	b2 c0       	rjmp	.+356    	; 0x8d9c <vfprintf+0x71e>
    8c38:	0b c0       	rjmp	.+22     	; 0x8c50 <vfprintf+0x5d2>
    8c3a:	80 37       	cpi	r24, 0x70	; 112
    8c3c:	21 f0       	breq	.+8      	; 0x8c46 <vfprintf+0x5c8>
    8c3e:	88 37       	cpi	r24, 0x78	; 120
    8c40:	09 f0       	breq	.+2      	; 0x8c44 <vfprintf+0x5c6>
    8c42:	ac c0       	rjmp	.+344    	; 0x8d9c <vfprintf+0x71e>
    8c44:	01 c0       	rjmp	.+2      	; 0x8c48 <vfprintf+0x5ca>
    8c46:	00 61       	ori	r16, 0x10	; 16
    8c48:	04 ff       	sbrs	r16, 4
    8c4a:	09 c0       	rjmp	.+18     	; 0x8c5e <vfprintf+0x5e0>
    8c4c:	04 60       	ori	r16, 0x04	; 4
    8c4e:	07 c0       	rjmp	.+14     	; 0x8c5e <vfprintf+0x5e0>
    8c50:	04 ff       	sbrs	r16, 4
    8c52:	08 c0       	rjmp	.+16     	; 0x8c64 <vfprintf+0x5e6>
    8c54:	06 60       	ori	r16, 0x06	; 6
    8c56:	06 c0       	rjmp	.+12     	; 0x8c64 <vfprintf+0x5e6>
    8c58:	28 e0       	ldi	r18, 0x08	; 8
    8c5a:	30 e0       	ldi	r19, 0x00	; 0
    8c5c:	05 c0       	rjmp	.+10     	; 0x8c68 <vfprintf+0x5ea>
    8c5e:	20 e1       	ldi	r18, 0x10	; 16
    8c60:	30 e0       	ldi	r19, 0x00	; 0
    8c62:	02 c0       	rjmp	.+4      	; 0x8c68 <vfprintf+0x5ea>
    8c64:	20 e1       	ldi	r18, 0x10	; 16
    8c66:	32 e0       	ldi	r19, 0x02	; 2
    8c68:	07 ff       	sbrs	r16, 7
    8c6a:	0a c0       	rjmp	.+20     	; 0x8c80 <vfprintf+0x602>
    8c6c:	ca 01       	movw	r24, r20
    8c6e:	04 96       	adiw	r24, 0x04	; 4
    8c70:	9d 87       	std	Y+13, r25	; 0x0d
    8c72:	8c 87       	std	Y+12, r24	; 0x0c
    8c74:	fa 01       	movw	r30, r20
    8c76:	60 81       	ld	r22, Z
    8c78:	71 81       	ldd	r23, Z+1	; 0x01
    8c7a:	82 81       	ldd	r24, Z+2	; 0x02
    8c7c:	93 81       	ldd	r25, Z+3	; 0x03
    8c7e:	09 c0       	rjmp	.+18     	; 0x8c92 <vfprintf+0x614>
    8c80:	ca 01       	movw	r24, r20
    8c82:	02 96       	adiw	r24, 0x02	; 2
    8c84:	9d 87       	std	Y+13, r25	; 0x0d
    8c86:	8c 87       	std	Y+12, r24	; 0x0c
    8c88:	fa 01       	movw	r30, r20
    8c8a:	60 81       	ld	r22, Z
    8c8c:	71 81       	ldd	r23, Z+1	; 0x01
    8c8e:	80 e0       	ldi	r24, 0x00	; 0
    8c90:	90 e0       	ldi	r25, 0x00	; 0
    8c92:	a1 01       	movw	r20, r2
    8c94:	0e 94 da 4c 	call	0x99b4	; 0x99b4 <__ultoa_invert>
    8c98:	98 2e       	mov	r9, r24
    8c9a:	92 18       	sub	r9, r2
    8c9c:	0f 77       	andi	r16, 0x7F	; 127
    8c9e:	06 ff       	sbrs	r16, 6
    8ca0:	09 c0       	rjmp	.+18     	; 0x8cb4 <vfprintf+0x636>
    8ca2:	0e 7f       	andi	r16, 0xFE	; 254
    8ca4:	91 16       	cp	r9, r17
    8ca6:	30 f4       	brcc	.+12     	; 0x8cb4 <vfprintf+0x636>
    8ca8:	04 ff       	sbrs	r16, 4
    8caa:	06 c0       	rjmp	.+12     	; 0x8cb8 <vfprintf+0x63a>
    8cac:	02 fd       	sbrc	r16, 2
    8cae:	04 c0       	rjmp	.+8      	; 0x8cb8 <vfprintf+0x63a>
    8cb0:	0f 7e       	andi	r16, 0xEF	; 239
    8cb2:	02 c0       	rjmp	.+4      	; 0x8cb8 <vfprintf+0x63a>
    8cb4:	e9 2c       	mov	r14, r9
    8cb6:	01 c0       	rjmp	.+2      	; 0x8cba <vfprintf+0x63c>
    8cb8:	e1 2e       	mov	r14, r17
    8cba:	80 2f       	mov	r24, r16
    8cbc:	90 e0       	ldi	r25, 0x00	; 0
    8cbe:	04 ff       	sbrs	r16, 4
    8cc0:	0c c0       	rjmp	.+24     	; 0x8cda <vfprintf+0x65c>
    8cc2:	fe 01       	movw	r30, r28
    8cc4:	e9 0d       	add	r30, r9
    8cc6:	f1 1d       	adc	r31, r1
    8cc8:	20 81       	ld	r18, Z
    8cca:	20 33       	cpi	r18, 0x30	; 48
    8ccc:	11 f4       	brne	.+4      	; 0x8cd2 <vfprintf+0x654>
    8cce:	09 7e       	andi	r16, 0xE9	; 233
    8cd0:	09 c0       	rjmp	.+18     	; 0x8ce4 <vfprintf+0x666>
    8cd2:	e3 94       	inc	r14
    8cd4:	02 ff       	sbrs	r16, 2
    8cd6:	06 c0       	rjmp	.+12     	; 0x8ce4 <vfprintf+0x666>
    8cd8:	04 c0       	rjmp	.+8      	; 0x8ce2 <vfprintf+0x664>
    8cda:	86 78       	andi	r24, 0x86	; 134
    8cdc:	90 70       	andi	r25, 0x00	; 0
    8cde:	00 97       	sbiw	r24, 0x00	; 0
    8ce0:	09 f0       	breq	.+2      	; 0x8ce4 <vfprintf+0x666>
    8ce2:	e3 94       	inc	r14
    8ce4:	a0 2e       	mov	r10, r16
    8ce6:	bb 24       	eor	r11, r11
    8ce8:	03 fd       	sbrc	r16, 3
    8cea:	14 c0       	rjmp	.+40     	; 0x8d14 <vfprintf+0x696>
    8cec:	00 ff       	sbrs	r16, 0
    8cee:	0f c0       	rjmp	.+30     	; 0x8d0e <vfprintf+0x690>
    8cf0:	ef 14       	cp	r14, r15
    8cf2:	28 f4       	brcc	.+10     	; 0x8cfe <vfprintf+0x680>
    8cf4:	19 2d       	mov	r17, r9
    8cf6:	1f 0d       	add	r17, r15
    8cf8:	1e 19       	sub	r17, r14
    8cfa:	ef 2c       	mov	r14, r15
    8cfc:	08 c0       	rjmp	.+16     	; 0x8d0e <vfprintf+0x690>
    8cfe:	19 2d       	mov	r17, r9
    8d00:	06 c0       	rjmp	.+12     	; 0x8d0e <vfprintf+0x690>
    8d02:	80 e2       	ldi	r24, 0x20	; 32
    8d04:	90 e0       	ldi	r25, 0x00	; 0
    8d06:	b6 01       	movw	r22, r12
    8d08:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8d0c:	e3 94       	inc	r14
    8d0e:	ef 14       	cp	r14, r15
    8d10:	c0 f3       	brcs	.-16     	; 0x8d02 <vfprintf+0x684>
    8d12:	04 c0       	rjmp	.+8      	; 0x8d1c <vfprintf+0x69e>
    8d14:	ef 14       	cp	r14, r15
    8d16:	10 f4       	brcc	.+4      	; 0x8d1c <vfprintf+0x69e>
    8d18:	fe 18       	sub	r15, r14
    8d1a:	01 c0       	rjmp	.+2      	; 0x8d1e <vfprintf+0x6a0>
    8d1c:	ff 24       	eor	r15, r15
    8d1e:	a4 fe       	sbrs	r10, 4
    8d20:	0f c0       	rjmp	.+30     	; 0x8d40 <vfprintf+0x6c2>
    8d22:	80 e3       	ldi	r24, 0x30	; 48
    8d24:	90 e0       	ldi	r25, 0x00	; 0
    8d26:	b6 01       	movw	r22, r12
    8d28:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8d2c:	a2 fe       	sbrs	r10, 2
    8d2e:	1f c0       	rjmp	.+62     	; 0x8d6e <vfprintf+0x6f0>
    8d30:	a1 fe       	sbrs	r10, 1
    8d32:	03 c0       	rjmp	.+6      	; 0x8d3a <vfprintf+0x6bc>
    8d34:	88 e5       	ldi	r24, 0x58	; 88
    8d36:	90 e0       	ldi	r25, 0x00	; 0
    8d38:	10 c0       	rjmp	.+32     	; 0x8d5a <vfprintf+0x6dc>
    8d3a:	88 e7       	ldi	r24, 0x78	; 120
    8d3c:	90 e0       	ldi	r25, 0x00	; 0
    8d3e:	0d c0       	rjmp	.+26     	; 0x8d5a <vfprintf+0x6dc>
    8d40:	c5 01       	movw	r24, r10
    8d42:	86 78       	andi	r24, 0x86	; 134
    8d44:	90 70       	andi	r25, 0x00	; 0
    8d46:	00 97       	sbiw	r24, 0x00	; 0
    8d48:	91 f0       	breq	.+36     	; 0x8d6e <vfprintf+0x6f0>
    8d4a:	a1 fc       	sbrc	r10, 1
    8d4c:	02 c0       	rjmp	.+4      	; 0x8d52 <vfprintf+0x6d4>
    8d4e:	80 e2       	ldi	r24, 0x20	; 32
    8d50:	01 c0       	rjmp	.+2      	; 0x8d54 <vfprintf+0x6d6>
    8d52:	8b e2       	ldi	r24, 0x2B	; 43
    8d54:	07 fd       	sbrc	r16, 7
    8d56:	8d e2       	ldi	r24, 0x2D	; 45
    8d58:	90 e0       	ldi	r25, 0x00	; 0
    8d5a:	b6 01       	movw	r22, r12
    8d5c:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8d60:	06 c0       	rjmp	.+12     	; 0x8d6e <vfprintf+0x6f0>
    8d62:	80 e3       	ldi	r24, 0x30	; 48
    8d64:	90 e0       	ldi	r25, 0x00	; 0
    8d66:	b6 01       	movw	r22, r12
    8d68:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8d6c:	11 50       	subi	r17, 0x01	; 1
    8d6e:	91 16       	cp	r9, r17
    8d70:	c0 f3       	brcs	.-16     	; 0x8d62 <vfprintf+0x6e4>
    8d72:	9a 94       	dec	r9
    8d74:	f1 01       	movw	r30, r2
    8d76:	e9 0d       	add	r30, r9
    8d78:	f1 1d       	adc	r31, r1
    8d7a:	80 81       	ld	r24, Z
    8d7c:	90 e0       	ldi	r25, 0x00	; 0
    8d7e:	b6 01       	movw	r22, r12
    8d80:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8d84:	99 20       	and	r9, r9
    8d86:	a9 f7       	brne	.-22     	; 0x8d72 <vfprintf+0x6f4>
    8d88:	06 c0       	rjmp	.+12     	; 0x8d96 <vfprintf+0x718>
    8d8a:	80 e2       	ldi	r24, 0x20	; 32
    8d8c:	90 e0       	ldi	r25, 0x00	; 0
    8d8e:	b6 01       	movw	r22, r12
    8d90:	0e 94 6c 4c 	call	0x98d8	; 0x98d8 <fputc>
    8d94:	fa 94       	dec	r15
    8d96:	ff 20       	and	r15, r15
    8d98:	c1 f7       	brne	.-16     	; 0x8d8a <vfprintf+0x70c>
    8d9a:	95 cc       	rjmp	.-1750   	; 0x86c6 <vfprintf+0x48>
    8d9c:	f6 01       	movw	r30, r12
    8d9e:	26 81       	ldd	r18, Z+6	; 0x06
    8da0:	37 81       	ldd	r19, Z+7	; 0x07
    8da2:	02 c0       	rjmp	.+4      	; 0x8da8 <vfprintf+0x72a>
    8da4:	2f ef       	ldi	r18, 0xFF	; 255
    8da6:	3f ef       	ldi	r19, 0xFF	; 255
    8da8:	c9 01       	movw	r24, r18
    8daa:	63 96       	adiw	r28, 0x13	; 19
    8dac:	0f b6       	in	r0, 0x3f	; 63
    8dae:	f8 94       	cli
    8db0:	de bf       	out	0x3e, r29	; 62
    8db2:	0f be       	out	0x3f, r0	; 63
    8db4:	cd bf       	out	0x3d, r28	; 61
    8db6:	cf 91       	pop	r28
    8db8:	df 91       	pop	r29
    8dba:	1f 91       	pop	r17
    8dbc:	0f 91       	pop	r16
    8dbe:	ff 90       	pop	r15
    8dc0:	ef 90       	pop	r14
    8dc2:	df 90       	pop	r13
    8dc4:	cf 90       	pop	r12
    8dc6:	bf 90       	pop	r11
    8dc8:	af 90       	pop	r10
    8dca:	9f 90       	pop	r9
    8dcc:	8f 90       	pop	r8
    8dce:	7f 90       	pop	r7
    8dd0:	6f 90       	pop	r6
    8dd2:	5f 90       	pop	r5
    8dd4:	4f 90       	pop	r4
    8dd6:	3f 90       	pop	r3
    8dd8:	2f 90       	pop	r2
    8dda:	08 95       	ret

00008ddc <__subsf3>:
    8ddc:	50 58       	subi	r21, 0x80	; 128

00008dde <__addsf3>:
    8dde:	bb 27       	eor	r27, r27
    8de0:	aa 27       	eor	r26, r26
    8de2:	0e d0       	rcall	.+28     	; 0x8e00 <__addsf3x>
    8de4:	48 c1       	rjmp	.+656    	; 0x9076 <__fp_round>
    8de6:	39 d1       	rcall	.+626    	; 0x905a <__fp_pscA>
    8de8:	30 f0       	brcs	.+12     	; 0x8df6 <__addsf3+0x18>
    8dea:	3e d1       	rcall	.+636    	; 0x9068 <__fp_pscB>
    8dec:	20 f0       	brcs	.+8      	; 0x8df6 <__addsf3+0x18>
    8dee:	31 f4       	brne	.+12     	; 0x8dfc <__addsf3+0x1e>
    8df0:	9f 3f       	cpi	r25, 0xFF	; 255
    8df2:	11 f4       	brne	.+4      	; 0x8df8 <__addsf3+0x1a>
    8df4:	1e f4       	brtc	.+6      	; 0x8dfc <__addsf3+0x1e>
    8df6:	2e c1       	rjmp	.+604    	; 0x9054 <__fp_nan>
    8df8:	0e f4       	brtc	.+2      	; 0x8dfc <__addsf3+0x1e>
    8dfa:	e0 95       	com	r30
    8dfc:	e7 fb       	bst	r30, 7
    8dfe:	24 c1       	rjmp	.+584    	; 0x9048 <__fp_inf>

00008e00 <__addsf3x>:
    8e00:	e9 2f       	mov	r30, r25
    8e02:	4a d1       	rcall	.+660    	; 0x9098 <__fp_split3>
    8e04:	80 f3       	brcs	.-32     	; 0x8de6 <__addsf3+0x8>
    8e06:	ba 17       	cp	r27, r26
    8e08:	62 07       	cpc	r22, r18
    8e0a:	73 07       	cpc	r23, r19
    8e0c:	84 07       	cpc	r24, r20
    8e0e:	95 07       	cpc	r25, r21
    8e10:	18 f0       	brcs	.+6      	; 0x8e18 <__addsf3x+0x18>
    8e12:	71 f4       	brne	.+28     	; 0x8e30 <__addsf3x+0x30>
    8e14:	9e f5       	brtc	.+102    	; 0x8e7c <__addsf3x+0x7c>
    8e16:	62 c1       	rjmp	.+708    	; 0x90dc <__fp_zero>
    8e18:	0e f4       	brtc	.+2      	; 0x8e1c <__addsf3x+0x1c>
    8e1a:	e0 95       	com	r30
    8e1c:	0b 2e       	mov	r0, r27
    8e1e:	ba 2f       	mov	r27, r26
    8e20:	a0 2d       	mov	r26, r0
    8e22:	0b 01       	movw	r0, r22
    8e24:	b9 01       	movw	r22, r18
    8e26:	90 01       	movw	r18, r0
    8e28:	0c 01       	movw	r0, r24
    8e2a:	ca 01       	movw	r24, r20
    8e2c:	a0 01       	movw	r20, r0
    8e2e:	11 24       	eor	r1, r1
    8e30:	ff 27       	eor	r31, r31
    8e32:	59 1b       	sub	r21, r25
    8e34:	99 f0       	breq	.+38     	; 0x8e5c <__addsf3x+0x5c>
    8e36:	59 3f       	cpi	r21, 0xF9	; 249
    8e38:	50 f4       	brcc	.+20     	; 0x8e4e <__addsf3x+0x4e>
    8e3a:	50 3e       	cpi	r21, 0xE0	; 224
    8e3c:	68 f1       	brcs	.+90     	; 0x8e98 <__addsf3x+0x98>
    8e3e:	1a 16       	cp	r1, r26
    8e40:	f0 40       	sbci	r31, 0x00	; 0
    8e42:	a2 2f       	mov	r26, r18
    8e44:	23 2f       	mov	r18, r19
    8e46:	34 2f       	mov	r19, r20
    8e48:	44 27       	eor	r20, r20
    8e4a:	58 5f       	subi	r21, 0xF8	; 248
    8e4c:	f3 cf       	rjmp	.-26     	; 0x8e34 <__addsf3x+0x34>
    8e4e:	46 95       	lsr	r20
    8e50:	37 95       	ror	r19
    8e52:	27 95       	ror	r18
    8e54:	a7 95       	ror	r26
    8e56:	f0 40       	sbci	r31, 0x00	; 0
    8e58:	53 95       	inc	r21
    8e5a:	c9 f7       	brne	.-14     	; 0x8e4e <__addsf3x+0x4e>
    8e5c:	7e f4       	brtc	.+30     	; 0x8e7c <__addsf3x+0x7c>
    8e5e:	1f 16       	cp	r1, r31
    8e60:	ba 0b       	sbc	r27, r26
    8e62:	62 0b       	sbc	r22, r18
    8e64:	73 0b       	sbc	r23, r19
    8e66:	84 0b       	sbc	r24, r20
    8e68:	ba f0       	brmi	.+46     	; 0x8e98 <__addsf3x+0x98>
    8e6a:	91 50       	subi	r25, 0x01	; 1
    8e6c:	a1 f0       	breq	.+40     	; 0x8e96 <__addsf3x+0x96>
    8e6e:	ff 0f       	add	r31, r31
    8e70:	bb 1f       	adc	r27, r27
    8e72:	66 1f       	adc	r22, r22
    8e74:	77 1f       	adc	r23, r23
    8e76:	88 1f       	adc	r24, r24
    8e78:	c2 f7       	brpl	.-16     	; 0x8e6a <__addsf3x+0x6a>
    8e7a:	0e c0       	rjmp	.+28     	; 0x8e98 <__addsf3x+0x98>
    8e7c:	ba 0f       	add	r27, r26
    8e7e:	62 1f       	adc	r22, r18
    8e80:	73 1f       	adc	r23, r19
    8e82:	84 1f       	adc	r24, r20
    8e84:	48 f4       	brcc	.+18     	; 0x8e98 <__addsf3x+0x98>
    8e86:	87 95       	ror	r24
    8e88:	77 95       	ror	r23
    8e8a:	67 95       	ror	r22
    8e8c:	b7 95       	ror	r27
    8e8e:	f7 95       	ror	r31
    8e90:	9e 3f       	cpi	r25, 0xFE	; 254
    8e92:	08 f0       	brcs	.+2      	; 0x8e96 <__addsf3x+0x96>
    8e94:	b3 cf       	rjmp	.-154    	; 0x8dfc <__addsf3+0x1e>
    8e96:	93 95       	inc	r25
    8e98:	88 0f       	add	r24, r24
    8e9a:	08 f0       	brcs	.+2      	; 0x8e9e <__addsf3x+0x9e>
    8e9c:	99 27       	eor	r25, r25
    8e9e:	ee 0f       	add	r30, r30
    8ea0:	97 95       	ror	r25
    8ea2:	87 95       	ror	r24
    8ea4:	08 95       	ret

00008ea6 <__divsf3>:
    8ea6:	0c d0       	rcall	.+24     	; 0x8ec0 <__divsf3x>
    8ea8:	e6 c0       	rjmp	.+460    	; 0x9076 <__fp_round>
    8eaa:	de d0       	rcall	.+444    	; 0x9068 <__fp_pscB>
    8eac:	40 f0       	brcs	.+16     	; 0x8ebe <__divsf3+0x18>
    8eae:	d5 d0       	rcall	.+426    	; 0x905a <__fp_pscA>
    8eb0:	30 f0       	brcs	.+12     	; 0x8ebe <__divsf3+0x18>
    8eb2:	21 f4       	brne	.+8      	; 0x8ebc <__divsf3+0x16>
    8eb4:	5f 3f       	cpi	r21, 0xFF	; 255
    8eb6:	19 f0       	breq	.+6      	; 0x8ebe <__divsf3+0x18>
    8eb8:	c7 c0       	rjmp	.+398    	; 0x9048 <__fp_inf>
    8eba:	51 11       	cpse	r21, r1
    8ebc:	10 c1       	rjmp	.+544    	; 0x90de <__fp_szero>
    8ebe:	ca c0       	rjmp	.+404    	; 0x9054 <__fp_nan>

00008ec0 <__divsf3x>:
    8ec0:	eb d0       	rcall	.+470    	; 0x9098 <__fp_split3>
    8ec2:	98 f3       	brcs	.-26     	; 0x8eaa <__divsf3+0x4>

00008ec4 <__divsf3_pse>:
    8ec4:	99 23       	and	r25, r25
    8ec6:	c9 f3       	breq	.-14     	; 0x8eba <__divsf3+0x14>
    8ec8:	55 23       	and	r21, r21
    8eca:	b1 f3       	breq	.-20     	; 0x8eb8 <__divsf3+0x12>
    8ecc:	95 1b       	sub	r25, r21
    8ece:	55 0b       	sbc	r21, r21
    8ed0:	bb 27       	eor	r27, r27
    8ed2:	aa 27       	eor	r26, r26
    8ed4:	62 17       	cp	r22, r18
    8ed6:	73 07       	cpc	r23, r19
    8ed8:	84 07       	cpc	r24, r20
    8eda:	38 f0       	brcs	.+14     	; 0x8eea <__divsf3_pse+0x26>
    8edc:	9f 5f       	subi	r25, 0xFF	; 255
    8ede:	5f 4f       	sbci	r21, 0xFF	; 255
    8ee0:	22 0f       	add	r18, r18
    8ee2:	33 1f       	adc	r19, r19
    8ee4:	44 1f       	adc	r20, r20
    8ee6:	aa 1f       	adc	r26, r26
    8ee8:	a9 f3       	breq	.-22     	; 0x8ed4 <__divsf3_pse+0x10>
    8eea:	33 d0       	rcall	.+102    	; 0x8f52 <__divsf3_pse+0x8e>
    8eec:	0e 2e       	mov	r0, r30
    8eee:	3a f0       	brmi	.+14     	; 0x8efe <__divsf3_pse+0x3a>
    8ef0:	e0 e8       	ldi	r30, 0x80	; 128
    8ef2:	30 d0       	rcall	.+96     	; 0x8f54 <__divsf3_pse+0x90>
    8ef4:	91 50       	subi	r25, 0x01	; 1
    8ef6:	50 40       	sbci	r21, 0x00	; 0
    8ef8:	e6 95       	lsr	r30
    8efa:	00 1c       	adc	r0, r0
    8efc:	ca f7       	brpl	.-14     	; 0x8ef0 <__divsf3_pse+0x2c>
    8efe:	29 d0       	rcall	.+82     	; 0x8f52 <__divsf3_pse+0x8e>
    8f00:	fe 2f       	mov	r31, r30
    8f02:	27 d0       	rcall	.+78     	; 0x8f52 <__divsf3_pse+0x8e>
    8f04:	66 0f       	add	r22, r22
    8f06:	77 1f       	adc	r23, r23
    8f08:	88 1f       	adc	r24, r24
    8f0a:	bb 1f       	adc	r27, r27
    8f0c:	26 17       	cp	r18, r22
    8f0e:	37 07       	cpc	r19, r23
    8f10:	48 07       	cpc	r20, r24
    8f12:	ab 07       	cpc	r26, r27
    8f14:	b0 e8       	ldi	r27, 0x80	; 128
    8f16:	09 f0       	breq	.+2      	; 0x8f1a <__divsf3_pse+0x56>
    8f18:	bb 0b       	sbc	r27, r27
    8f1a:	80 2d       	mov	r24, r0
    8f1c:	bf 01       	movw	r22, r30
    8f1e:	ff 27       	eor	r31, r31
    8f20:	93 58       	subi	r25, 0x83	; 131
    8f22:	5f 4f       	sbci	r21, 0xFF	; 255
    8f24:	2a f0       	brmi	.+10     	; 0x8f30 <__divsf3_pse+0x6c>
    8f26:	9e 3f       	cpi	r25, 0xFE	; 254
    8f28:	51 05       	cpc	r21, r1
    8f2a:	68 f0       	brcs	.+26     	; 0x8f46 <__divsf3_pse+0x82>
    8f2c:	8d c0       	rjmp	.+282    	; 0x9048 <__fp_inf>
    8f2e:	d7 c0       	rjmp	.+430    	; 0x90de <__fp_szero>
    8f30:	5f 3f       	cpi	r21, 0xFF	; 255
    8f32:	ec f3       	brlt	.-6      	; 0x8f2e <__divsf3_pse+0x6a>
    8f34:	98 3e       	cpi	r25, 0xE8	; 232
    8f36:	dc f3       	brlt	.-10     	; 0x8f2e <__divsf3_pse+0x6a>
    8f38:	86 95       	lsr	r24
    8f3a:	77 95       	ror	r23
    8f3c:	67 95       	ror	r22
    8f3e:	b7 95       	ror	r27
    8f40:	f7 95       	ror	r31
    8f42:	9f 5f       	subi	r25, 0xFF	; 255
    8f44:	c9 f7       	brne	.-14     	; 0x8f38 <__divsf3_pse+0x74>
    8f46:	88 0f       	add	r24, r24
    8f48:	91 1d       	adc	r25, r1
    8f4a:	96 95       	lsr	r25
    8f4c:	87 95       	ror	r24
    8f4e:	97 f9       	bld	r25, 7
    8f50:	08 95       	ret
    8f52:	e1 e0       	ldi	r30, 0x01	; 1
    8f54:	66 0f       	add	r22, r22
    8f56:	77 1f       	adc	r23, r23
    8f58:	88 1f       	adc	r24, r24
    8f5a:	bb 1f       	adc	r27, r27
    8f5c:	62 17       	cp	r22, r18
    8f5e:	73 07       	cpc	r23, r19
    8f60:	84 07       	cpc	r24, r20
    8f62:	ba 07       	cpc	r27, r26
    8f64:	20 f0       	brcs	.+8      	; 0x8f6e <__divsf3_pse+0xaa>
    8f66:	62 1b       	sub	r22, r18
    8f68:	73 0b       	sbc	r23, r19
    8f6a:	84 0b       	sbc	r24, r20
    8f6c:	ba 0b       	sbc	r27, r26
    8f6e:	ee 1f       	adc	r30, r30
    8f70:	88 f7       	brcc	.-30     	; 0x8f54 <__divsf3_pse+0x90>
    8f72:	e0 95       	com	r30
    8f74:	08 95       	ret

00008f76 <__fixunssfsi>:
    8f76:	98 d0       	rcall	.+304    	; 0x90a8 <__fp_splitA>
    8f78:	88 f0       	brcs	.+34     	; 0x8f9c <__fixunssfsi+0x26>
    8f7a:	9f 57       	subi	r25, 0x7F	; 127
    8f7c:	90 f0       	brcs	.+36     	; 0x8fa2 <__fixunssfsi+0x2c>
    8f7e:	b9 2f       	mov	r27, r25
    8f80:	99 27       	eor	r25, r25
    8f82:	b7 51       	subi	r27, 0x17	; 23
    8f84:	a0 f0       	brcs	.+40     	; 0x8fae <__fixunssfsi+0x38>
    8f86:	d1 f0       	breq	.+52     	; 0x8fbc <__fixunssfsi+0x46>
    8f88:	66 0f       	add	r22, r22
    8f8a:	77 1f       	adc	r23, r23
    8f8c:	88 1f       	adc	r24, r24
    8f8e:	99 1f       	adc	r25, r25
    8f90:	1a f0       	brmi	.+6      	; 0x8f98 <__fixunssfsi+0x22>
    8f92:	ba 95       	dec	r27
    8f94:	c9 f7       	brne	.-14     	; 0x8f88 <__fixunssfsi+0x12>
    8f96:	12 c0       	rjmp	.+36     	; 0x8fbc <__fixunssfsi+0x46>
    8f98:	b1 30       	cpi	r27, 0x01	; 1
    8f9a:	81 f0       	breq	.+32     	; 0x8fbc <__fixunssfsi+0x46>
    8f9c:	9f d0       	rcall	.+318    	; 0x90dc <__fp_zero>
    8f9e:	b1 e0       	ldi	r27, 0x01	; 1
    8fa0:	08 95       	ret
    8fa2:	9c c0       	rjmp	.+312    	; 0x90dc <__fp_zero>
    8fa4:	67 2f       	mov	r22, r23
    8fa6:	78 2f       	mov	r23, r24
    8fa8:	88 27       	eor	r24, r24
    8faa:	b8 5f       	subi	r27, 0xF8	; 248
    8fac:	39 f0       	breq	.+14     	; 0x8fbc <__fixunssfsi+0x46>
    8fae:	b9 3f       	cpi	r27, 0xF9	; 249
    8fb0:	cc f3       	brlt	.-14     	; 0x8fa4 <__fixunssfsi+0x2e>
    8fb2:	86 95       	lsr	r24
    8fb4:	77 95       	ror	r23
    8fb6:	67 95       	ror	r22
    8fb8:	b3 95       	inc	r27
    8fba:	d9 f7       	brne	.-10     	; 0x8fb2 <__fixunssfsi+0x3c>
    8fbc:	3e f4       	brtc	.+14     	; 0x8fcc <__fixunssfsi+0x56>
    8fbe:	90 95       	com	r25
    8fc0:	80 95       	com	r24
    8fc2:	70 95       	com	r23
    8fc4:	61 95       	neg	r22
    8fc6:	7f 4f       	sbci	r23, 0xFF	; 255
    8fc8:	8f 4f       	sbci	r24, 0xFF	; 255
    8fca:	9f 4f       	sbci	r25, 0xFF	; 255
    8fcc:	08 95       	ret

00008fce <__floatunsisf>:
    8fce:	e8 94       	clt
    8fd0:	09 c0       	rjmp	.+18     	; 0x8fe4 <__floatsisf+0x12>

00008fd2 <__floatsisf>:
    8fd2:	97 fb       	bst	r25, 7
    8fd4:	3e f4       	brtc	.+14     	; 0x8fe4 <__floatsisf+0x12>
    8fd6:	90 95       	com	r25
    8fd8:	80 95       	com	r24
    8fda:	70 95       	com	r23
    8fdc:	61 95       	neg	r22
    8fde:	7f 4f       	sbci	r23, 0xFF	; 255
    8fe0:	8f 4f       	sbci	r24, 0xFF	; 255
    8fe2:	9f 4f       	sbci	r25, 0xFF	; 255
    8fe4:	99 23       	and	r25, r25
    8fe6:	a9 f0       	breq	.+42     	; 0x9012 <__floatsisf+0x40>
    8fe8:	f9 2f       	mov	r31, r25
    8fea:	96 e9       	ldi	r25, 0x96	; 150
    8fec:	bb 27       	eor	r27, r27
    8fee:	93 95       	inc	r25
    8ff0:	f6 95       	lsr	r31
    8ff2:	87 95       	ror	r24
    8ff4:	77 95       	ror	r23
    8ff6:	67 95       	ror	r22
    8ff8:	b7 95       	ror	r27
    8ffa:	f1 11       	cpse	r31, r1
    8ffc:	f8 cf       	rjmp	.-16     	; 0x8fee <__floatsisf+0x1c>
    8ffe:	fa f4       	brpl	.+62     	; 0x903e <__floatsisf+0x6c>
    9000:	bb 0f       	add	r27, r27
    9002:	11 f4       	brne	.+4      	; 0x9008 <__floatsisf+0x36>
    9004:	60 ff       	sbrs	r22, 0
    9006:	1b c0       	rjmp	.+54     	; 0x903e <__floatsisf+0x6c>
    9008:	6f 5f       	subi	r22, 0xFF	; 255
    900a:	7f 4f       	sbci	r23, 0xFF	; 255
    900c:	8f 4f       	sbci	r24, 0xFF	; 255
    900e:	9f 4f       	sbci	r25, 0xFF	; 255
    9010:	16 c0       	rjmp	.+44     	; 0x903e <__floatsisf+0x6c>
    9012:	88 23       	and	r24, r24
    9014:	11 f0       	breq	.+4      	; 0x901a <__floatsisf+0x48>
    9016:	96 e9       	ldi	r25, 0x96	; 150
    9018:	11 c0       	rjmp	.+34     	; 0x903c <__floatsisf+0x6a>
    901a:	77 23       	and	r23, r23
    901c:	21 f0       	breq	.+8      	; 0x9026 <__floatsisf+0x54>
    901e:	9e e8       	ldi	r25, 0x8E	; 142
    9020:	87 2f       	mov	r24, r23
    9022:	76 2f       	mov	r23, r22
    9024:	05 c0       	rjmp	.+10     	; 0x9030 <__floatsisf+0x5e>
    9026:	66 23       	and	r22, r22
    9028:	71 f0       	breq	.+28     	; 0x9046 <__floatsisf+0x74>
    902a:	96 e8       	ldi	r25, 0x86	; 134
    902c:	86 2f       	mov	r24, r22
    902e:	70 e0       	ldi	r23, 0x00	; 0
    9030:	60 e0       	ldi	r22, 0x00	; 0
    9032:	2a f0       	brmi	.+10     	; 0x903e <__floatsisf+0x6c>
    9034:	9a 95       	dec	r25
    9036:	66 0f       	add	r22, r22
    9038:	77 1f       	adc	r23, r23
    903a:	88 1f       	adc	r24, r24
    903c:	da f7       	brpl	.-10     	; 0x9034 <__floatsisf+0x62>
    903e:	88 0f       	add	r24, r24
    9040:	96 95       	lsr	r25
    9042:	87 95       	ror	r24
    9044:	97 f9       	bld	r25, 7
    9046:	08 95       	ret

00009048 <__fp_inf>:
    9048:	97 f9       	bld	r25, 7
    904a:	9f 67       	ori	r25, 0x7F	; 127
    904c:	80 e8       	ldi	r24, 0x80	; 128
    904e:	70 e0       	ldi	r23, 0x00	; 0
    9050:	60 e0       	ldi	r22, 0x00	; 0
    9052:	08 95       	ret

00009054 <__fp_nan>:
    9054:	9f ef       	ldi	r25, 0xFF	; 255
    9056:	80 ec       	ldi	r24, 0xC0	; 192
    9058:	08 95       	ret

0000905a <__fp_pscA>:
    905a:	00 24       	eor	r0, r0
    905c:	0a 94       	dec	r0
    905e:	16 16       	cp	r1, r22
    9060:	17 06       	cpc	r1, r23
    9062:	18 06       	cpc	r1, r24
    9064:	09 06       	cpc	r0, r25
    9066:	08 95       	ret

00009068 <__fp_pscB>:
    9068:	00 24       	eor	r0, r0
    906a:	0a 94       	dec	r0
    906c:	12 16       	cp	r1, r18
    906e:	13 06       	cpc	r1, r19
    9070:	14 06       	cpc	r1, r20
    9072:	05 06       	cpc	r0, r21
    9074:	08 95       	ret

00009076 <__fp_round>:
    9076:	09 2e       	mov	r0, r25
    9078:	03 94       	inc	r0
    907a:	00 0c       	add	r0, r0
    907c:	11 f4       	brne	.+4      	; 0x9082 <__fp_round+0xc>
    907e:	88 23       	and	r24, r24
    9080:	52 f0       	brmi	.+20     	; 0x9096 <__fp_round+0x20>
    9082:	bb 0f       	add	r27, r27
    9084:	40 f4       	brcc	.+16     	; 0x9096 <__fp_round+0x20>
    9086:	bf 2b       	or	r27, r31
    9088:	11 f4       	brne	.+4      	; 0x908e <__fp_round+0x18>
    908a:	60 ff       	sbrs	r22, 0
    908c:	04 c0       	rjmp	.+8      	; 0x9096 <__fp_round+0x20>
    908e:	6f 5f       	subi	r22, 0xFF	; 255
    9090:	7f 4f       	sbci	r23, 0xFF	; 255
    9092:	8f 4f       	sbci	r24, 0xFF	; 255
    9094:	9f 4f       	sbci	r25, 0xFF	; 255
    9096:	08 95       	ret

00009098 <__fp_split3>:
    9098:	57 fd       	sbrc	r21, 7
    909a:	90 58       	subi	r25, 0x80	; 128
    909c:	44 0f       	add	r20, r20
    909e:	55 1f       	adc	r21, r21
    90a0:	59 f0       	breq	.+22     	; 0x90b8 <__fp_splitA+0x10>
    90a2:	5f 3f       	cpi	r21, 0xFF	; 255
    90a4:	71 f0       	breq	.+28     	; 0x90c2 <__fp_splitA+0x1a>
    90a6:	47 95       	ror	r20

000090a8 <__fp_splitA>:
    90a8:	88 0f       	add	r24, r24
    90aa:	97 fb       	bst	r25, 7
    90ac:	99 1f       	adc	r25, r25
    90ae:	61 f0       	breq	.+24     	; 0x90c8 <__fp_splitA+0x20>
    90b0:	9f 3f       	cpi	r25, 0xFF	; 255
    90b2:	79 f0       	breq	.+30     	; 0x90d2 <__fp_splitA+0x2a>
    90b4:	87 95       	ror	r24
    90b6:	08 95       	ret
    90b8:	12 16       	cp	r1, r18
    90ba:	13 06       	cpc	r1, r19
    90bc:	14 06       	cpc	r1, r20
    90be:	55 1f       	adc	r21, r21
    90c0:	f2 cf       	rjmp	.-28     	; 0x90a6 <__fp_split3+0xe>
    90c2:	46 95       	lsr	r20
    90c4:	f1 df       	rcall	.-30     	; 0x90a8 <__fp_splitA>
    90c6:	08 c0       	rjmp	.+16     	; 0x90d8 <__fp_splitA+0x30>
    90c8:	16 16       	cp	r1, r22
    90ca:	17 06       	cpc	r1, r23
    90cc:	18 06       	cpc	r1, r24
    90ce:	99 1f       	adc	r25, r25
    90d0:	f1 cf       	rjmp	.-30     	; 0x90b4 <__fp_splitA+0xc>
    90d2:	86 95       	lsr	r24
    90d4:	71 05       	cpc	r23, r1
    90d6:	61 05       	cpc	r22, r1
    90d8:	08 94       	sec
    90da:	08 95       	ret

000090dc <__fp_zero>:
    90dc:	e8 94       	clt

000090de <__fp_szero>:
    90de:	bb 27       	eor	r27, r27
    90e0:	66 27       	eor	r22, r22
    90e2:	77 27       	eor	r23, r23
    90e4:	cb 01       	movw	r24, r22
    90e6:	97 f9       	bld	r25, 7
    90e8:	08 95       	ret

000090ea <__gesf2>:
    90ea:	28 d1       	rcall	.+592    	; 0x933c <__fp_cmp>
    90ec:	08 f4       	brcc	.+2      	; 0x90f0 <__gesf2+0x6>
    90ee:	8f ef       	ldi	r24, 0xFF	; 255
    90f0:	08 95       	ret
    90f2:	0e f0       	brts	.+2      	; 0x90f6 <__gesf2+0xc>
    90f4:	47 c1       	rjmp	.+654    	; 0x9384 <__fp_mpack>
    90f6:	ae cf       	rjmp	.-164    	; 0x9054 <__fp_nan>
    90f8:	68 94       	set
    90fa:	a6 cf       	rjmp	.-180    	; 0x9048 <__fp_inf>

000090fc <log>:
    90fc:	d5 df       	rcall	.-86     	; 0x90a8 <__fp_splitA>
    90fe:	c8 f3       	brcs	.-14     	; 0x90f2 <__gesf2+0x8>
    9100:	99 23       	and	r25, r25
    9102:	d1 f3       	breq	.-12     	; 0x90f8 <__gesf2+0xe>
    9104:	c6 f3       	brts	.-16     	; 0x90f6 <__gesf2+0xc>
    9106:	df 93       	push	r29
    9108:	cf 93       	push	r28
    910a:	1f 93       	push	r17
    910c:	0f 93       	push	r16
    910e:	ff 92       	push	r15
    9110:	c9 2f       	mov	r28, r25
    9112:	dd 27       	eor	r29, r29
    9114:	88 23       	and	r24, r24
    9116:	2a f0       	brmi	.+10     	; 0x9122 <log+0x26>
    9118:	21 97       	sbiw	r28, 0x01	; 1
    911a:	66 0f       	add	r22, r22
    911c:	77 1f       	adc	r23, r23
    911e:	88 1f       	adc	r24, r24
    9120:	da f7       	brpl	.-10     	; 0x9118 <log+0x1c>
    9122:	20 e0       	ldi	r18, 0x00	; 0
    9124:	30 e0       	ldi	r19, 0x00	; 0
    9126:	40 e8       	ldi	r20, 0x80	; 128
    9128:	5f eb       	ldi	r21, 0xBF	; 191
    912a:	9f e3       	ldi	r25, 0x3F	; 63
    912c:	88 39       	cpi	r24, 0x98	; 152
    912e:	20 f0       	brcs	.+8      	; 0x9138 <log+0x3c>
    9130:	80 3e       	cpi	r24, 0xE0	; 224
    9132:	30 f0       	brcs	.+12     	; 0x9140 <log+0x44>
    9134:	21 96       	adiw	r28, 0x01	; 1
    9136:	8f 77       	andi	r24, 0x7F	; 127
    9138:	52 de       	rcall	.-860    	; 0x8dde <__addsf3>
    913a:	e8 eb       	ldi	r30, 0xB8	; 184
    913c:	f0 e0       	ldi	r31, 0x00	; 0
    913e:	03 c0       	rjmp	.+6      	; 0x9146 <log+0x4a>
    9140:	4e de       	rcall	.-868    	; 0x8dde <__addsf3>
    9142:	e5 ee       	ldi	r30, 0xE5	; 229
    9144:	f0 e0       	ldi	r31, 0x00	; 0
    9146:	2c d1       	rcall	.+600    	; 0x93a0 <__fp_powser>
    9148:	8b 01       	movw	r16, r22
    914a:	be 01       	movw	r22, r28
    914c:	ec 01       	movw	r28, r24
    914e:	fb 2e       	mov	r15, r27
    9150:	6f 57       	subi	r22, 0x7F	; 127
    9152:	71 09       	sbc	r23, r1
    9154:	75 95       	asr	r23
    9156:	77 1f       	adc	r23, r23
    9158:	88 0b       	sbc	r24, r24
    915a:	99 0b       	sbc	r25, r25
    915c:	3a df       	rcall	.-396    	; 0x8fd2 <__floatsisf>
    915e:	28 e1       	ldi	r18, 0x18	; 24
    9160:	32 e7       	ldi	r19, 0x72	; 114
    9162:	41 e3       	ldi	r20, 0x31	; 49
    9164:	5f e3       	ldi	r21, 0x3F	; 63
    9166:	16 d0       	rcall	.+44     	; 0x9194 <__mulsf3x>
    9168:	af 2d       	mov	r26, r15
    916a:	98 01       	movw	r18, r16
    916c:	ae 01       	movw	r20, r28
    916e:	ff 90       	pop	r15
    9170:	0f 91       	pop	r16
    9172:	1f 91       	pop	r17
    9174:	cf 91       	pop	r28
    9176:	df 91       	pop	r29
    9178:	43 de       	rcall	.-890    	; 0x8e00 <__addsf3x>
    917a:	7d cf       	rjmp	.-262    	; 0x9076 <__fp_round>

0000917c <__mulsf3>:
    917c:	0b d0       	rcall	.+22     	; 0x9194 <__mulsf3x>
    917e:	7b cf       	rjmp	.-266    	; 0x9076 <__fp_round>
    9180:	6c df       	rcall	.-296    	; 0x905a <__fp_pscA>
    9182:	28 f0       	brcs	.+10     	; 0x918e <__mulsf3+0x12>
    9184:	71 df       	rcall	.-286    	; 0x9068 <__fp_pscB>
    9186:	18 f0       	brcs	.+6      	; 0x918e <__mulsf3+0x12>
    9188:	95 23       	and	r25, r21
    918a:	09 f0       	breq	.+2      	; 0x918e <__mulsf3+0x12>
    918c:	5d cf       	rjmp	.-326    	; 0x9048 <__fp_inf>
    918e:	62 cf       	rjmp	.-316    	; 0x9054 <__fp_nan>
    9190:	11 24       	eor	r1, r1
    9192:	a5 cf       	rjmp	.-182    	; 0x90de <__fp_szero>

00009194 <__mulsf3x>:
    9194:	81 df       	rcall	.-254    	; 0x9098 <__fp_split3>
    9196:	a0 f3       	brcs	.-24     	; 0x9180 <__mulsf3+0x4>

00009198 <__mulsf3_pse>:
    9198:	95 9f       	mul	r25, r21
    919a:	d1 f3       	breq	.-12     	; 0x9190 <__mulsf3+0x14>
    919c:	95 0f       	add	r25, r21
    919e:	50 e0       	ldi	r21, 0x00	; 0
    91a0:	55 1f       	adc	r21, r21
    91a2:	62 9f       	mul	r22, r18
    91a4:	f0 01       	movw	r30, r0
    91a6:	72 9f       	mul	r23, r18
    91a8:	bb 27       	eor	r27, r27
    91aa:	f0 0d       	add	r31, r0
    91ac:	b1 1d       	adc	r27, r1
    91ae:	63 9f       	mul	r22, r19
    91b0:	aa 27       	eor	r26, r26
    91b2:	f0 0d       	add	r31, r0
    91b4:	b1 1d       	adc	r27, r1
    91b6:	aa 1f       	adc	r26, r26
    91b8:	64 9f       	mul	r22, r20
    91ba:	66 27       	eor	r22, r22
    91bc:	b0 0d       	add	r27, r0
    91be:	a1 1d       	adc	r26, r1
    91c0:	66 1f       	adc	r22, r22
    91c2:	82 9f       	mul	r24, r18
    91c4:	22 27       	eor	r18, r18
    91c6:	b0 0d       	add	r27, r0
    91c8:	a1 1d       	adc	r26, r1
    91ca:	62 1f       	adc	r22, r18
    91cc:	73 9f       	mul	r23, r19
    91ce:	b0 0d       	add	r27, r0
    91d0:	a1 1d       	adc	r26, r1
    91d2:	62 1f       	adc	r22, r18
    91d4:	83 9f       	mul	r24, r19
    91d6:	a0 0d       	add	r26, r0
    91d8:	61 1d       	adc	r22, r1
    91da:	22 1f       	adc	r18, r18
    91dc:	74 9f       	mul	r23, r20
    91de:	33 27       	eor	r19, r19
    91e0:	a0 0d       	add	r26, r0
    91e2:	61 1d       	adc	r22, r1
    91e4:	23 1f       	adc	r18, r19
    91e6:	84 9f       	mul	r24, r20
    91e8:	60 0d       	add	r22, r0
    91ea:	21 1d       	adc	r18, r1
    91ec:	82 2f       	mov	r24, r18
    91ee:	76 2f       	mov	r23, r22
    91f0:	6a 2f       	mov	r22, r26
    91f2:	11 24       	eor	r1, r1
    91f4:	9f 57       	subi	r25, 0x7F	; 127
    91f6:	50 40       	sbci	r21, 0x00	; 0
    91f8:	8a f0       	brmi	.+34     	; 0x921c <__mulsf3_pse+0x84>
    91fa:	e1 f0       	breq	.+56     	; 0x9234 <__mulsf3_pse+0x9c>
    91fc:	88 23       	and	r24, r24
    91fe:	4a f0       	brmi	.+18     	; 0x9212 <__mulsf3_pse+0x7a>
    9200:	ee 0f       	add	r30, r30
    9202:	ff 1f       	adc	r31, r31
    9204:	bb 1f       	adc	r27, r27
    9206:	66 1f       	adc	r22, r22
    9208:	77 1f       	adc	r23, r23
    920a:	88 1f       	adc	r24, r24
    920c:	91 50       	subi	r25, 0x01	; 1
    920e:	50 40       	sbci	r21, 0x00	; 0
    9210:	a9 f7       	brne	.-22     	; 0x91fc <__mulsf3_pse+0x64>
    9212:	9e 3f       	cpi	r25, 0xFE	; 254
    9214:	51 05       	cpc	r21, r1
    9216:	70 f0       	brcs	.+28     	; 0x9234 <__mulsf3_pse+0x9c>
    9218:	17 cf       	rjmp	.-466    	; 0x9048 <__fp_inf>
    921a:	61 cf       	rjmp	.-318    	; 0x90de <__fp_szero>
    921c:	5f 3f       	cpi	r21, 0xFF	; 255
    921e:	ec f3       	brlt	.-6      	; 0x921a <__mulsf3_pse+0x82>
    9220:	98 3e       	cpi	r25, 0xE8	; 232
    9222:	dc f3       	brlt	.-10     	; 0x921a <__mulsf3_pse+0x82>
    9224:	86 95       	lsr	r24
    9226:	77 95       	ror	r23
    9228:	67 95       	ror	r22
    922a:	b7 95       	ror	r27
    922c:	f7 95       	ror	r31
    922e:	e7 95       	ror	r30
    9230:	9f 5f       	subi	r25, 0xFF	; 255
    9232:	c1 f7       	brne	.-16     	; 0x9224 <__mulsf3_pse+0x8c>
    9234:	fe 2b       	or	r31, r30
    9236:	88 0f       	add	r24, r24
    9238:	91 1d       	adc	r25, r1
    923a:	96 95       	lsr	r25
    923c:	87 95       	ror	r24
    923e:	97 f9       	bld	r25, 7
    9240:	08 95       	ret

00009242 <pow>:
    9242:	fa 01       	movw	r30, r20
    9244:	ee 0f       	add	r30, r30
    9246:	ff 1f       	adc	r31, r31
    9248:	30 96       	adiw	r30, 0x00	; 0
    924a:	21 05       	cpc	r18, r1
    924c:	31 05       	cpc	r19, r1
    924e:	99 f1       	breq	.+102    	; 0x92b6 <pow+0x74>
    9250:	61 15       	cp	r22, r1
    9252:	71 05       	cpc	r23, r1
    9254:	61 f4       	brne	.+24     	; 0x926e <pow+0x2c>
    9256:	80 38       	cpi	r24, 0x80	; 128
    9258:	bf e3       	ldi	r27, 0x3F	; 63
    925a:	9b 07       	cpc	r25, r27
    925c:	49 f1       	breq	.+82     	; 0x92b0 <pow+0x6e>
    925e:	68 94       	set
    9260:	90 38       	cpi	r25, 0x80	; 128
    9262:	81 05       	cpc	r24, r1
    9264:	61 f0       	breq	.+24     	; 0x927e <pow+0x3c>
    9266:	80 38       	cpi	r24, 0x80	; 128
    9268:	bf ef       	ldi	r27, 0xFF	; 255
    926a:	9b 07       	cpc	r25, r27
    926c:	41 f0       	breq	.+16     	; 0x927e <pow+0x3c>
    926e:	99 23       	and	r25, r25
    9270:	42 f5       	brpl	.+80     	; 0x92c2 <pow+0x80>
    9272:	ff 3f       	cpi	r31, 0xFF	; 255
    9274:	e1 05       	cpc	r30, r1
    9276:	31 05       	cpc	r19, r1
    9278:	21 05       	cpc	r18, r1
    927a:	11 f1       	breq	.+68     	; 0x92c0 <pow+0x7e>
    927c:	e8 94       	clt
    927e:	08 94       	sec
    9280:	e7 95       	ror	r30
    9282:	d9 01       	movw	r26, r18
    9284:	aa 23       	and	r26, r26
    9286:	29 f4       	brne	.+10     	; 0x9292 <pow+0x50>
    9288:	ab 2f       	mov	r26, r27
    928a:	be 2f       	mov	r27, r30
    928c:	f8 5f       	subi	r31, 0xF8	; 248
    928e:	d0 f3       	brcs	.-12     	; 0x9284 <pow+0x42>
    9290:	10 c0       	rjmp	.+32     	; 0x92b2 <pow+0x70>
    9292:	ff 5f       	subi	r31, 0xFF	; 255
    9294:	70 f4       	brcc	.+28     	; 0x92b2 <pow+0x70>
    9296:	a6 95       	lsr	r26
    9298:	e0 f7       	brcc	.-8      	; 0x9292 <pow+0x50>
    929a:	f7 39       	cpi	r31, 0x97	; 151
    929c:	50 f0       	brcs	.+20     	; 0x92b2 <pow+0x70>
    929e:	19 f0       	breq	.+6      	; 0x92a6 <pow+0x64>
    92a0:	ff 3a       	cpi	r31, 0xAF	; 175
    92a2:	38 f4       	brcc	.+14     	; 0x92b2 <pow+0x70>
    92a4:	9f 77       	andi	r25, 0x7F	; 127
    92a6:	9f 93       	push	r25
    92a8:	0c d0       	rcall	.+24     	; 0x92c2 <pow+0x80>
    92aa:	0f 90       	pop	r0
    92ac:	07 fc       	sbrc	r0, 7
    92ae:	90 58       	subi	r25, 0x80	; 128
    92b0:	08 95       	ret
    92b2:	3e f0       	brts	.+14     	; 0x92c2 <pow+0x80>
    92b4:	cf ce       	rjmp	.-610    	; 0x9054 <__fp_nan>
    92b6:	60 e0       	ldi	r22, 0x00	; 0
    92b8:	70 e0       	ldi	r23, 0x00	; 0
    92ba:	80 e8       	ldi	r24, 0x80	; 128
    92bc:	9f e3       	ldi	r25, 0x3F	; 63
    92be:	08 95       	ret
    92c0:	4f e7       	ldi	r20, 0x7F	; 127
    92c2:	9f 77       	andi	r25, 0x7F	; 127
    92c4:	5f 93       	push	r21
    92c6:	4f 93       	push	r20
    92c8:	3f 93       	push	r19
    92ca:	2f 93       	push	r18
    92cc:	17 df       	rcall	.-466    	; 0x90fc <log>
    92ce:	2f 91       	pop	r18
    92d0:	3f 91       	pop	r19
    92d2:	4f 91       	pop	r20
    92d4:	5f 91       	pop	r21
    92d6:	52 df       	rcall	.-348    	; 0x917c <__mulsf3>
    92d8:	05 c0       	rjmp	.+10     	; 0x92e4 <exp>
    92da:	19 f4       	brne	.+6      	; 0x92e2 <pow+0xa0>
    92dc:	0e f0       	brts	.+2      	; 0x92e0 <pow+0x9e>
    92de:	b4 ce       	rjmp	.-664    	; 0x9048 <__fp_inf>
    92e0:	fd ce       	rjmp	.-518    	; 0x90dc <__fp_zero>
    92e2:	b8 ce       	rjmp	.-656    	; 0x9054 <__fp_nan>

000092e4 <exp>:
    92e4:	e1 de       	rcall	.-574    	; 0x90a8 <__fp_splitA>
    92e6:	c8 f3       	brcs	.-14     	; 0x92da <pow+0x98>
    92e8:	96 38       	cpi	r25, 0x86	; 134
    92ea:	c0 f7       	brcc	.-16     	; 0x92dc <pow+0x9a>
    92ec:	07 f8       	bld	r0, 7
    92ee:	0f 92       	push	r0
    92f0:	e8 94       	clt
    92f2:	2b e3       	ldi	r18, 0x3B	; 59
    92f4:	3a ea       	ldi	r19, 0xAA	; 170
    92f6:	48 eb       	ldi	r20, 0xB8	; 184
    92f8:	5f e7       	ldi	r21, 0x7F	; 127
    92fa:	4e df       	rcall	.-356    	; 0x9198 <__mulsf3_pse>
    92fc:	0f 92       	push	r0
    92fe:	0f 92       	push	r0
    9300:	0f 92       	push	r0
    9302:	4d b7       	in	r20, 0x3d	; 61
    9304:	5e b7       	in	r21, 0x3e	; 62
    9306:	0f 92       	push	r0
    9308:	ad d0       	rcall	.+346    	; 0x9464 <modf>
    930a:	e2 e1       	ldi	r30, 0x12	; 18
    930c:	f1 e0       	ldi	r31, 0x01	; 1
    930e:	48 d0       	rcall	.+144    	; 0x93a0 <__fp_powser>
    9310:	4f 91       	pop	r20
    9312:	5f 91       	pop	r21
    9314:	ef 91       	pop	r30
    9316:	ff 91       	pop	r31
    9318:	e5 95       	asr	r30
    931a:	ee 1f       	adc	r30, r30
    931c:	ff 1f       	adc	r31, r31
    931e:	49 f0       	breq	.+18     	; 0x9332 <exp+0x4e>
    9320:	fe 57       	subi	r31, 0x7E	; 126
    9322:	e0 68       	ori	r30, 0x80	; 128
    9324:	44 27       	eor	r20, r20
    9326:	ee 0f       	add	r30, r30
    9328:	44 1f       	adc	r20, r20
    932a:	fa 95       	dec	r31
    932c:	e1 f7       	brne	.-8      	; 0x9326 <exp+0x42>
    932e:	41 95       	neg	r20
    9330:	55 0b       	sbc	r21, r21
    9332:	64 d0       	rcall	.+200    	; 0x93fc <ldexp>
    9334:	0f 90       	pop	r0
    9336:	07 fe       	sbrs	r0, 7
    9338:	58 c0       	rjmp	.+176    	; 0x93ea <inverse>
    933a:	08 95       	ret

0000933c <__fp_cmp>:
    933c:	99 0f       	add	r25, r25
    933e:	00 08       	sbc	r0, r0
    9340:	55 0f       	add	r21, r21
    9342:	aa 0b       	sbc	r26, r26
    9344:	e0 e8       	ldi	r30, 0x80	; 128
    9346:	fe ef       	ldi	r31, 0xFE	; 254
    9348:	16 16       	cp	r1, r22
    934a:	17 06       	cpc	r1, r23
    934c:	e8 07       	cpc	r30, r24
    934e:	f9 07       	cpc	r31, r25
    9350:	c0 f0       	brcs	.+48     	; 0x9382 <__fp_cmp+0x46>
    9352:	12 16       	cp	r1, r18
    9354:	13 06       	cpc	r1, r19
    9356:	e4 07       	cpc	r30, r20
    9358:	f5 07       	cpc	r31, r21
    935a:	98 f0       	brcs	.+38     	; 0x9382 <__fp_cmp+0x46>
    935c:	62 1b       	sub	r22, r18
    935e:	73 0b       	sbc	r23, r19
    9360:	84 0b       	sbc	r24, r20
    9362:	95 0b       	sbc	r25, r21
    9364:	39 f4       	brne	.+14     	; 0x9374 <__fp_cmp+0x38>
    9366:	0a 26       	eor	r0, r26
    9368:	61 f0       	breq	.+24     	; 0x9382 <__fp_cmp+0x46>
    936a:	23 2b       	or	r18, r19
    936c:	24 2b       	or	r18, r20
    936e:	25 2b       	or	r18, r21
    9370:	21 f4       	brne	.+8      	; 0x937a <__fp_cmp+0x3e>
    9372:	08 95       	ret
    9374:	0a 26       	eor	r0, r26
    9376:	09 f4       	brne	.+2      	; 0x937a <__fp_cmp+0x3e>
    9378:	a1 40       	sbci	r26, 0x01	; 1
    937a:	a6 95       	lsr	r26
    937c:	8f ef       	ldi	r24, 0xFF	; 255
    937e:	81 1d       	adc	r24, r1
    9380:	81 1d       	adc	r24, r1
    9382:	08 95       	ret

00009384 <__fp_mpack>:
    9384:	9f 3f       	cpi	r25, 0xFF	; 255
    9386:	31 f0       	breq	.+12     	; 0x9394 <__fp_mpack_finite+0xc>

00009388 <__fp_mpack_finite>:
    9388:	91 50       	subi	r25, 0x01	; 1
    938a:	20 f4       	brcc	.+8      	; 0x9394 <__fp_mpack_finite+0xc>
    938c:	87 95       	ror	r24
    938e:	77 95       	ror	r23
    9390:	67 95       	ror	r22
    9392:	b7 95       	ror	r27
    9394:	88 0f       	add	r24, r24
    9396:	91 1d       	adc	r25, r1
    9398:	96 95       	lsr	r25
    939a:	87 95       	ror	r24
    939c:	97 f9       	bld	r25, 7
    939e:	08 95       	ret

000093a0 <__fp_powser>:
    93a0:	df 93       	push	r29
    93a2:	cf 93       	push	r28
    93a4:	1f 93       	push	r17
    93a6:	0f 93       	push	r16
    93a8:	ff 92       	push	r15
    93aa:	ef 92       	push	r14
    93ac:	df 92       	push	r13
    93ae:	7b 01       	movw	r14, r22
    93b0:	8c 01       	movw	r16, r24
    93b2:	68 94       	set
    93b4:	05 c0       	rjmp	.+10     	; 0x93c0 <__fp_powser+0x20>
    93b6:	da 2e       	mov	r13, r26
    93b8:	ef 01       	movw	r28, r30
    93ba:	ec de       	rcall	.-552    	; 0x9194 <__mulsf3x>
    93bc:	fe 01       	movw	r30, r28
    93be:	e8 94       	clt
    93c0:	a5 91       	lpm	r26, Z+
    93c2:	25 91       	lpm	r18, Z+
    93c4:	35 91       	lpm	r19, Z+
    93c6:	45 91       	lpm	r20, Z+
    93c8:	55 91       	lpm	r21, Z+
    93ca:	ae f3       	brts	.-22     	; 0x93b6 <__fp_powser+0x16>
    93cc:	ef 01       	movw	r28, r30
    93ce:	18 dd       	rcall	.-1488   	; 0x8e00 <__addsf3x>
    93d0:	fe 01       	movw	r30, r28
    93d2:	97 01       	movw	r18, r14
    93d4:	a8 01       	movw	r20, r16
    93d6:	da 94       	dec	r13
    93d8:	79 f7       	brne	.-34     	; 0x93b8 <__fp_powser+0x18>
    93da:	df 90       	pop	r13
    93dc:	ef 90       	pop	r14
    93de:	ff 90       	pop	r15
    93e0:	0f 91       	pop	r16
    93e2:	1f 91       	pop	r17
    93e4:	cf 91       	pop	r28
    93e6:	df 91       	pop	r29
    93e8:	08 95       	ret

000093ea <inverse>:
    93ea:	9b 01       	movw	r18, r22
    93ec:	ac 01       	movw	r20, r24
    93ee:	60 e0       	ldi	r22, 0x00	; 0
    93f0:	70 e0       	ldi	r23, 0x00	; 0
    93f2:	80 e8       	ldi	r24, 0x80	; 128
    93f4:	9f e3       	ldi	r25, 0x3F	; 63
    93f6:	57 cd       	rjmp	.-1362   	; 0x8ea6 <__divsf3>
    93f8:	27 ce       	rjmp	.-946    	; 0x9048 <__fp_inf>
    93fa:	c4 cf       	rjmp	.-120    	; 0x9384 <__fp_mpack>

000093fc <ldexp>:
    93fc:	55 de       	rcall	.-854    	; 0x90a8 <__fp_splitA>
    93fe:	e8 f3       	brcs	.-6      	; 0x93fa <inverse+0x10>
    9400:	99 23       	and	r25, r25
    9402:	d9 f3       	breq	.-10     	; 0x93fa <inverse+0x10>
    9404:	94 0f       	add	r25, r20
    9406:	51 1d       	adc	r21, r1
    9408:	bb f3       	brvs	.-18     	; 0x93f8 <inverse+0xe>
    940a:	91 50       	subi	r25, 0x01	; 1
    940c:	50 40       	sbci	r21, 0x00	; 0
    940e:	94 f0       	brlt	.+36     	; 0x9434 <ldexp+0x38>
    9410:	59 f0       	breq	.+22     	; 0x9428 <ldexp+0x2c>
    9412:	88 23       	and	r24, r24
    9414:	32 f0       	brmi	.+12     	; 0x9422 <ldexp+0x26>
    9416:	66 0f       	add	r22, r22
    9418:	77 1f       	adc	r23, r23
    941a:	88 1f       	adc	r24, r24
    941c:	91 50       	subi	r25, 0x01	; 1
    941e:	50 40       	sbci	r21, 0x00	; 0
    9420:	c1 f7       	brne	.-16     	; 0x9412 <ldexp+0x16>
    9422:	9e 3f       	cpi	r25, 0xFE	; 254
    9424:	51 05       	cpc	r21, r1
    9426:	44 f7       	brge	.-48     	; 0x93f8 <inverse+0xe>
    9428:	88 0f       	add	r24, r24
    942a:	91 1d       	adc	r25, r1
    942c:	96 95       	lsr	r25
    942e:	87 95       	ror	r24
    9430:	97 f9       	bld	r25, 7
    9432:	08 95       	ret
    9434:	5f 3f       	cpi	r21, 0xFF	; 255
    9436:	ac f0       	brlt	.+42     	; 0x9462 <ldexp+0x66>
    9438:	98 3e       	cpi	r25, 0xE8	; 232
    943a:	9c f0       	brlt	.+38     	; 0x9462 <ldexp+0x66>
    943c:	bb 27       	eor	r27, r27
    943e:	86 95       	lsr	r24
    9440:	77 95       	ror	r23
    9442:	67 95       	ror	r22
    9444:	b7 95       	ror	r27
    9446:	08 f4       	brcc	.+2      	; 0x944a <ldexp+0x4e>
    9448:	b1 60       	ori	r27, 0x01	; 1
    944a:	93 95       	inc	r25
    944c:	c1 f7       	brne	.-16     	; 0x943e <ldexp+0x42>
    944e:	bb 0f       	add	r27, r27
    9450:	58 f7       	brcc	.-42     	; 0x9428 <ldexp+0x2c>
    9452:	11 f4       	brne	.+4      	; 0x9458 <ldexp+0x5c>
    9454:	60 ff       	sbrs	r22, 0
    9456:	e8 cf       	rjmp	.-48     	; 0x9428 <ldexp+0x2c>
    9458:	6f 5f       	subi	r22, 0xFF	; 255
    945a:	7f 4f       	sbci	r23, 0xFF	; 255
    945c:	8f 4f       	sbci	r24, 0xFF	; 255
    945e:	9f 4f       	sbci	r25, 0xFF	; 255
    9460:	e3 cf       	rjmp	.-58     	; 0x9428 <ldexp+0x2c>
    9462:	3d ce       	rjmp	.-902    	; 0x90de <__fp_szero>

00009464 <modf>:
    9464:	fa 01       	movw	r30, r20
    9466:	dc 01       	movw	r26, r24
    9468:	aa 0f       	add	r26, r26
    946a:	bb 1f       	adc	r27, r27
    946c:	9b 01       	movw	r18, r22
    946e:	ac 01       	movw	r20, r24
    9470:	bf 57       	subi	r27, 0x7F	; 127
    9472:	28 f4       	brcc	.+10     	; 0x947e <modf+0x1a>
    9474:	22 27       	eor	r18, r18
    9476:	33 27       	eor	r19, r19
    9478:	44 27       	eor	r20, r20
    947a:	50 78       	andi	r21, 0x80	; 128
    947c:	1f c0       	rjmp	.+62     	; 0x94bc <modf+0x58>
    947e:	b7 51       	subi	r27, 0x17	; 23
    9480:	88 f4       	brcc	.+34     	; 0x94a4 <modf+0x40>
    9482:	ab 2f       	mov	r26, r27
    9484:	00 24       	eor	r0, r0
    9486:	46 95       	lsr	r20
    9488:	37 95       	ror	r19
    948a:	27 95       	ror	r18
    948c:	01 1c       	adc	r0, r1
    948e:	a3 95       	inc	r26
    9490:	d2 f3       	brmi	.-12     	; 0x9486 <modf+0x22>
    9492:	00 20       	and	r0, r0
    9494:	69 f0       	breq	.+26     	; 0x94b0 <modf+0x4c>
    9496:	22 0f       	add	r18, r18
    9498:	33 1f       	adc	r19, r19
    949a:	44 1f       	adc	r20, r20
    949c:	b3 95       	inc	r27
    949e:	da f3       	brmi	.-10     	; 0x9496 <modf+0x32>
    94a0:	0d d0       	rcall	.+26     	; 0x94bc <modf+0x58>
    94a2:	9c cc       	rjmp	.-1736   	; 0x8ddc <__subsf3>
    94a4:	61 30       	cpi	r22, 0x01	; 1
    94a6:	71 05       	cpc	r23, r1
    94a8:	a0 e8       	ldi	r26, 0x80	; 128
    94aa:	8a 07       	cpc	r24, r26
    94ac:	b9 46       	sbci	r27, 0x69	; 105
    94ae:	30 f4       	brcc	.+12     	; 0x94bc <modf+0x58>
    94b0:	9b 01       	movw	r18, r22
    94b2:	ac 01       	movw	r20, r24
    94b4:	66 27       	eor	r22, r22
    94b6:	77 27       	eor	r23, r23
    94b8:	88 27       	eor	r24, r24
    94ba:	90 78       	andi	r25, 0x80	; 128
    94bc:	30 96       	adiw	r30, 0x00	; 0
    94be:	21 f0       	breq	.+8      	; 0x94c8 <modf+0x64>
    94c0:	20 83       	st	Z, r18
    94c2:	31 83       	std	Z+1, r19	; 0x01
    94c4:	42 83       	std	Z+2, r20	; 0x02
    94c6:	53 83       	std	Z+3, r21	; 0x03
    94c8:	08 95       	ret

000094ca <__mulsi3>:
    94ca:	62 9f       	mul	r22, r18
    94cc:	d0 01       	movw	r26, r0
    94ce:	73 9f       	mul	r23, r19
    94d0:	f0 01       	movw	r30, r0
    94d2:	82 9f       	mul	r24, r18
    94d4:	e0 0d       	add	r30, r0
    94d6:	f1 1d       	adc	r31, r1
    94d8:	64 9f       	mul	r22, r20
    94da:	e0 0d       	add	r30, r0
    94dc:	f1 1d       	adc	r31, r1
    94de:	92 9f       	mul	r25, r18
    94e0:	f0 0d       	add	r31, r0
    94e2:	83 9f       	mul	r24, r19
    94e4:	f0 0d       	add	r31, r0
    94e6:	74 9f       	mul	r23, r20
    94e8:	f0 0d       	add	r31, r0
    94ea:	65 9f       	mul	r22, r21
    94ec:	f0 0d       	add	r31, r0
    94ee:	99 27       	eor	r25, r25
    94f0:	72 9f       	mul	r23, r18
    94f2:	b0 0d       	add	r27, r0
    94f4:	e1 1d       	adc	r30, r1
    94f6:	f9 1f       	adc	r31, r25
    94f8:	63 9f       	mul	r22, r19
    94fa:	b0 0d       	add	r27, r0
    94fc:	e1 1d       	adc	r30, r1
    94fe:	f9 1f       	adc	r31, r25
    9500:	bd 01       	movw	r22, r26
    9502:	cf 01       	movw	r24, r30
    9504:	11 24       	eor	r1, r1
    9506:	08 95       	ret

00009508 <__udivmodhi4>:
    9508:	aa 1b       	sub	r26, r26
    950a:	bb 1b       	sub	r27, r27
    950c:	51 e1       	ldi	r21, 0x11	; 17
    950e:	07 c0       	rjmp	.+14     	; 0x951e <__udivmodhi4_ep>

00009510 <__udivmodhi4_loop>:
    9510:	aa 1f       	adc	r26, r26
    9512:	bb 1f       	adc	r27, r27
    9514:	a6 17       	cp	r26, r22
    9516:	b7 07       	cpc	r27, r23
    9518:	10 f0       	brcs	.+4      	; 0x951e <__udivmodhi4_ep>
    951a:	a6 1b       	sub	r26, r22
    951c:	b7 0b       	sbc	r27, r23

0000951e <__udivmodhi4_ep>:
    951e:	88 1f       	adc	r24, r24
    9520:	99 1f       	adc	r25, r25
    9522:	5a 95       	dec	r21
    9524:	a9 f7       	brne	.-22     	; 0x9510 <__udivmodhi4_loop>
    9526:	80 95       	com	r24
    9528:	90 95       	com	r25
    952a:	bc 01       	movw	r22, r24
    952c:	cd 01       	movw	r24, r26
    952e:	08 95       	ret

00009530 <__udivmodsi4>:
    9530:	a1 e2       	ldi	r26, 0x21	; 33
    9532:	1a 2e       	mov	r1, r26
    9534:	aa 1b       	sub	r26, r26
    9536:	bb 1b       	sub	r27, r27
    9538:	fd 01       	movw	r30, r26
    953a:	0d c0       	rjmp	.+26     	; 0x9556 <__udivmodsi4_ep>

0000953c <__udivmodsi4_loop>:
    953c:	aa 1f       	adc	r26, r26
    953e:	bb 1f       	adc	r27, r27
    9540:	ee 1f       	adc	r30, r30
    9542:	ff 1f       	adc	r31, r31
    9544:	a2 17       	cp	r26, r18
    9546:	b3 07       	cpc	r27, r19
    9548:	e4 07       	cpc	r30, r20
    954a:	f5 07       	cpc	r31, r21
    954c:	20 f0       	brcs	.+8      	; 0x9556 <__udivmodsi4_ep>
    954e:	a2 1b       	sub	r26, r18
    9550:	b3 0b       	sbc	r27, r19
    9552:	e4 0b       	sbc	r30, r20
    9554:	f5 0b       	sbc	r31, r21

00009556 <__udivmodsi4_ep>:
    9556:	66 1f       	adc	r22, r22
    9558:	77 1f       	adc	r23, r23
    955a:	88 1f       	adc	r24, r24
    955c:	99 1f       	adc	r25, r25
    955e:	1a 94       	dec	r1
    9560:	69 f7       	brne	.-38     	; 0x953c <__udivmodsi4_loop>
    9562:	60 95       	com	r22
    9564:	70 95       	com	r23
    9566:	80 95       	com	r24
    9568:	90 95       	com	r25
    956a:	9b 01       	movw	r18, r22
    956c:	ac 01       	movw	r20, r24
    956e:	bd 01       	movw	r22, r26
    9570:	cf 01       	movw	r24, r30
    9572:	08 95       	ret

00009574 <__prologue_saves__>:
    9574:	2f 92       	push	r2
    9576:	3f 92       	push	r3
    9578:	4f 92       	push	r4
    957a:	5f 92       	push	r5
    957c:	6f 92       	push	r6
    957e:	7f 92       	push	r7
    9580:	8f 92       	push	r8
    9582:	9f 92       	push	r9
    9584:	af 92       	push	r10
    9586:	bf 92       	push	r11
    9588:	cf 92       	push	r12
    958a:	df 92       	push	r13
    958c:	ef 92       	push	r14
    958e:	ff 92       	push	r15
    9590:	0f 93       	push	r16
    9592:	1f 93       	push	r17
    9594:	cf 93       	push	r28
    9596:	df 93       	push	r29
    9598:	cd b7       	in	r28, 0x3d	; 61
    959a:	de b7       	in	r29, 0x3e	; 62
    959c:	ca 1b       	sub	r28, r26
    959e:	db 0b       	sbc	r29, r27
    95a0:	0f b6       	in	r0, 0x3f	; 63
    95a2:	f8 94       	cli
    95a4:	de bf       	out	0x3e, r29	; 62
    95a6:	0f be       	out	0x3f, r0	; 63
    95a8:	cd bf       	out	0x3d, r28	; 61
    95aa:	09 94       	ijmp

000095ac <__epilogue_restores__>:
    95ac:	2a 88       	ldd	r2, Y+18	; 0x12
    95ae:	39 88       	ldd	r3, Y+17	; 0x11
    95b0:	48 88       	ldd	r4, Y+16	; 0x10
    95b2:	5f 84       	ldd	r5, Y+15	; 0x0f
    95b4:	6e 84       	ldd	r6, Y+14	; 0x0e
    95b6:	7d 84       	ldd	r7, Y+13	; 0x0d
    95b8:	8c 84       	ldd	r8, Y+12	; 0x0c
    95ba:	9b 84       	ldd	r9, Y+11	; 0x0b
    95bc:	aa 84       	ldd	r10, Y+10	; 0x0a
    95be:	b9 84       	ldd	r11, Y+9	; 0x09
    95c0:	c8 84       	ldd	r12, Y+8	; 0x08
    95c2:	df 80       	ldd	r13, Y+7	; 0x07
    95c4:	ee 80       	ldd	r14, Y+6	; 0x06
    95c6:	fd 80       	ldd	r15, Y+5	; 0x05
    95c8:	0c 81       	ldd	r16, Y+4	; 0x04
    95ca:	1b 81       	ldd	r17, Y+3	; 0x03
    95cc:	aa 81       	ldd	r26, Y+2	; 0x02
    95ce:	b9 81       	ldd	r27, Y+1	; 0x01
    95d0:	ce 0f       	add	r28, r30
    95d2:	d1 1d       	adc	r29, r1
    95d4:	0f b6       	in	r0, 0x3f	; 63
    95d6:	f8 94       	cli
    95d8:	de bf       	out	0x3e, r29	; 62
    95da:	0f be       	out	0x3f, r0	; 63
    95dc:	cd bf       	out	0x3d, r28	; 61
    95de:	ed 01       	movw	r28, r26
    95e0:	08 95       	ret

000095e2 <__ftoa_engine>:
    95e2:	28 30       	cpi	r18, 0x08	; 8
    95e4:	08 f0       	brcs	.+2      	; 0x95e8 <__ftoa_engine+0x6>
    95e6:	27 e0       	ldi	r18, 0x07	; 7
    95e8:	33 27       	eor	r19, r19
    95ea:	da 01       	movw	r26, r20
    95ec:	99 0f       	add	r25, r25
    95ee:	31 1d       	adc	r19, r1
    95f0:	87 fd       	sbrc	r24, 7
    95f2:	91 60       	ori	r25, 0x01	; 1
    95f4:	00 96       	adiw	r24, 0x00	; 0
    95f6:	61 05       	cpc	r22, r1
    95f8:	71 05       	cpc	r23, r1
    95fa:	39 f4       	brne	.+14     	; 0x960a <__ftoa_engine+0x28>
    95fc:	32 60       	ori	r19, 0x02	; 2
    95fe:	2e 5f       	subi	r18, 0xFE	; 254
    9600:	3d 93       	st	X+, r19
    9602:	30 e3       	ldi	r19, 0x30	; 48
    9604:	2a 95       	dec	r18
    9606:	e1 f7       	brne	.-8      	; 0x9600 <__ftoa_engine+0x1e>
    9608:	08 95       	ret
    960a:	9f 3f       	cpi	r25, 0xFF	; 255
    960c:	30 f0       	brcs	.+12     	; 0x961a <__ftoa_engine+0x38>
    960e:	80 38       	cpi	r24, 0x80	; 128
    9610:	71 05       	cpc	r23, r1
    9612:	61 05       	cpc	r22, r1
    9614:	09 f0       	breq	.+2      	; 0x9618 <__ftoa_engine+0x36>
    9616:	3c 5f       	subi	r19, 0xFC	; 252
    9618:	3c 5f       	subi	r19, 0xFC	; 252
    961a:	3d 93       	st	X+, r19
    961c:	91 30       	cpi	r25, 0x01	; 1
    961e:	08 f0       	brcs	.+2      	; 0x9622 <__ftoa_engine+0x40>
    9620:	80 68       	ori	r24, 0x80	; 128
    9622:	91 1d       	adc	r25, r1
    9624:	df 93       	push	r29
    9626:	cf 93       	push	r28
    9628:	1f 93       	push	r17
    962a:	0f 93       	push	r16
    962c:	ff 92       	push	r15
    962e:	ef 92       	push	r14
    9630:	19 2f       	mov	r17, r25
    9632:	98 7f       	andi	r25, 0xF8	; 248
    9634:	96 95       	lsr	r25
    9636:	e9 2f       	mov	r30, r25
    9638:	96 95       	lsr	r25
    963a:	96 95       	lsr	r25
    963c:	e9 0f       	add	r30, r25
    963e:	ff 27       	eor	r31, r31
    9640:	ed 5d       	subi	r30, 0xDD	; 221
    9642:	f5 4f       	sbci	r31, 0xF5	; 245
    9644:	99 27       	eor	r25, r25
    9646:	33 27       	eor	r19, r19
    9648:	ee 24       	eor	r14, r14
    964a:	ff 24       	eor	r15, r15
    964c:	a7 01       	movw	r20, r14
    964e:	e7 01       	movw	r28, r14
    9650:	05 90       	lpm	r0, Z+
    9652:	08 94       	sec
    9654:	07 94       	ror	r0
    9656:	28 f4       	brcc	.+10     	; 0x9662 <__ftoa_engine+0x80>
    9658:	36 0f       	add	r19, r22
    965a:	e7 1e       	adc	r14, r23
    965c:	f8 1e       	adc	r15, r24
    965e:	49 1f       	adc	r20, r25
    9660:	51 1d       	adc	r21, r1
    9662:	66 0f       	add	r22, r22
    9664:	77 1f       	adc	r23, r23
    9666:	88 1f       	adc	r24, r24
    9668:	99 1f       	adc	r25, r25
    966a:	06 94       	lsr	r0
    966c:	a1 f7       	brne	.-24     	; 0x9656 <__ftoa_engine+0x74>
    966e:	05 90       	lpm	r0, Z+
    9670:	07 94       	ror	r0
    9672:	28 f4       	brcc	.+10     	; 0x967e <__ftoa_engine+0x9c>
    9674:	e7 0e       	add	r14, r23
    9676:	f8 1e       	adc	r15, r24
    9678:	49 1f       	adc	r20, r25
    967a:	56 1f       	adc	r21, r22
    967c:	c1 1d       	adc	r28, r1
    967e:	77 0f       	add	r23, r23
    9680:	88 1f       	adc	r24, r24
    9682:	99 1f       	adc	r25, r25
    9684:	66 1f       	adc	r22, r22
    9686:	06 94       	lsr	r0
    9688:	a1 f7       	brne	.-24     	; 0x9672 <__ftoa_engine+0x90>
    968a:	05 90       	lpm	r0, Z+
    968c:	07 94       	ror	r0
    968e:	28 f4       	brcc	.+10     	; 0x969a <__ftoa_engine+0xb8>
    9690:	f8 0e       	add	r15, r24
    9692:	49 1f       	adc	r20, r25
    9694:	56 1f       	adc	r21, r22
    9696:	c7 1f       	adc	r28, r23
    9698:	d1 1d       	adc	r29, r1
    969a:	88 0f       	add	r24, r24
    969c:	99 1f       	adc	r25, r25
    969e:	66 1f       	adc	r22, r22
    96a0:	77 1f       	adc	r23, r23
    96a2:	06 94       	lsr	r0
    96a4:	a1 f7       	brne	.-24     	; 0x968e <__ftoa_engine+0xac>
    96a6:	05 90       	lpm	r0, Z+
    96a8:	07 94       	ror	r0
    96aa:	20 f4       	brcc	.+8      	; 0x96b4 <__ftoa_engine+0xd2>
    96ac:	49 0f       	add	r20, r25
    96ae:	56 1f       	adc	r21, r22
    96b0:	c7 1f       	adc	r28, r23
    96b2:	d8 1f       	adc	r29, r24
    96b4:	99 0f       	add	r25, r25
    96b6:	66 1f       	adc	r22, r22
    96b8:	77 1f       	adc	r23, r23
    96ba:	88 1f       	adc	r24, r24
    96bc:	06 94       	lsr	r0
    96be:	a9 f7       	brne	.-22     	; 0x96aa <__ftoa_engine+0xc8>
    96c0:	84 91       	lpm	r24, Z+
    96c2:	10 95       	com	r17
    96c4:	17 70       	andi	r17, 0x07	; 7
    96c6:	41 f0       	breq	.+16     	; 0x96d8 <__ftoa_engine+0xf6>
    96c8:	d6 95       	lsr	r29
    96ca:	c7 95       	ror	r28
    96cc:	57 95       	ror	r21
    96ce:	47 95       	ror	r20
    96d0:	f7 94       	ror	r15
    96d2:	e7 94       	ror	r14
    96d4:	1a 95       	dec	r17
    96d6:	c1 f7       	brne	.-16     	; 0x96c8 <__ftoa_engine+0xe6>
    96d8:	e9 ec       	ldi	r30, 0xC9	; 201
    96da:	f9 e0       	ldi	r31, 0x09	; 9
    96dc:	68 94       	set
    96de:	15 90       	lpm	r1, Z+
    96e0:	15 91       	lpm	r17, Z+
    96e2:	35 91       	lpm	r19, Z+
    96e4:	65 91       	lpm	r22, Z+
    96e6:	95 91       	lpm	r25, Z+
    96e8:	05 90       	lpm	r0, Z+
    96ea:	7f e2       	ldi	r23, 0x2F	; 47
    96ec:	73 95       	inc	r23
    96ee:	e1 18       	sub	r14, r1
    96f0:	f1 0a       	sbc	r15, r17
    96f2:	43 0b       	sbc	r20, r19
    96f4:	56 0b       	sbc	r21, r22
    96f6:	c9 0b       	sbc	r28, r25
    96f8:	d0 09       	sbc	r29, r0
    96fa:	c0 f7       	brcc	.-16     	; 0x96ec <__ftoa_engine+0x10a>
    96fc:	e1 0c       	add	r14, r1
    96fe:	f1 1e       	adc	r15, r17
    9700:	43 1f       	adc	r20, r19
    9702:	56 1f       	adc	r21, r22
    9704:	c9 1f       	adc	r28, r25
    9706:	d0 1d       	adc	r29, r0
    9708:	7e f4       	brtc	.+30     	; 0x9728 <__ftoa_engine+0x146>
    970a:	70 33       	cpi	r23, 0x30	; 48
    970c:	11 f4       	brne	.+4      	; 0x9712 <__ftoa_engine+0x130>
    970e:	8a 95       	dec	r24
    9710:	e6 cf       	rjmp	.-52     	; 0x96de <__ftoa_engine+0xfc>
    9712:	e8 94       	clt
    9714:	01 50       	subi	r16, 0x01	; 1
    9716:	30 f0       	brcs	.+12     	; 0x9724 <__ftoa_engine+0x142>
    9718:	08 0f       	add	r16, r24
    971a:	0a f4       	brpl	.+2      	; 0x971e <__ftoa_engine+0x13c>
    971c:	00 27       	eor	r16, r16
    971e:	02 17       	cp	r16, r18
    9720:	08 f4       	brcc	.+2      	; 0x9724 <__ftoa_engine+0x142>
    9722:	20 2f       	mov	r18, r16
    9724:	23 95       	inc	r18
    9726:	02 2f       	mov	r16, r18
    9728:	7a 33       	cpi	r23, 0x3A	; 58
    972a:	28 f0       	brcs	.+10     	; 0x9736 <__ftoa_engine+0x154>
    972c:	79 e3       	ldi	r23, 0x39	; 57
    972e:	7d 93       	st	X+, r23
    9730:	2a 95       	dec	r18
    9732:	e9 f7       	brne	.-6      	; 0x972e <__ftoa_engine+0x14c>
    9734:	10 c0       	rjmp	.+32     	; 0x9756 <__ftoa_engine+0x174>
    9736:	7d 93       	st	X+, r23
    9738:	2a 95       	dec	r18
    973a:	89 f6       	brne	.-94     	; 0x96de <__ftoa_engine+0xfc>
    973c:	06 94       	lsr	r0
    973e:	97 95       	ror	r25
    9740:	67 95       	ror	r22
    9742:	37 95       	ror	r19
    9744:	17 95       	ror	r17
    9746:	17 94       	ror	r1
    9748:	e1 18       	sub	r14, r1
    974a:	f1 0a       	sbc	r15, r17
    974c:	43 0b       	sbc	r20, r19
    974e:	56 0b       	sbc	r21, r22
    9750:	c9 0b       	sbc	r28, r25
    9752:	d0 09       	sbc	r29, r0
    9754:	98 f0       	brcs	.+38     	; 0x977c <__ftoa_engine+0x19a>
    9756:	23 95       	inc	r18
    9758:	7e 91       	ld	r23, -X
    975a:	73 95       	inc	r23
    975c:	7a 33       	cpi	r23, 0x3A	; 58
    975e:	08 f0       	brcs	.+2      	; 0x9762 <__ftoa_engine+0x180>
    9760:	70 e3       	ldi	r23, 0x30	; 48
    9762:	7c 93       	st	X, r23
    9764:	20 13       	cpse	r18, r16
    9766:	b8 f7       	brcc	.-18     	; 0x9756 <__ftoa_engine+0x174>
    9768:	7e 91       	ld	r23, -X
    976a:	70 61       	ori	r23, 0x10	; 16
    976c:	7d 93       	st	X+, r23
    976e:	30 f0       	brcs	.+12     	; 0x977c <__ftoa_engine+0x19a>
    9770:	83 95       	inc	r24
    9772:	71 e3       	ldi	r23, 0x31	; 49
    9774:	7d 93       	st	X+, r23
    9776:	70 e3       	ldi	r23, 0x30	; 48
    9778:	2a 95       	dec	r18
    977a:	e1 f7       	brne	.-8      	; 0x9774 <__ftoa_engine+0x192>
    977c:	11 24       	eor	r1, r1
    977e:	ef 90       	pop	r14
    9780:	ff 90       	pop	r15
    9782:	0f 91       	pop	r16
    9784:	1f 91       	pop	r17
    9786:	cf 91       	pop	r28
    9788:	df 91       	pop	r29
    978a:	99 27       	eor	r25, r25
    978c:	87 fd       	sbrc	r24, 7
    978e:	90 95       	com	r25
    9790:	08 95       	ret

00009792 <strnlen_P>:
    9792:	fc 01       	movw	r30, r24
    9794:	05 90       	lpm	r0, Z+
    9796:	61 50       	subi	r22, 0x01	; 1
    9798:	70 40       	sbci	r23, 0x00	; 0
    979a:	01 10       	cpse	r0, r1
    979c:	d8 f7       	brcc	.-10     	; 0x9794 <strnlen_P+0x2>
    979e:	80 95       	com	r24
    97a0:	90 95       	com	r25
    97a2:	8e 0f       	add	r24, r30
    97a4:	9f 1f       	adc	r25, r31
    97a6:	08 95       	ret

000097a8 <strnlen>:
    97a8:	fc 01       	movw	r30, r24
    97aa:	61 50       	subi	r22, 0x01	; 1
    97ac:	70 40       	sbci	r23, 0x00	; 0
    97ae:	01 90       	ld	r0, Z+
    97b0:	01 10       	cpse	r0, r1
    97b2:	d8 f7       	brcc	.-10     	; 0x97aa <strnlen+0x2>
    97b4:	80 95       	com	r24
    97b6:	90 95       	com	r25
    97b8:	8e 0f       	add	r24, r30
    97ba:	9f 1f       	adc	r25, r31
    97bc:	08 95       	ret

000097be <fdevopen>:
    97be:	0f 93       	push	r16
    97c0:	1f 93       	push	r17
    97c2:	cf 93       	push	r28
    97c4:	df 93       	push	r29
    97c6:	8c 01       	movw	r16, r24
    97c8:	eb 01       	movw	r28, r22
    97ca:	00 97       	sbiw	r24, 0x00	; 0
    97cc:	11 f4       	brne	.+4      	; 0x97d2 <fdevopen+0x14>
    97ce:	20 97       	sbiw	r28, 0x00	; 0
    97d0:	c9 f1       	breq	.+114    	; 0x9844 <fdevopen+0x86>
    97d2:	81 e0       	ldi	r24, 0x01	; 1
    97d4:	90 e0       	ldi	r25, 0x00	; 0
    97d6:	6e e0       	ldi	r22, 0x0E	; 14
    97d8:	70 e0       	ldi	r23, 0x00	; 0
    97da:	0e 94 4d 4d 	call	0x9a9a	; 0x9a9a <calloc>
    97de:	fc 01       	movw	r30, r24
    97e0:	9c 01       	movw	r18, r24
    97e2:	00 97       	sbiw	r24, 0x00	; 0
    97e4:	89 f1       	breq	.+98     	; 0x9848 <fdevopen+0x8a>
    97e6:	80 e8       	ldi	r24, 0x80	; 128
    97e8:	83 83       	std	Z+3, r24	; 0x03
    97ea:	20 97       	sbiw	r28, 0x00	; 0
    97ec:	71 f0       	breq	.+28     	; 0x980a <fdevopen+0x4c>
    97ee:	d3 87       	std	Z+11, r29	; 0x0b
    97f0:	c2 87       	std	Z+10, r28	; 0x0a
    97f2:	81 e8       	ldi	r24, 0x81	; 129
    97f4:	83 83       	std	Z+3, r24	; 0x03
    97f6:	80 91 5f 08 	lds	r24, 0x085F
    97fa:	90 91 60 08 	lds	r25, 0x0860
    97fe:	00 97       	sbiw	r24, 0x00	; 0
    9800:	21 f4       	brne	.+8      	; 0x980a <fdevopen+0x4c>
    9802:	f0 93 60 08 	sts	0x0860, r31
    9806:	e0 93 5f 08 	sts	0x085F, r30
    980a:	01 15       	cp	r16, r1
    980c:	11 05       	cpc	r17, r1
    980e:	e1 f0       	breq	.+56     	; 0x9848 <fdevopen+0x8a>
    9810:	11 87       	std	Z+9, r17	; 0x09
    9812:	00 87       	std	Z+8, r16	; 0x08
    9814:	83 81       	ldd	r24, Z+3	; 0x03
    9816:	82 60       	ori	r24, 0x02	; 2
    9818:	83 83       	std	Z+3, r24	; 0x03
    981a:	80 91 61 08 	lds	r24, 0x0861
    981e:	90 91 62 08 	lds	r25, 0x0862
    9822:	00 97       	sbiw	r24, 0x00	; 0
    9824:	89 f4       	brne	.+34     	; 0x9848 <fdevopen+0x8a>
    9826:	f0 93 62 08 	sts	0x0862, r31
    982a:	e0 93 61 08 	sts	0x0861, r30
    982e:	80 91 63 08 	lds	r24, 0x0863
    9832:	90 91 64 08 	lds	r25, 0x0864
    9836:	00 97       	sbiw	r24, 0x00	; 0
    9838:	39 f4       	brne	.+14     	; 0x9848 <fdevopen+0x8a>
    983a:	f0 93 64 08 	sts	0x0864, r31
    983e:	e0 93 63 08 	sts	0x0863, r30
    9842:	02 c0       	rjmp	.+4      	; 0x9848 <fdevopen+0x8a>
    9844:	20 e0       	ldi	r18, 0x00	; 0
    9846:	30 e0       	ldi	r19, 0x00	; 0
    9848:	c9 01       	movw	r24, r18
    984a:	df 91       	pop	r29
    984c:	cf 91       	pop	r28
    984e:	1f 91       	pop	r17
    9850:	0f 91       	pop	r16
    9852:	08 95       	ret

00009854 <fgetc>:
    9854:	cf 93       	push	r28
    9856:	df 93       	push	r29
    9858:	ec 01       	movw	r28, r24
    985a:	3b 81       	ldd	r19, Y+3	; 0x03
    985c:	30 ff       	sbrs	r19, 0
    985e:	36 c0       	rjmp	.+108    	; 0x98cc <fgetc+0x78>
    9860:	36 ff       	sbrs	r19, 6
    9862:	09 c0       	rjmp	.+18     	; 0x9876 <fgetc+0x22>
    9864:	3f 7b       	andi	r19, 0xBF	; 191
    9866:	3b 83       	std	Y+3, r19	; 0x03
    9868:	8e 81       	ldd	r24, Y+6	; 0x06
    986a:	9f 81       	ldd	r25, Y+7	; 0x07
    986c:	01 96       	adiw	r24, 0x01	; 1
    986e:	9f 83       	std	Y+7, r25	; 0x07
    9870:	8e 83       	std	Y+6, r24	; 0x06
    9872:	2a 81       	ldd	r18, Y+2	; 0x02
    9874:	29 c0       	rjmp	.+82     	; 0x98c8 <fgetc+0x74>
    9876:	32 ff       	sbrs	r19, 2
    9878:	0f c0       	rjmp	.+30     	; 0x9898 <fgetc+0x44>
    987a:	e8 81       	ld	r30, Y
    987c:	f9 81       	ldd	r31, Y+1	; 0x01
    987e:	80 81       	ld	r24, Z
    9880:	99 27       	eor	r25, r25
    9882:	87 fd       	sbrc	r24, 7
    9884:	90 95       	com	r25
    9886:	00 97       	sbiw	r24, 0x00	; 0
    9888:	19 f4       	brne	.+6      	; 0x9890 <fgetc+0x3c>
    988a:	30 62       	ori	r19, 0x20	; 32
    988c:	3b 83       	std	Y+3, r19	; 0x03
    988e:	1e c0       	rjmp	.+60     	; 0x98cc <fgetc+0x78>
    9890:	31 96       	adiw	r30, 0x01	; 1
    9892:	f9 83       	std	Y+1, r31	; 0x01
    9894:	e8 83       	st	Y, r30
    9896:	11 c0       	rjmp	.+34     	; 0x98ba <fgetc+0x66>
    9898:	ea 85       	ldd	r30, Y+10	; 0x0a
    989a:	fb 85       	ldd	r31, Y+11	; 0x0b
    989c:	ce 01       	movw	r24, r28
    989e:	09 95       	icall
    98a0:	97 ff       	sbrs	r25, 7
    98a2:	0b c0       	rjmp	.+22     	; 0x98ba <fgetc+0x66>
    98a4:	2b 81       	ldd	r18, Y+3	; 0x03
    98a6:	3f ef       	ldi	r19, 0xFF	; 255
    98a8:	8f 3f       	cpi	r24, 0xFF	; 255
    98aa:	93 07       	cpc	r25, r19
    98ac:	11 f4       	brne	.+4      	; 0x98b2 <fgetc+0x5e>
    98ae:	80 e1       	ldi	r24, 0x10	; 16
    98b0:	01 c0       	rjmp	.+2      	; 0x98b4 <fgetc+0x60>
    98b2:	80 e2       	ldi	r24, 0x20	; 32
    98b4:	82 2b       	or	r24, r18
    98b6:	8b 83       	std	Y+3, r24	; 0x03
    98b8:	09 c0       	rjmp	.+18     	; 0x98cc <fgetc+0x78>
    98ba:	2e 81       	ldd	r18, Y+6	; 0x06
    98bc:	3f 81       	ldd	r19, Y+7	; 0x07
    98be:	2f 5f       	subi	r18, 0xFF	; 255
    98c0:	3f 4f       	sbci	r19, 0xFF	; 255
    98c2:	3f 83       	std	Y+7, r19	; 0x07
    98c4:	2e 83       	std	Y+6, r18	; 0x06
    98c6:	28 2f       	mov	r18, r24
    98c8:	30 e0       	ldi	r19, 0x00	; 0
    98ca:	02 c0       	rjmp	.+4      	; 0x98d0 <fgetc+0x7c>
    98cc:	2f ef       	ldi	r18, 0xFF	; 255
    98ce:	3f ef       	ldi	r19, 0xFF	; 255
    98d0:	c9 01       	movw	r24, r18
    98d2:	df 91       	pop	r29
    98d4:	cf 91       	pop	r28
    98d6:	08 95       	ret

000098d8 <fputc>:
    98d8:	0f 93       	push	r16
    98da:	1f 93       	push	r17
    98dc:	cf 93       	push	r28
    98de:	df 93       	push	r29
    98e0:	8c 01       	movw	r16, r24
    98e2:	eb 01       	movw	r28, r22
    98e4:	8b 81       	ldd	r24, Y+3	; 0x03
    98e6:	81 ff       	sbrs	r24, 1
    98e8:	1b c0       	rjmp	.+54     	; 0x9920 <fputc+0x48>
    98ea:	82 ff       	sbrs	r24, 2
    98ec:	0d c0       	rjmp	.+26     	; 0x9908 <fputc+0x30>
    98ee:	2e 81       	ldd	r18, Y+6	; 0x06
    98f0:	3f 81       	ldd	r19, Y+7	; 0x07
    98f2:	8c 81       	ldd	r24, Y+4	; 0x04
    98f4:	9d 81       	ldd	r25, Y+5	; 0x05
    98f6:	28 17       	cp	r18, r24
    98f8:	39 07       	cpc	r19, r25
    98fa:	64 f4       	brge	.+24     	; 0x9914 <fputc+0x3c>
    98fc:	e8 81       	ld	r30, Y
    98fe:	f9 81       	ldd	r31, Y+1	; 0x01
    9900:	01 93       	st	Z+, r16
    9902:	f9 83       	std	Y+1, r31	; 0x01
    9904:	e8 83       	st	Y, r30
    9906:	06 c0       	rjmp	.+12     	; 0x9914 <fputc+0x3c>
    9908:	e8 85       	ldd	r30, Y+8	; 0x08
    990a:	f9 85       	ldd	r31, Y+9	; 0x09
    990c:	80 2f       	mov	r24, r16
    990e:	09 95       	icall
    9910:	00 97       	sbiw	r24, 0x00	; 0
    9912:	31 f4       	brne	.+12     	; 0x9920 <fputc+0x48>
    9914:	8e 81       	ldd	r24, Y+6	; 0x06
    9916:	9f 81       	ldd	r25, Y+7	; 0x07
    9918:	01 96       	adiw	r24, 0x01	; 1
    991a:	9f 83       	std	Y+7, r25	; 0x07
    991c:	8e 83       	std	Y+6, r24	; 0x06
    991e:	02 c0       	rjmp	.+4      	; 0x9924 <fputc+0x4c>
    9920:	0f ef       	ldi	r16, 0xFF	; 255
    9922:	1f ef       	ldi	r17, 0xFF	; 255
    9924:	c8 01       	movw	r24, r16
    9926:	df 91       	pop	r29
    9928:	cf 91       	pop	r28
    992a:	1f 91       	pop	r17
    992c:	0f 91       	pop	r16
    992e:	08 95       	ret

00009930 <printf>:
    9930:	df 93       	push	r29
    9932:	cf 93       	push	r28
    9934:	cd b7       	in	r28, 0x3d	; 61
    9936:	de b7       	in	r29, 0x3e	; 62
    9938:	fe 01       	movw	r30, r28
    993a:	35 96       	adiw	r30, 0x05	; 5
    993c:	61 91       	ld	r22, Z+
    993e:	71 91       	ld	r23, Z+
    9940:	80 91 61 08 	lds	r24, 0x0861
    9944:	90 91 62 08 	lds	r25, 0x0862
    9948:	af 01       	movw	r20, r30
    994a:	0e 94 3f 43 	call	0x867e	; 0x867e <vfprintf>
    994e:	cf 91       	pop	r28
    9950:	df 91       	pop	r29
    9952:	08 95       	ret

00009954 <sprintf>:
    9954:	0f 93       	push	r16
    9956:	1f 93       	push	r17
    9958:	df 93       	push	r29
    995a:	cf 93       	push	r28
    995c:	cd b7       	in	r28, 0x3d	; 61
    995e:	de b7       	in	r29, 0x3e	; 62
    9960:	2e 97       	sbiw	r28, 0x0e	; 14
    9962:	0f b6       	in	r0, 0x3f	; 63
    9964:	f8 94       	cli
    9966:	de bf       	out	0x3e, r29	; 62
    9968:	0f be       	out	0x3f, r0	; 63
    996a:	cd bf       	out	0x3d, r28	; 61
    996c:	0d 89       	ldd	r16, Y+21	; 0x15
    996e:	1e 89       	ldd	r17, Y+22	; 0x16
    9970:	86 e0       	ldi	r24, 0x06	; 6
    9972:	8c 83       	std	Y+4, r24	; 0x04
    9974:	1a 83       	std	Y+2, r17	; 0x02
    9976:	09 83       	std	Y+1, r16	; 0x01
    9978:	8f ef       	ldi	r24, 0xFF	; 255
    997a:	9f e7       	ldi	r25, 0x7F	; 127
    997c:	9e 83       	std	Y+6, r25	; 0x06
    997e:	8d 83       	std	Y+5, r24	; 0x05
    9980:	9e 01       	movw	r18, r28
    9982:	27 5e       	subi	r18, 0xE7	; 231
    9984:	3f 4f       	sbci	r19, 0xFF	; 255
    9986:	ce 01       	movw	r24, r28
    9988:	01 96       	adiw	r24, 0x01	; 1
    998a:	6f 89       	ldd	r22, Y+23	; 0x17
    998c:	78 8d       	ldd	r23, Y+24	; 0x18
    998e:	a9 01       	movw	r20, r18
    9990:	0e 94 3f 43 	call	0x867e	; 0x867e <vfprintf>
    9994:	ef 81       	ldd	r30, Y+7	; 0x07
    9996:	f8 85       	ldd	r31, Y+8	; 0x08
    9998:	e0 0f       	add	r30, r16
    999a:	f1 1f       	adc	r31, r17
    999c:	10 82       	st	Z, r1
    999e:	2e 96       	adiw	r28, 0x0e	; 14
    99a0:	0f b6       	in	r0, 0x3f	; 63
    99a2:	f8 94       	cli
    99a4:	de bf       	out	0x3e, r29	; 62
    99a6:	0f be       	out	0x3f, r0	; 63
    99a8:	cd bf       	out	0x3d, r28	; 61
    99aa:	cf 91       	pop	r28
    99ac:	df 91       	pop	r29
    99ae:	1f 91       	pop	r17
    99b0:	0f 91       	pop	r16
    99b2:	08 95       	ret

000099b4 <__ultoa_invert>:
    99b4:	fa 01       	movw	r30, r20
    99b6:	aa 27       	eor	r26, r26
    99b8:	28 30       	cpi	r18, 0x08	; 8
    99ba:	51 f1       	breq	.+84     	; 0x9a10 <__ultoa_invert+0x5c>
    99bc:	20 31       	cpi	r18, 0x10	; 16
    99be:	81 f1       	breq	.+96     	; 0x9a20 <__ultoa_invert+0x6c>
    99c0:	e8 94       	clt
    99c2:	6f 93       	push	r22
    99c4:	6e 7f       	andi	r22, 0xFE	; 254
    99c6:	6e 5f       	subi	r22, 0xFE	; 254
    99c8:	7f 4f       	sbci	r23, 0xFF	; 255
    99ca:	8f 4f       	sbci	r24, 0xFF	; 255
    99cc:	9f 4f       	sbci	r25, 0xFF	; 255
    99ce:	af 4f       	sbci	r26, 0xFF	; 255
    99d0:	b1 e0       	ldi	r27, 0x01	; 1
    99d2:	3e d0       	rcall	.+124    	; 0x9a50 <__ultoa_invert+0x9c>
    99d4:	b4 e0       	ldi	r27, 0x04	; 4
    99d6:	3c d0       	rcall	.+120    	; 0x9a50 <__ultoa_invert+0x9c>
    99d8:	67 0f       	add	r22, r23
    99da:	78 1f       	adc	r23, r24
    99dc:	89 1f       	adc	r24, r25
    99de:	9a 1f       	adc	r25, r26
    99e0:	a1 1d       	adc	r26, r1
    99e2:	68 0f       	add	r22, r24
    99e4:	79 1f       	adc	r23, r25
    99e6:	8a 1f       	adc	r24, r26
    99e8:	91 1d       	adc	r25, r1
    99ea:	a1 1d       	adc	r26, r1
    99ec:	6a 0f       	add	r22, r26
    99ee:	71 1d       	adc	r23, r1
    99f0:	81 1d       	adc	r24, r1
    99f2:	91 1d       	adc	r25, r1
    99f4:	a1 1d       	adc	r26, r1
    99f6:	20 d0       	rcall	.+64     	; 0x9a38 <__ultoa_invert+0x84>
    99f8:	09 f4       	brne	.+2      	; 0x99fc <__ultoa_invert+0x48>
    99fa:	68 94       	set
    99fc:	3f 91       	pop	r19
    99fe:	2a e0       	ldi	r18, 0x0A	; 10
    9a00:	26 9f       	mul	r18, r22
    9a02:	11 24       	eor	r1, r1
    9a04:	30 19       	sub	r19, r0
    9a06:	30 5d       	subi	r19, 0xD0	; 208
    9a08:	31 93       	st	Z+, r19
    9a0a:	de f6       	brtc	.-74     	; 0x99c2 <__ultoa_invert+0xe>
    9a0c:	cf 01       	movw	r24, r30
    9a0e:	08 95       	ret
    9a10:	46 2f       	mov	r20, r22
    9a12:	47 70       	andi	r20, 0x07	; 7
    9a14:	40 5d       	subi	r20, 0xD0	; 208
    9a16:	41 93       	st	Z+, r20
    9a18:	b3 e0       	ldi	r27, 0x03	; 3
    9a1a:	0f d0       	rcall	.+30     	; 0x9a3a <__ultoa_invert+0x86>
    9a1c:	c9 f7       	brne	.-14     	; 0x9a10 <__ultoa_invert+0x5c>
    9a1e:	f6 cf       	rjmp	.-20     	; 0x9a0c <__ultoa_invert+0x58>
    9a20:	46 2f       	mov	r20, r22
    9a22:	4f 70       	andi	r20, 0x0F	; 15
    9a24:	40 5d       	subi	r20, 0xD0	; 208
    9a26:	4a 33       	cpi	r20, 0x3A	; 58
    9a28:	18 f0       	brcs	.+6      	; 0x9a30 <__ultoa_invert+0x7c>
    9a2a:	49 5d       	subi	r20, 0xD9	; 217
    9a2c:	31 fd       	sbrc	r19, 1
    9a2e:	40 52       	subi	r20, 0x20	; 32
    9a30:	41 93       	st	Z+, r20
    9a32:	02 d0       	rcall	.+4      	; 0x9a38 <__ultoa_invert+0x84>
    9a34:	a9 f7       	brne	.-22     	; 0x9a20 <__ultoa_invert+0x6c>
    9a36:	ea cf       	rjmp	.-44     	; 0x9a0c <__ultoa_invert+0x58>
    9a38:	b4 e0       	ldi	r27, 0x04	; 4
    9a3a:	a6 95       	lsr	r26
    9a3c:	97 95       	ror	r25
    9a3e:	87 95       	ror	r24
    9a40:	77 95       	ror	r23
    9a42:	67 95       	ror	r22
    9a44:	ba 95       	dec	r27
    9a46:	c9 f7       	brne	.-14     	; 0x9a3a <__ultoa_invert+0x86>
    9a48:	00 97       	sbiw	r24, 0x00	; 0
    9a4a:	61 05       	cpc	r22, r1
    9a4c:	71 05       	cpc	r23, r1
    9a4e:	08 95       	ret
    9a50:	9b 01       	movw	r18, r22
    9a52:	ac 01       	movw	r20, r24
    9a54:	0a 2e       	mov	r0, r26
    9a56:	06 94       	lsr	r0
    9a58:	57 95       	ror	r21
    9a5a:	47 95       	ror	r20
    9a5c:	37 95       	ror	r19
    9a5e:	27 95       	ror	r18
    9a60:	ba 95       	dec	r27
    9a62:	c9 f7       	brne	.-14     	; 0x9a56 <__ultoa_invert+0xa2>
    9a64:	62 0f       	add	r22, r18
    9a66:	73 1f       	adc	r23, r19
    9a68:	84 1f       	adc	r24, r20
    9a6a:	95 1f       	adc	r25, r21
    9a6c:	a0 1d       	adc	r26, r0
    9a6e:	08 95       	ret

00009a70 <__eerd_byte_m128>:
    9a70:	e1 99       	sbic	0x1c, 1	; 28
    9a72:	fe cf       	rjmp	.-4      	; 0x9a70 <__eerd_byte_m128>
    9a74:	9f bb       	out	0x1f, r25	; 31
    9a76:	8e bb       	out	0x1e, r24	; 30
    9a78:	e0 9a       	sbi	0x1c, 0	; 28
    9a7a:	99 27       	eor	r25, r25
    9a7c:	8d b3       	in	r24, 0x1d	; 29
    9a7e:	08 95       	ret

00009a80 <__eewr_byte_m128>:
    9a80:	26 2f       	mov	r18, r22

00009a82 <__eewr_r18_m128>:
    9a82:	e1 99       	sbic	0x1c, 1	; 28
    9a84:	fe cf       	rjmp	.-4      	; 0x9a82 <__eewr_r18_m128>
    9a86:	9f bb       	out	0x1f, r25	; 31
    9a88:	8e bb       	out	0x1e, r24	; 30
    9a8a:	2d bb       	out	0x1d, r18	; 29
    9a8c:	0f b6       	in	r0, 0x3f	; 63
    9a8e:	f8 94       	cli
    9a90:	e2 9a       	sbi	0x1c, 2	; 28
    9a92:	e1 9a       	sbi	0x1c, 1	; 28
    9a94:	0f be       	out	0x3f, r0	; 63
    9a96:	01 96       	adiw	r24, 0x01	; 1
    9a98:	08 95       	ret

00009a9a <calloc>:
    9a9a:	ef 92       	push	r14
    9a9c:	ff 92       	push	r15
    9a9e:	0f 93       	push	r16
    9aa0:	1f 93       	push	r17
    9aa2:	cf 93       	push	r28
    9aa4:	df 93       	push	r29
    9aa6:	68 9f       	mul	r22, r24
    9aa8:	80 01       	movw	r16, r0
    9aaa:	69 9f       	mul	r22, r25
    9aac:	10 0d       	add	r17, r0
    9aae:	78 9f       	mul	r23, r24
    9ab0:	10 0d       	add	r17, r0
    9ab2:	11 24       	eor	r1, r1
    9ab4:	c8 01       	movw	r24, r16
    9ab6:	0e 94 72 4d 	call	0x9ae4	; 0x9ae4 <malloc>
    9aba:	e8 2e       	mov	r14, r24
    9abc:	e7 01       	movw	r28, r14
    9abe:	7e 01       	movw	r14, r28
    9ac0:	f9 2e       	mov	r15, r25
    9ac2:	e7 01       	movw	r28, r14
    9ac4:	20 97       	sbiw	r28, 0x00	; 0
    9ac6:	31 f0       	breq	.+12     	; 0x9ad4 <calloc+0x3a>
    9ac8:	8e 2d       	mov	r24, r14
    9aca:	60 e0       	ldi	r22, 0x00	; 0
    9acc:	70 e0       	ldi	r23, 0x00	; 0
    9ace:	a8 01       	movw	r20, r16
    9ad0:	0e 94 a5 4e 	call	0x9d4a	; 0x9d4a <memset>
    9ad4:	ce 01       	movw	r24, r28
    9ad6:	df 91       	pop	r29
    9ad8:	cf 91       	pop	r28
    9ada:	1f 91       	pop	r17
    9adc:	0f 91       	pop	r16
    9ade:	ff 90       	pop	r15
    9ae0:	ef 90       	pop	r14
    9ae2:	08 95       	ret

00009ae4 <malloc>:
    9ae4:	cf 93       	push	r28
    9ae6:	df 93       	push	r29
    9ae8:	82 30       	cpi	r24, 0x02	; 2
    9aea:	91 05       	cpc	r25, r1
    9aec:	10 f4       	brcc	.+4      	; 0x9af2 <malloc+0xe>
    9aee:	82 e0       	ldi	r24, 0x02	; 2
    9af0:	90 e0       	ldi	r25, 0x00	; 0
    9af2:	e0 91 67 08 	lds	r30, 0x0867
    9af6:	f0 91 68 08 	lds	r31, 0x0868
    9afa:	40 e0       	ldi	r20, 0x00	; 0
    9afc:	50 e0       	ldi	r21, 0x00	; 0
    9afe:	20 e0       	ldi	r18, 0x00	; 0
    9b00:	30 e0       	ldi	r19, 0x00	; 0
    9b02:	26 c0       	rjmp	.+76     	; 0x9b50 <malloc+0x6c>
    9b04:	60 81       	ld	r22, Z
    9b06:	71 81       	ldd	r23, Z+1	; 0x01
    9b08:	68 17       	cp	r22, r24
    9b0a:	79 07       	cpc	r23, r25
    9b0c:	e0 f0       	brcs	.+56     	; 0x9b46 <malloc+0x62>
    9b0e:	68 17       	cp	r22, r24
    9b10:	79 07       	cpc	r23, r25
    9b12:	81 f4       	brne	.+32     	; 0x9b34 <malloc+0x50>
    9b14:	82 81       	ldd	r24, Z+2	; 0x02
    9b16:	93 81       	ldd	r25, Z+3	; 0x03
    9b18:	21 15       	cp	r18, r1
    9b1a:	31 05       	cpc	r19, r1
    9b1c:	31 f0       	breq	.+12     	; 0x9b2a <malloc+0x46>
    9b1e:	d9 01       	movw	r26, r18
    9b20:	13 96       	adiw	r26, 0x03	; 3
    9b22:	9c 93       	st	X, r25
    9b24:	8e 93       	st	-X, r24
    9b26:	12 97       	sbiw	r26, 0x02	; 2
    9b28:	2b c0       	rjmp	.+86     	; 0x9b80 <malloc+0x9c>
    9b2a:	90 93 68 08 	sts	0x0868, r25
    9b2e:	80 93 67 08 	sts	0x0867, r24
    9b32:	26 c0       	rjmp	.+76     	; 0x9b80 <malloc+0x9c>
    9b34:	41 15       	cp	r20, r1
    9b36:	51 05       	cpc	r21, r1
    9b38:	19 f0       	breq	.+6      	; 0x9b40 <malloc+0x5c>
    9b3a:	64 17       	cp	r22, r20
    9b3c:	75 07       	cpc	r23, r21
    9b3e:	18 f4       	brcc	.+6      	; 0x9b46 <malloc+0x62>
    9b40:	ab 01       	movw	r20, r22
    9b42:	e9 01       	movw	r28, r18
    9b44:	df 01       	movw	r26, r30
    9b46:	9f 01       	movw	r18, r30
    9b48:	72 81       	ldd	r23, Z+2	; 0x02
    9b4a:	63 81       	ldd	r22, Z+3	; 0x03
    9b4c:	e7 2f       	mov	r30, r23
    9b4e:	f6 2f       	mov	r31, r22
    9b50:	30 97       	sbiw	r30, 0x00	; 0
    9b52:	c1 f6       	brne	.-80     	; 0x9b04 <malloc+0x20>
    9b54:	41 15       	cp	r20, r1
    9b56:	51 05       	cpc	r21, r1
    9b58:	01 f1       	breq	.+64     	; 0x9b9a <malloc+0xb6>
    9b5a:	48 1b       	sub	r20, r24
    9b5c:	59 0b       	sbc	r21, r25
    9b5e:	44 30       	cpi	r20, 0x04	; 4
    9b60:	51 05       	cpc	r21, r1
    9b62:	80 f4       	brcc	.+32     	; 0x9b84 <malloc+0xa0>
    9b64:	12 96       	adiw	r26, 0x02	; 2
    9b66:	8d 91       	ld	r24, X+
    9b68:	9c 91       	ld	r25, X
    9b6a:	13 97       	sbiw	r26, 0x03	; 3
    9b6c:	20 97       	sbiw	r28, 0x00	; 0
    9b6e:	19 f0       	breq	.+6      	; 0x9b76 <malloc+0x92>
    9b70:	9b 83       	std	Y+3, r25	; 0x03
    9b72:	8a 83       	std	Y+2, r24	; 0x02
    9b74:	04 c0       	rjmp	.+8      	; 0x9b7e <malloc+0x9a>
    9b76:	90 93 68 08 	sts	0x0868, r25
    9b7a:	80 93 67 08 	sts	0x0867, r24
    9b7e:	fd 01       	movw	r30, r26
    9b80:	32 96       	adiw	r30, 0x02	; 2
    9b82:	46 c0       	rjmp	.+140    	; 0x9c10 <malloc+0x12c>
    9b84:	fd 01       	movw	r30, r26
    9b86:	e4 0f       	add	r30, r20
    9b88:	f5 1f       	adc	r31, r21
    9b8a:	81 93       	st	Z+, r24
    9b8c:	91 93       	st	Z+, r25
    9b8e:	42 50       	subi	r20, 0x02	; 2
    9b90:	50 40       	sbci	r21, 0x00	; 0
    9b92:	11 96       	adiw	r26, 0x01	; 1
    9b94:	5c 93       	st	X, r21
    9b96:	4e 93       	st	-X, r20
    9b98:	3b c0       	rjmp	.+118    	; 0x9c10 <malloc+0x12c>
    9b9a:	20 91 65 08 	lds	r18, 0x0865
    9b9e:	30 91 66 08 	lds	r19, 0x0866
    9ba2:	21 15       	cp	r18, r1
    9ba4:	31 05       	cpc	r19, r1
    9ba6:	41 f4       	brne	.+16     	; 0x9bb8 <malloc+0xd4>
    9ba8:	20 91 0d 03 	lds	r18, 0x030D
    9bac:	30 91 0e 03 	lds	r19, 0x030E
    9bb0:	30 93 66 08 	sts	0x0866, r19
    9bb4:	20 93 65 08 	sts	0x0865, r18
    9bb8:	20 91 0f 03 	lds	r18, 0x030F
    9bbc:	30 91 10 03 	lds	r19, 0x0310
    9bc0:	21 15       	cp	r18, r1
    9bc2:	31 05       	cpc	r19, r1
    9bc4:	41 f4       	brne	.+16     	; 0x9bd6 <malloc+0xf2>
    9bc6:	2d b7       	in	r18, 0x3d	; 61
    9bc8:	3e b7       	in	r19, 0x3e	; 62
    9bca:	40 91 0b 03 	lds	r20, 0x030B
    9bce:	50 91 0c 03 	lds	r21, 0x030C
    9bd2:	24 1b       	sub	r18, r20
    9bd4:	35 0b       	sbc	r19, r21
    9bd6:	e0 91 65 08 	lds	r30, 0x0865
    9bda:	f0 91 66 08 	lds	r31, 0x0866
    9bde:	e2 17       	cp	r30, r18
    9be0:	f3 07       	cpc	r31, r19
    9be2:	a0 f4       	brcc	.+40     	; 0x9c0c <malloc+0x128>
    9be4:	2e 1b       	sub	r18, r30
    9be6:	3f 0b       	sbc	r19, r31
    9be8:	28 17       	cp	r18, r24
    9bea:	39 07       	cpc	r19, r25
    9bec:	78 f0       	brcs	.+30     	; 0x9c0c <malloc+0x128>
    9bee:	ac 01       	movw	r20, r24
    9bf0:	4e 5f       	subi	r20, 0xFE	; 254
    9bf2:	5f 4f       	sbci	r21, 0xFF	; 255
    9bf4:	24 17       	cp	r18, r20
    9bf6:	35 07       	cpc	r19, r21
    9bf8:	48 f0       	brcs	.+18     	; 0x9c0c <malloc+0x128>
    9bfa:	4e 0f       	add	r20, r30
    9bfc:	5f 1f       	adc	r21, r31
    9bfe:	50 93 66 08 	sts	0x0866, r21
    9c02:	40 93 65 08 	sts	0x0865, r20
    9c06:	81 93       	st	Z+, r24
    9c08:	91 93       	st	Z+, r25
    9c0a:	02 c0       	rjmp	.+4      	; 0x9c10 <malloc+0x12c>
    9c0c:	e0 e0       	ldi	r30, 0x00	; 0
    9c0e:	f0 e0       	ldi	r31, 0x00	; 0
    9c10:	cf 01       	movw	r24, r30
    9c12:	df 91       	pop	r29
    9c14:	cf 91       	pop	r28
    9c16:	08 95       	ret

00009c18 <free>:
    9c18:	cf 93       	push	r28
    9c1a:	df 93       	push	r29
    9c1c:	00 97       	sbiw	r24, 0x00	; 0
    9c1e:	09 f4       	brne	.+2      	; 0x9c22 <free+0xa>
    9c20:	91 c0       	rjmp	.+290    	; 0x9d44 <free+0x12c>
    9c22:	fc 01       	movw	r30, r24
    9c24:	32 97       	sbiw	r30, 0x02	; 2
    9c26:	13 82       	std	Z+3, r1	; 0x03
    9c28:	12 82       	std	Z+2, r1	; 0x02
    9c2a:	60 91 67 08 	lds	r22, 0x0867
    9c2e:	70 91 68 08 	lds	r23, 0x0868
    9c32:	61 15       	cp	r22, r1
    9c34:	71 05       	cpc	r23, r1
    9c36:	81 f4       	brne	.+32     	; 0x9c58 <free+0x40>
    9c38:	20 81       	ld	r18, Z
    9c3a:	31 81       	ldd	r19, Z+1	; 0x01
    9c3c:	28 0f       	add	r18, r24
    9c3e:	39 1f       	adc	r19, r25
    9c40:	80 91 65 08 	lds	r24, 0x0865
    9c44:	90 91 66 08 	lds	r25, 0x0866
    9c48:	82 17       	cp	r24, r18
    9c4a:	93 07       	cpc	r25, r19
    9c4c:	99 f5       	brne	.+102    	; 0x9cb4 <free+0x9c>
    9c4e:	f0 93 66 08 	sts	0x0866, r31
    9c52:	e0 93 65 08 	sts	0x0865, r30
    9c56:	76 c0       	rjmp	.+236    	; 0x9d44 <free+0x12c>
    9c58:	db 01       	movw	r26, r22
    9c5a:	80 e0       	ldi	r24, 0x00	; 0
    9c5c:	90 e0       	ldi	r25, 0x00	; 0
    9c5e:	02 c0       	rjmp	.+4      	; 0x9c64 <free+0x4c>
    9c60:	cd 01       	movw	r24, r26
    9c62:	d9 01       	movw	r26, r18
    9c64:	ae 17       	cp	r26, r30
    9c66:	bf 07       	cpc	r27, r31
    9c68:	48 f4       	brcc	.+18     	; 0x9c7c <free+0x64>
    9c6a:	12 96       	adiw	r26, 0x02	; 2
    9c6c:	2d 91       	ld	r18, X+
    9c6e:	3c 91       	ld	r19, X
    9c70:	13 97       	sbiw	r26, 0x03	; 3
    9c72:	21 15       	cp	r18, r1
    9c74:	31 05       	cpc	r19, r1
    9c76:	a1 f7       	brne	.-24     	; 0x9c60 <free+0x48>
    9c78:	cd 01       	movw	r24, r26
    9c7a:	21 c0       	rjmp	.+66     	; 0x9cbe <free+0xa6>
    9c7c:	b3 83       	std	Z+3, r27	; 0x03
    9c7e:	a2 83       	std	Z+2, r26	; 0x02
    9c80:	ef 01       	movw	r28, r30
    9c82:	49 91       	ld	r20, Y+
    9c84:	59 91       	ld	r21, Y+
    9c86:	9e 01       	movw	r18, r28
    9c88:	24 0f       	add	r18, r20
    9c8a:	35 1f       	adc	r19, r21
    9c8c:	a2 17       	cp	r26, r18
    9c8e:	b3 07       	cpc	r27, r19
    9c90:	79 f4       	brne	.+30     	; 0x9cb0 <free+0x98>
    9c92:	2d 91       	ld	r18, X+
    9c94:	3c 91       	ld	r19, X
    9c96:	11 97       	sbiw	r26, 0x01	; 1
    9c98:	24 0f       	add	r18, r20
    9c9a:	35 1f       	adc	r19, r21
    9c9c:	2e 5f       	subi	r18, 0xFE	; 254
    9c9e:	3f 4f       	sbci	r19, 0xFF	; 255
    9ca0:	31 83       	std	Z+1, r19	; 0x01
    9ca2:	20 83       	st	Z, r18
    9ca4:	12 96       	adiw	r26, 0x02	; 2
    9ca6:	2d 91       	ld	r18, X+
    9ca8:	3c 91       	ld	r19, X
    9caa:	13 97       	sbiw	r26, 0x03	; 3
    9cac:	33 83       	std	Z+3, r19	; 0x03
    9cae:	22 83       	std	Z+2, r18	; 0x02
    9cb0:	00 97       	sbiw	r24, 0x00	; 0
    9cb2:	29 f4       	brne	.+10     	; 0x9cbe <free+0xa6>
    9cb4:	f0 93 68 08 	sts	0x0868, r31
    9cb8:	e0 93 67 08 	sts	0x0867, r30
    9cbc:	43 c0       	rjmp	.+134    	; 0x9d44 <free+0x12c>
    9cbe:	dc 01       	movw	r26, r24
    9cc0:	13 96       	adiw	r26, 0x03	; 3
    9cc2:	fc 93       	st	X, r31
    9cc4:	ee 93       	st	-X, r30
    9cc6:	12 97       	sbiw	r26, 0x02	; 2
    9cc8:	4d 91       	ld	r20, X+
    9cca:	5d 91       	ld	r21, X+
    9ccc:	a4 0f       	add	r26, r20
    9cce:	b5 1f       	adc	r27, r21
    9cd0:	ea 17       	cp	r30, r26
    9cd2:	fb 07       	cpc	r31, r27
    9cd4:	69 f4       	brne	.+26     	; 0x9cf0 <free+0xd8>
    9cd6:	20 81       	ld	r18, Z
    9cd8:	31 81       	ldd	r19, Z+1	; 0x01
    9cda:	24 0f       	add	r18, r20
    9cdc:	35 1f       	adc	r19, r21
    9cde:	2e 5f       	subi	r18, 0xFE	; 254
    9ce0:	3f 4f       	sbci	r19, 0xFF	; 255
    9ce2:	ec 01       	movw	r28, r24
    9ce4:	39 83       	std	Y+1, r19	; 0x01
    9ce6:	28 83       	st	Y, r18
    9ce8:	22 81       	ldd	r18, Z+2	; 0x02
    9cea:	33 81       	ldd	r19, Z+3	; 0x03
    9cec:	3b 83       	std	Y+3, r19	; 0x03
    9cee:	2a 83       	std	Y+2, r18	; 0x02
    9cf0:	e0 e0       	ldi	r30, 0x00	; 0
    9cf2:	f0 e0       	ldi	r31, 0x00	; 0
    9cf4:	02 c0       	rjmp	.+4      	; 0x9cfa <free+0xe2>
    9cf6:	fb 01       	movw	r30, r22
    9cf8:	bc 01       	movw	r22, r24
    9cfa:	db 01       	movw	r26, r22
    9cfc:	12 96       	adiw	r26, 0x02	; 2
    9cfe:	8d 91       	ld	r24, X+
    9d00:	9c 91       	ld	r25, X
    9d02:	13 97       	sbiw	r26, 0x03	; 3
    9d04:	00 97       	sbiw	r24, 0x00	; 0
    9d06:	b9 f7       	brne	.-18     	; 0x9cf6 <free+0xde>
    9d08:	9b 01       	movw	r18, r22
    9d0a:	2e 5f       	subi	r18, 0xFE	; 254
    9d0c:	3f 4f       	sbci	r19, 0xFF	; 255
    9d0e:	8d 91       	ld	r24, X+
    9d10:	9c 91       	ld	r25, X
    9d12:	11 97       	sbiw	r26, 0x01	; 1
    9d14:	82 0f       	add	r24, r18
    9d16:	93 1f       	adc	r25, r19
    9d18:	40 91 65 08 	lds	r20, 0x0865
    9d1c:	50 91 66 08 	lds	r21, 0x0866
    9d20:	48 17       	cp	r20, r24
    9d22:	59 07       	cpc	r21, r25
    9d24:	79 f4       	brne	.+30     	; 0x9d44 <free+0x12c>
    9d26:	30 97       	sbiw	r30, 0x00	; 0
    9d28:	29 f4       	brne	.+10     	; 0x9d34 <free+0x11c>
    9d2a:	10 92 68 08 	sts	0x0868, r1
    9d2e:	10 92 67 08 	sts	0x0867, r1
    9d32:	02 c0       	rjmp	.+4      	; 0x9d38 <free+0x120>
    9d34:	13 82       	std	Z+3, r1	; 0x03
    9d36:	12 82       	std	Z+2, r1	; 0x02
    9d38:	22 50       	subi	r18, 0x02	; 2
    9d3a:	30 40       	sbci	r19, 0x00	; 0
    9d3c:	30 93 66 08 	sts	0x0866, r19
    9d40:	20 93 65 08 	sts	0x0865, r18
    9d44:	df 91       	pop	r29
    9d46:	cf 91       	pop	r28
    9d48:	08 95       	ret

00009d4a <memset>:
    9d4a:	dc 01       	movw	r26, r24
    9d4c:	01 c0       	rjmp	.+2      	; 0x9d50 <memset+0x6>
    9d4e:	6d 93       	st	X+, r22
    9d50:	41 50       	subi	r20, 0x01	; 1
    9d52:	50 40       	sbci	r21, 0x00	; 0
    9d54:	e0 f7       	brcc	.-8      	; 0x9d4e <memset+0x4>
    9d56:	08 95       	ret

00009d58 <_exit>:
    9d58:	f8 94       	cli

00009d5a <__stop_program>:
    9d5a:	ff cf       	rjmp	.-2      	; 0x9d5a <__stop_program>
