/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2025, The Linux Foundation.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _SOC_QUALCOMM_X1P42100_GPIO_H_
#define _SOC_QUALCOMM_X1P42100_GPIO_H_

#include "gpio.h"
#include "drivers/soc/x1p42100.h"

#define TLMM_GPIO_OFF_DELTA	0x1000

#define PIN(index) \
	GPIO##index##_ADDR = (TLMM_TILE_BASE + index * TLMM_GPIO_OFF_DELTA)

enum {
	PIN(0),
	PIN(1),
	PIN(2),
	PIN(3),
	PIN(4),
	PIN(5),
	PIN(6),
	PIN(7),
	PIN(8),
	PIN(9),
	PIN(10),
	PIN(11),
	PIN(12),
	PIN(13),
	PIN(14),
	PIN(15),
	PIN(16),
	PIN(17),
	PIN(18),
	PIN(19),
	PIN(20),
	PIN(21),
	PIN(22),
	PIN(23),
	PIN(24),
	PIN(25),
	PIN(26),
	PIN(27),
	PIN(28),
	PIN(29),
	PIN(30),
	PIN(31),
	PIN(32),
	PIN(33),
	PIN(34),
	PIN(35),
	PIN(36),
	PIN(37),
	PIN(38),
	PIN(39),
	PIN(40),
	PIN(41),
	PIN(42),
	PIN(43),
	PIN(44),
	PIN(45),
	PIN(46),
	PIN(47),
	PIN(48),
	PIN(49),
	PIN(50),
	PIN(51),
	PIN(52),
	PIN(53),
	PIN(54),
	PIN(55),
	PIN(56),
	PIN(57),
	PIN(58),
	PIN(59),
	PIN(60),
	PIN(61),
	PIN(62),
	PIN(63),
	PIN(64),
	PIN(65),
	PIN(66),
	PIN(67),
	PIN(68),
	PIN(69),
	PIN(70),
	PIN(71),
	PIN(72),
	PIN(73),
	PIN(74),
	PIN(75),
	PIN(76),
	PIN(77),
	PIN(78),
	PIN(79),
	PIN(80),
	PIN(81),
	PIN(82),
	PIN(83),
	PIN(84),
	PIN(85),
	PIN(86),
	PIN(87),
	PIN(88),
	PIN(89),
	PIN(90),
	PIN(91),
	PIN(92),
	PIN(93),
	PIN(94),
	PIN(95),
	PIN(96),
	PIN(97),
	PIN(98),
	PIN(99),
	PIN(100),
	PIN(101),
	PIN(102),
	PIN(103),
	PIN(104),
	PIN(105),
	PIN(106),
	PIN(107),
	PIN(108),
	PIN(109),
	PIN(110),
	PIN(111),
	PIN(112),
	PIN(113),
	PIN(114),
	PIN(115),
	PIN(116),
	PIN(117),
	PIN(118),
	PIN(119),
	PIN(120),
	PIN(121),
	PIN(122),
	PIN(123),
	PIN(124),
	PIN(125),
	PIN(126),
	PIN(127),
	PIN(128),
	PIN(129),
	PIN(130),
	PIN(131),
	PIN(132),
	PIN(133),
	PIN(134),
	PIN(135),
	PIN(136),
	PIN(137),
	PIN(138),
	PIN(139),
	PIN(140),
	PIN(141),
	PIN(142),
	PIN(143),
	PIN(144),
	PIN(145),
	PIN(146),
	PIN(147),
	PIN(148),
	PIN(149),
	PIN(150),
	PIN(151),
	PIN(152),
	PIN(153),
	PIN(154),
	PIN(155),
	PIN(156),
	PIN(157),
	PIN(158),
	PIN(159),
	PIN(160),
	PIN(161),
	PIN(162),
	PIN(163),
	PIN(164),
	PIN(165),
	PIN(166),
	PIN(167),
	PIN(168),
	PIN(169),
	PIN(170),
	PIN(171),
	PIN(172),
	PIN(173),
	PIN(174),
	PIN(175),
	PIN(176),
	PIN(177),
	PIN(178),
	PIN(179),
	PIN(180),
	PIN(181),
	PIN(182),
	PIN(183),
	PIN(184),
	PIN(185),
	PIN(186),
	PIN(187),
	PIN(188),
	PIN(189),
	PIN(190),
	PIN(191),
	PIN(192),
	PIN(193),
	PIN(194),
	PIN(195),
	PIN(196),
	PIN(197),
	PIN(198),
	PIN(199),
	PIN(200),
	PIN(201),
	PIN(202),
	PIN(203),
	PIN(204),
	PIN(205),
	PIN(206),
	PIN(207),
	PIN(208),
	PIN(209),
	PIN(210),
	PIN(211),
	PIN(212),
	PIN(213),
	PIN(214),
	PIN(215),
	PIN(216),
	PIN(217),
	PIN(218),
	PIN(219),
	PIN(220),
	PIN(221),
	PIN(222),
	PIN(223),
	PIN(224),
	PIN(225),
	PIN(226),
	PIN(227),
	PIN(228),
	PIN(229),
	PIN(230),
	PIN(231),
	PIN(232),
	PIN(233),
	PIN(234),
	PIN(235),
	PIN(236),
	PIN(237),
};

#endif // _SOC_QUALCOMM_X1P42100_GPIO_H_
