
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.337905                       # Number of seconds simulated
sim_ticks                                337904967000                       # Number of ticks simulated
final_tick                               337904967000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175601                       # Simulator instruction rate (inst/s)
host_op_rate                                   409732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              780530121                       # Simulator tick rate (ticks/s)
host_mem_usage                                 809508                       # Number of bytes of host memory used
host_seconds                                   432.92                       # Real time elapsed on the host
sim_insts                                    76020639                       # Number of instructions simulated
sim_ops                                     177380214                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            21440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data             9344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        21440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          21440                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               335                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               146                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  481                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               63450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               27653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  91103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          63450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             63450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              63450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              27653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 91103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          481                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   30784                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    30784                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                47                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       53081000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    481                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      416                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       60                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          108                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     285.037037                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    193.774914                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    270.169968                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            30     27.78%     27.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           30     27.78%     55.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           22     20.37%     75.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            9      8.33%     84.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      3.70%     87.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            1      0.93%     88.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      3.70%     92.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      7.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           108                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       6013500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 15032250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2405000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12502.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31252.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       373                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.55                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      110355.51                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.55                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  1992060                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4637520                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                115200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         18553500                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4377120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       81082730940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             81117924885                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.061357                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              52095250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         60000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2086000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  337842411000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     11396750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        8314750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     40698500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1442280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3688470                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                155040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         18962760                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4791840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       81082730940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             81117268005                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.059413                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              54074750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        175000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2086000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  337842411000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     12478000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        6220250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     41596750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                       9                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 9                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    4                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               4                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                4                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    50678625                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16893592                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            36                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    42233322                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            32                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        337904967                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    76020639                       # Number of instructions committed
system.cpu.committedOps                     177380214                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      42233582                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               4.444911                       # CPI: cycles per instruction
system.cpu.ipc                               0.224976                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                  32      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu               118254329     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   110      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.67% # Class of committed instruction
system.cpu.op_class_0::MemRead               42232137     23.81%     90.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite              16893404      9.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                24      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              152      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                177380214                       # Class of committed instruction
system.cpu.tickCycles                       337866836                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           38131                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 16                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 4                       # number of replacements
system.cpu.dcache.tags.tagsinuse           142.990819                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59125621                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          402215.108844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   142.990819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.139639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.139639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.139648                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         118251839                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        118251839                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     42232225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42232225                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16893396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16893396                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      59125621                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59125621                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     59125621                       # number of overall hits
system.cpu.dcache.overall_hits::total        59125621                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          225                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            225                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          225                       # number of overall misses
system.cpu.dcache.overall_misses::total           225                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      6805000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6805000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     16437000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16437000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     23242000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23242000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     23242000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23242000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     42232289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42232289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16893557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16893557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     59125846                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     59125846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     59125846                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     59125846                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000004                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000004                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 106328.125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106328.125000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 102093.167702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102093.167702                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103297.777778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103297.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103297.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103297.777778                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           78                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           55                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           92                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           92                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9653000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9653000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     15437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     15437000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15437000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 105163.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105163.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 104923.913043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104923.913043                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 105013.605442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105013.605442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 105013.605442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105013.605442                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               144                       # number of replacements
system.cpu.icache.tags.tagsinuse           217.987242                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42232960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          116665.635359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   217.987242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.851513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84467006                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84467006                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42232960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42232960                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42232960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42232960                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42232960                       # number of overall hits
system.cpu.icache.overall_hits::total        42232960                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           362                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          362                       # number of overall misses
system.cpu.icache.overall_misses::total           362                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     36745000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36745000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     36745000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36745000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     36745000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36745000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     42233322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42233322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     42233322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42233322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     42233322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42233322                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 101505.524862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101505.524862                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 101505.524862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101505.524862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 101505.524862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101505.524862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          362                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36021000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36021000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36021000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36021000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 99505.524862                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99505.524862                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 99505.524862                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99505.524862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 99505.524862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99505.524862                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            657                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 417                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             3                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               145                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 92                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                92                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            417                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          868                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          298                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1166                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    32768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                509                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001965                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.044324                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      508     99.80%     99.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  509                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               663000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1086000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              441000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              480.964376                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    176                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  481                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.365904                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   334.973914                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   145.990462                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.081781                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.035642                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.117423                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.117432                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5737                       # Number of tag accesses
system.l2cache.tags.data_accesses                5737                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            3                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               27                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              27                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           92                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             92                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          335                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           54                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          389                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            335                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            146                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               481                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           335                       # number of overall misses
system.l2cache.overall_misses::cpu.data           146                       # number of overall misses
system.l2cache.overall_misses::total              481                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9377000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9377000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     34366000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      5597000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     39963000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     34366000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     14974000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     49340000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     34366000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     14974000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     49340000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           92                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          362                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          417                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          362                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          147                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             509                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          362                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          147                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            509                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.925414                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.981818                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.932854                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.925414                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.993197                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.944990                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.925414                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.993197                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.944990                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 101923.913043                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 101923.913043                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 102585.074627                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 103648.148148                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 102732.647815                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 102585.074627                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 102561.643836                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 102577.962578                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 102585.074627                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 102561.643836                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 102577.962578                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           92                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           92                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          335                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           54                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          389                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          335                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          146                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          335                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          146                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7537000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7537000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     27666000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      4517000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     32183000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     27666000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     12054000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     39720000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     27666000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     12054000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     39720000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.925414                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.981818                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.932854                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.925414                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.993197                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.944990                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.925414                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.993197                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.944990                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 81923.913043                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 81923.913043                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82585.074627                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83648.148148                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82732.647815                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82585.074627                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 82561.643836                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82577.962578                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82585.074627                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 82561.643836                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82577.962578                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           481                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 337904967000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                389                       # Transaction distribution
system.membus.trans_dist::ReadExReq                92                       # Transaction distribution
system.membus.trans_dist::ReadExResp               92                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           389                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 481                       # Request fanout histogram
system.membus.reqLayer2.occupancy              481000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2558250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
