#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul  5 20:49:27 2020
# Process ID: 9932
# Current directory: C:/Xilinx/project/project2/project2.runs/synth_1
# Command line: vivado.exe -log buzzer_LDC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source buzzer_LDC.tcl
# Log file: C:/Xilinx/project/project2/project2.runs/synth_1/buzzer_LDC.vds
# Journal file: C:/Xilinx/project/project2/project2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source buzzer_LDC.tcl -notrace
Command: synth_design -top buzzer_LDC -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 851.949 ; gain = 234.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'buzzer_LDC' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:49]
INFO: [Synth 8-3491] module 'DO' declared at 'C:/Xilinx/project/project2/project2.srcs/sources_1/new/DO.vhd:35' bound to instance 'U0' of component 'DO' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:103]
INFO: [Synth 8-638] synthesizing module 'DO' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/DO.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DO' (1#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/DO.vhd:41]
INFO: [Synth 8-3491] module 'RE' declared at 'C:/Xilinx/project/project2/project2.srcs/sources_1/new/RE.vhd:35' bound to instance 'U1' of component 'RE' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:104]
INFO: [Synth 8-638] synthesizing module 'RE' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/RE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RE' (2#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/RE.vhd:41]
INFO: [Synth 8-3491] module 'MI' declared at 'C:/Xilinx/project/project2/project2.srcs/sources_1/new/MI.vhd:35' bound to instance 'U2' of component 'MI' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:105]
INFO: [Synth 8-638] synthesizing module 'MI' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/MI.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MI' (3#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/MI.vhd:41]
INFO: [Synth 8-3491] module 'SOL' declared at 'C:/Xilinx/project/project2/project2.srcs/sources_1/new/SOL.vhd:35' bound to instance 'U3' of component 'SOL' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:106]
INFO: [Synth 8-638] synthesizing module 'SOL' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/SOL.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SOL' (4#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/SOL.vhd:41]
INFO: [Synth 8-3491] module 'LA' declared at 'C:/Xilinx/project/project2/project2.srcs/sources_1/new/LA.vhd:35' bound to instance 'U4' of component 'LA' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:107]
INFO: [Synth 8-638] synthesizing module 'LA' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LA' (5#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LA.vhd:41]
INFO: [Synth 8-3491] module 'LCD_C' declared at 'C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD_C.vhd:36' bound to instance 'U5' of component 'LCD_C' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:109]
INFO: [Synth 8-638] synthesizing module 'LCD_C' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD_C.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'LCD_C' (6#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD_C.vhd:42]
INFO: [Synth 8-3491] module 'LCD' declared at 'C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD.vhd:35' bound to instance 'U6' of component 'LCD' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:112]
INFO: [Synth 8-638] synthesizing module 'LCD' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'LCD' (7#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'buzzer_LDC' (8#1) [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 925.234 ; gain = 307.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 925.234 ; gain = 307.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 925.234 ; gain = 307.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 925.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/project/project2/project2.srcs/constrs_1/new/buzzer_LCD.xdc]
Finished Parsing XDC File [C:/Xilinx/project/project2/project2.srcs/constrs_1/new/buzzer_LCD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/project/project2/project2.srcs/constrs_1/new/buzzer_LCD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/buzzer_LDC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/buzzer_LDC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1022.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.508 ; gain = 404.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.508 ; gain = 404.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.508 ; gain = 404.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'num0_reg' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/LCD.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'mux_reg' [C:/Xilinx/project/project2/project2.srcs/sources_1/new/buzzer_LDC.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1022.508 ; gain = 404.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module buzzer_LDC 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module DO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MI 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SOL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module LA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module LCD_C 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module LCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "U6/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'U6/num0_reg[0]' (LDCP) to 'U6/num0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U6/num0_reg[1]' (LDCP) to 'U6/num0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U6/num0_reg[2]' (LDC) to 'U6/num0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/num0_reg[3]' (LDC) to 'U6/num0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/num2_reg[4]' (LD) to 'U6/num2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/num0_reg[4]' (LDCP) to 'U6/num0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U6/num2_reg[5]' (LD) to 'U6/num2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/num1_reg[5]' (LD) to 'U6/num2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/num2_reg[6]' (LD) to 'U6/num1_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U6/num1_reg[6] )
INFO: [Synth 8-3886] merging instance 'U6/num2_reg[7]' (LD) to 'U6/num1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U6/num0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U6/num1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U6/RW_reg )
WARNING: [Synth 8-3332] Sequential element (U6/num0_reg[7]) is unused and will be removed from module buzzer_LDC.
WARNING: [Synth 8-3332] Sequential element (U6/num1_reg[6]) is unused and will be removed from module buzzer_LDC.
WARNING: [Synth 8-3332] Sequential element (U6/num1_reg[7]) is unused and will be removed from module buzzer_LDC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.508 ; gain = 404.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.508 ; gain = 404.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1022.508 ; gain = 404.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.941 ; gain = 408.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |     7|
|4     |LUT2   |     5|
|5     |LUT3   |     5|
|6     |LUT4   |    21|
|7     |LUT5   |   153|
|8     |LUT6   |    26|
|9     |MUXF7  |     2|
|10    |FDCE   |   112|
|11    |FDRE   |    17|
|12    |FDSE   |     1|
|13    |LD     |    14|
|14    |LDCP   |     2|
|15    |IBUF   |     7|
|16    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   414|
|2     |  U0     |DO     |    54|
|3     |  U1     |RE     |    50|
|4     |  U2     |MI     |    49|
|5     |  U3     |SOL    |    49|
|6     |  U4     |LA     |    49|
|7     |  U5     |LCD_C  |    44|
|8     |  U6     |LCD    |    94|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1031.727 ; gain = 316.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.727 ; gain = 414.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1031.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 14 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1040.148 ; gain = 734.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/project/project2/project2.runs/synth_1/buzzer_LDC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file buzzer_LDC_utilization_synth.rpt -pb buzzer_LDC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  5 20:49:59 2020...
