$comment
	File created using the following command:
		vcd file skeleton.msim.vcd -direction
$end
$date
	Thu Oct 12 21:45:45 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module SX_vlg_vec_tst $end
$var reg 16 ! bits16 [15:0] $end
$var wire 1 " bits32 [31] $end
$var wire 1 # bits32 [30] $end
$var wire 1 $ bits32 [29] $end
$var wire 1 % bits32 [28] $end
$var wire 1 & bits32 [27] $end
$var wire 1 ' bits32 [26] $end
$var wire 1 ( bits32 [25] $end
$var wire 1 ) bits32 [24] $end
$var wire 1 * bits32 [23] $end
$var wire 1 + bits32 [22] $end
$var wire 1 , bits32 [21] $end
$var wire 1 - bits32 [20] $end
$var wire 1 . bits32 [19] $end
$var wire 1 / bits32 [18] $end
$var wire 1 0 bits32 [17] $end
$var wire 1 1 bits32 [16] $end
$var wire 1 2 bits32 [15] $end
$var wire 1 3 bits32 [14] $end
$var wire 1 4 bits32 [13] $end
$var wire 1 5 bits32 [12] $end
$var wire 1 6 bits32 [11] $end
$var wire 1 7 bits32 [10] $end
$var wire 1 8 bits32 [9] $end
$var wire 1 9 bits32 [8] $end
$var wire 1 : bits32 [7] $end
$var wire 1 ; bits32 [6] $end
$var wire 1 < bits32 [5] $end
$var wire 1 = bits32 [4] $end
$var wire 1 > bits32 [3] $end
$var wire 1 ? bits32 [2] $end
$var wire 1 @ bits32 [1] $end
$var wire 1 A bits32 [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H bits32[0]~output_o $end
$var wire 1 I bits32[1]~output_o $end
$var wire 1 J bits32[2]~output_o $end
$var wire 1 K bits32[3]~output_o $end
$var wire 1 L bits32[4]~output_o $end
$var wire 1 M bits32[5]~output_o $end
$var wire 1 N bits32[6]~output_o $end
$var wire 1 O bits32[7]~output_o $end
$var wire 1 P bits32[8]~output_o $end
$var wire 1 Q bits32[9]~output_o $end
$var wire 1 R bits32[10]~output_o $end
$var wire 1 S bits32[11]~output_o $end
$var wire 1 T bits32[12]~output_o $end
$var wire 1 U bits32[13]~output_o $end
$var wire 1 V bits32[14]~output_o $end
$var wire 1 W bits32[15]~output_o $end
$var wire 1 X bits32[16]~output_o $end
$var wire 1 Y bits32[17]~output_o $end
$var wire 1 Z bits32[18]~output_o $end
$var wire 1 [ bits32[19]~output_o $end
$var wire 1 \ bits32[20]~output_o $end
$var wire 1 ] bits32[21]~output_o $end
$var wire 1 ^ bits32[22]~output_o $end
$var wire 1 _ bits32[23]~output_o $end
$var wire 1 ` bits32[24]~output_o $end
$var wire 1 a bits32[25]~output_o $end
$var wire 1 b bits32[26]~output_o $end
$var wire 1 c bits32[27]~output_o $end
$var wire 1 d bits32[28]~output_o $end
$var wire 1 e bits32[29]~output_o $end
$var wire 1 f bits32[30]~output_o $end
$var wire 1 g bits32[31]~output_o $end
$var wire 1 h bits16[0]~input_o $end
$var wire 1 i bits16[1]~input_o $end
$var wire 1 j bits16[2]~input_o $end
$var wire 1 k bits16[3]~input_o $end
$var wire 1 l bits16[4]~input_o $end
$var wire 1 m bits16[5]~input_o $end
$var wire 1 n bits16[6]~input_o $end
$var wire 1 o bits16[7]~input_o $end
$var wire 1 p bits16[8]~input_o $end
$var wire 1 q bits16[9]~input_o $end
$var wire 1 r bits16[10]~input_o $end
$var wire 1 s bits16[11]~input_o $end
$var wire 1 t bits16[12]~input_o $end
$var wire 1 u bits16[13]~input_o $end
$var wire 1 v bits16[14]~input_o $end
$var wire 1 w bits16[15]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000101011001 !
1A
0@
0?
1>
1=
0<
1;
0:
19
08
07
06
15
14
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0B
1C
xD
1E
1F
1G
1H
0I
0J
1K
1L
0M
1N
0O
1P
0Q
0R
0S
1T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
0j
1k
1l
0m
1n
0o
1p
0q
0r
0s
1t
1u
0v
0w
$end
#500000
b10000101011001 !
b10100101011001 !
b10101101011001 !
b10101111011001 !
b10101110011001 !
b10101110001001 !
b10101110000001 !
b10101110000011 !
b10101110000010 !
0h
1i
0k
0l
0n
1o
1q
1s
0t
0T
1S
1Q
1O
0N
0L
0K
1I
0H
0A
1@
0>
0=
0;
1:
18
16
05
#1000000
