

================================================================
== Vitis HLS Report for 'Loop_sliding_win_delay_proc1'
================================================================
* Date:           Sat Mar 26 21:15:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.823 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      512|      513|  2.048 us|  2.052 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sliding_win_delay  |      512|      512|         2|          1|          1|   512|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|      64|     32|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|      57|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     121|    176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                              Module                              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |delay_line_Array_U  |Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|   512|   16|     1|         8192|
    +--------------------+------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                                  |        0|  64|  32|    0|   512|   16|     1|         8192|
    +--------------------+------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_106_p2                       |         +|   0|  0|  14|           9|           1|
    |ap_condition_113                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln75_fu_122_p2               |      icmp|   0|  0|  11|           9|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          23|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  14|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i3_phi_fu_92_p6  |  14|          3|    9|         27|
    |delayed_V_1_blk_n           |   9|          2|    1|          2|
    |delayed_V_blk_n             |   9|          2|    1|          2|
    |din_TDATA_blk_n             |   9|          2|    1|          2|
    |i3_reg_88                   |   9|          2|    9|         18|
    |nodelay_V_1_blk_n           |   9|          2|    1|          2|
    |nodelay_V_blk_n             |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 109|         24|   27|         64|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |din_val_reg_130          |  16|   0|   16|          0|
    |i3_reg_88                |   9|   0|    9|          0|
    |i_reg_140                |   9|   0|    9|          0|
    |icmp_ln75_reg_151        |   1|   0|    1|          0|
    |p_0_reg_145              |  16|   0|   16|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln78_reg_136       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  57|   0|   57|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|  Loop_sliding_win_delay_proc1|  return value|
|din_TVALID          |   in|    1|        axis|                           din|       pointer|
|din_TDATA           |   in|   16|        axis|                           din|       pointer|
|din_TREADY          |  out|    1|        axis|                           din|       pointer|
|nodelay_V_din       |  out|   16|     ap_fifo|                     nodelay_V|       pointer|
|nodelay_V_full_n    |   in|    1|     ap_fifo|                     nodelay_V|       pointer|
|nodelay_V_write     |  out|    1|     ap_fifo|                     nodelay_V|       pointer|
|nodelay_V_1_din     |  out|   16|     ap_fifo|                   nodelay_V_1|       pointer|
|nodelay_V_1_full_n  |   in|    1|     ap_fifo|                   nodelay_V_1|       pointer|
|nodelay_V_1_write   |  out|    1|     ap_fifo|                   nodelay_V_1|       pointer|
|delayed_V_din       |  out|   16|     ap_fifo|                     delayed_V|       pointer|
|delayed_V_full_n    |   in|    1|     ap_fifo|                     delayed_V|       pointer|
|delayed_V_write     |  out|    1|     ap_fifo|                     delayed_V|       pointer|
|delayed_V_1_din     |  out|   16|     ap_fifo|                   delayed_V_1|       pointer|
|delayed_V_1_full_n  |   in|    1|     ap_fifo|                   delayed_V_1|       pointer|
|delayed_V_1_write   |  out|    1|     ap_fifo|                   delayed_V_1|       pointer|
+--------------------+-----+-----+------------+------------------------------+--------------+

