Input file: fe/ips/udma/udma_aes/README_dual_core.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +----------------------------------------+------+-----+---------------------------+
    |                  Name                  |Offset|Width|        Description        |
    +========================================+======+=====+===========================+
    |:ref:`KEY0_0<udma_aes_dual_core_KEY0_0>`|     0|   32|core 0 key 0               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY0_1<udma_aes_dual_core_KEY0_1>`|     4|   32|core 0 key 1               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY0_2<udma_aes_dual_core_KEY0_2>`|     8|   32|core 0 key 2               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY0_3<udma_aes_dual_core_KEY0_3>`|    12|   32|core 0 key 3               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY0_4<udma_aes_dual_core_KEY0_4>`|    16|   32|core 0 key 4               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY0_5<udma_aes_dual_core_KEY0_5>`|    20|   32|core 0 key 5               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY0_6<udma_aes_dual_core_KEY0_6>`|    24|   32|core 0 key 6               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY0_7<udma_aes_dual_core_KEY0_7>`|    28|   32|core 0 key 7               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV0_0<udma_aes_dual_core_IV0_0>`  |    32|   32|core 0 IV 0                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV0_1<udma_aes_dual_core_IV0_1>`  |    36|   32|core 0 IV 1                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV0_2<udma_aes_dual_core_IV0_2>`  |    40|   32|core 0 IV 2                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV0_3<udma_aes_dual_core_IV0_3>`  |    44|   32|core 0 IV 3                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_0<udma_aes_dual_core_KEY1_0>`|    48|   32|core 1 key 0               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_1<udma_aes_dual_core_KEY1_1>`|    52|   32|core 1 key 1               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_2<udma_aes_dual_core_KEY1_2>`|    56|   32|core 1 key 2               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_3<udma_aes_dual_core_KEY1_3>`|    60|   32|core 1 key 3               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_4<udma_aes_dual_core_KEY1_4>`|    64|   32|core 1 key 4               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_5<udma_aes_dual_core_KEY1_5>`|    68|   32|core 1 key 5               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_6<udma_aes_dual_core_KEY1_6>`|    72|   32|core 1 key 6               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`KEY1_7<udma_aes_dual_core_KEY1_7>`|    76|   32|core 1 key 7               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV1_0<udma_aes_dual_core_IV1_0>`  |    80|   32|core 1 IV 0                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV1_1<udma_aes_dual_core_IV1_1>`  |    84|   32|core 1 IV 1                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV1_2<udma_aes_dual_core_IV1_2>`  |    88|   32|core 1 IV 2                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`IV1_3<udma_aes_dual_core_IV1_3>`  |    92|   32|core 1 IV 3                |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`DEST<udma_aes_dual_core_DEST>`    |    96|   32|RX TX destination channel  |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`SETUP0<udma_aes_dual_core_SETUP0>`|   100|   32|core 0 setup               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`SETUP1<udma_aes_dual_core_SETUP1>`|   104|   32|core 1 setup               |
    +----------------------------------------+------+-----+---------------------------+
    |:ref:`CFG<udma_aes_dual_core_CFG>`      |   108|   32|AES data flow configuration|
    +----------------------------------------+------+-----+---------------------------+

.. _udma_aes_dual_core_KEY0_0:

KEY0_0
""""""

core 0 key 0

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY0_1:

KEY0_1
""""""

core 0 key 1

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY0_2:

KEY0_2
""""""

core 0 key 2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY0_3:

KEY0_3
""""""

core 0 key 3

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY0_4:

KEY0_4
""""""

core 0 key 4

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY0_5:

KEY0_5
""""""

core 0 key 5

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY0_6:

KEY0_6
""""""

core 0 key 6

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY0_7:

KEY0_7
""""""

core 0 key 7

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV0_0:

IV0_0
"""""

core 0 IV 0

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV0_1:

IV0_1
"""""

core 0 IV 1

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV0_2:

IV0_2
"""""

core 0 IV 2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV0_3:

IV0_3
"""""

core 0 IV 3

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_0:

KEY1_0
""""""

core 1 key 0

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_1:

KEY1_1
""""""

core 1 key 1

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_2:

KEY1_2
""""""

core 1 key 2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_3:

KEY1_3
""""""

core 1 key 3

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_4:

KEY1_4
""""""

core 1 key 4

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_5:

KEY1_5
""""""

core 1 key 5

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_6:

KEY1_6
""""""

core 1 key 6

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_KEY1_7:

KEY1_7
""""""

core 1 key 7

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV1_0:

IV1_0
"""""

core 1 IV 0

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV1_1:

IV1_1
"""""

core 1 IV 1

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV1_2:

IV1_2
"""""

core 1 IV 2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_IV1_3:

IV1_3
"""""

core 1 IV 3

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _udma_aes_dual_core_DEST:

DEST
""""

RX TX destination channel

.. table:: 

    +-----+---+-------+--------------------------------------------------------------------+
    |Bit #|R/W| Name  |                            Description                             |
    +=====+===+=======+====================================================================+
    |7:0  |R/W|RX_DEST|Stream ID for the RX uDMA channel. Default is 0xFF(channel disabled)|
    +-----+---+-------+--------------------------------------------------------------------+
    |15:8 |R/W|TX_DEST|Stream ID for the TX uDMA channel. Default is 0xFF(channel disabled)|
    +-----+---+-------+--------------------------------------------------------------------+

.. _udma_aes_dual_core_SETUP0:

SETUP0
""""""

core 0 setup

.. table:: 

    +-----+---+---------+------------------------------------------+
    |Bit #|R/W|  Name   |               Description                |
    +=====+===+=========+==========================================+
    |    0|R  |KEY_INIT |Indicate the key configuration is finished|
    +-----+---+---------+------------------------------------------+
    |    1|R/W|KEY_TYPE |KEY type, 0 for 128B, 1 for 256B          |
    +-----+---+---------+------------------------------------------+
    |    2|R/W|ENC_DEC  |Operation type, 0 for DEC, 1 for ENC      |
    +-----+---+---------+------------------------------------------+
    |    3|R/W|ECB_CBC  |Enc_type, 0 for ECB, 1 for CBC            |
    +-----+---+---------+------------------------------------------+
    |    4|W  |BLOCK_RST|Block reset                               |
    +-----+---+---------+------------------------------------------+
    |    5|R/W|QK_KEY_EN|Use quiddikey key generation              |
    +-----+---+---------+------------------------------------------+
    |7:6  |-  |RESERVED |                                          |
    +-----+---+---------+------------------------------------------+
    |    8|W  |FIFO_CLR |Clean the fifo                            |
    +-----+---+---------+------------------------------------------+

.. _udma_aes_dual_core_SETUP1:

SETUP1
""""""

core 1 setup

.. table:: 

    +-----+---+---------+------------------------------------------+
    |Bit #|R/W|  Name   |               Description                |
    +=====+===+=========+==========================================+
    |    0|R  |KEY_INIT |Indicate the key configuration is finished|
    +-----+---+---------+------------------------------------------+
    |    1|R/W|KEY_TYPE |KEY type, 0 for 128B, 1 for 256B          |
    +-----+---+---------+------------------------------------------+
    |    2|R/W|ENC_DEC  |Operation type, 0 for DEC, 1 for ENC      |
    +-----+---+---------+------------------------------------------+
    |    3|R/W|ECB_CBC  |Enc_type, 0 for ECB, 1 for CBC            |
    +-----+---+---------+------------------------------------------+
    |    4|W  |BLOCK_RST|Block reset                               |
    +-----+---+---------+------------------------------------------+
    |    5|R/W|QK_KEY_EN|Use quiddikey key generation              |
    +-----+---+---------+------------------------------------------+
    |7:6  |-  |RESERVED |                                          |
    +-----+---+---------+------------------------------------------+
    |    8|W  |FIFO_CLR |Clean the fifo                            |
    +-----+---+---------+------------------------------------------+

.. _udma_aes_dual_core_CFG:

CFG
"""

AES data flow configuration

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |1:0  |R/W|MODE|Transfer MODE for AES core0 2'b00: memory 2 memory 2'b01: Stream 2 memory 2'b10: Memory 2 Stream 2'b11: Stream 2 Stream, for AES core1 inverse. When in HYPER mode, only can be 2'b10, for core0 MISO (enc), for core1 SIMO (dec)|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
