library IEEE;
use IEEE.std_logic_1164.all;

entity register_Nbit is
generic( N : integer );
port(
	data_in :in std_logic_vector ( N-1 downto 0 );
	en :in std_logic;
	data_out : out std_logic_vector ( N-1 downto 0 )
	);
end register_Nbit;
architecture reg of register_4bit is
begin
data_out <= data_in when (en = '1');
end reg;