0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing/tb_data_transition_time_impl.v,1524156380,verilog,,,,counter;glbl;prescaler;shiftlne;spi_master,,,,,,,,
C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sim_1/new/tb_data_transition.vhd,1524156315,vhdl,,,,tb_data_transition,,,,,,,,
C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sim_1/new/tb_spi_master.vhd,1524133820,vhdl,,,,tb_spi_master,,,,,,,,
C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/components.vhd,1524150920,vhdl,C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd;C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd,,,components,,,,,,,,
C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd,1524156250,vhdl,,,,data_transition,,,,,,,,
C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/delay_logic.vhd,1524145590,vhdl,,,,delay_logic,,,,,,,,
C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd,1524144490,vhdl,,,,select_logic,,,,,,,,
