// Seed: 1095460788
module module_0 ();
  tri0 id_1;
  wor  id_2;
  wire id_3;
  initial begin : LABEL_0
    id_4 <= 1;
  end
  assign id_1 = -1;
  tri1 id_6;
  final id_4 <= 1 & id_2;
  wire id_7;
  parameter id_8 = id_8 || -1;
  id_9(
      .id_0(id_2), .id_1(id_5), .id_2()
  );
  wire id_10;
  wire id_11;
  uwire id_12, id_13;
  assign id_12 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1
);
  tri1 id_3, id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  wire id_7;
  nand primCall (id_0, id_1, id_3, id_4, id_5, id_6);
  assign id_6 = -id_4;
  wire id_8;
endmodule
