m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.2/modelsim_ase/win32aloem
vadc_driver
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 12 ising_config 0 22 ATS2^@e9ITh_ARgRYmX>V2
Z2 DXx4 work 18 adc_driver_sv_unit 0 22 0PYU9Pk9=oL=c`57coCS[2
Z3 !s110 1643258678
Z4 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 ;oXe4LX=ZhbJGZ9eF9VWH1
ILn8R:QYeBTI?7S@]0RYUO3
Z5 !s105 adc_driver_sv_unit
S1
Z6 dD:/repos/RFSoC_Ising_Machine/modelsim
Z7 w1631654555
Z8 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/adc_driver.sv
Z9 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/adc_driver.sv
!i122 1310
L0 6 154
Z10 OV;L;2021.1;73
31
Z11 !s108 1643258678.000000
Z12 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/adc_driver.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/adc_driver.sv|
!i113 1
Z14 o-work work -sv
Z15 tCvgOpt 0
Xadc_driver_sv_unit
R0
R1
R3
V0PYU9Pk9=oL=c`57coCS[2
r1
!s85 0
!i10b 1
!s100 _0MK<8^B?g`?AfOAKbR]f1
I0PYU9Pk9=oL=c`57coCS[2
!i103 1
S1
R6
R7
R8
R9
!i122 1310
Z16 L0 3 0
R10
31
R11
R12
R13
!i113 1
R14
R15
vadc_driver_tb
R0
Z17 !s110 1643258680
!i10b 1
!s100 XFNQceVY<OdCm^D4KdYdU0
I;EjDCfmYRJ5mSHcIgmGEM0
S1
R6
w1623714318
8D:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv
!i122 1318
L0 4 224
R4
R10
r1
!s85 0
31
Z18 !s108 1643258680.000000
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/tb/adc_driver_tb.sv|
!i113 1
R14
R15
vaxis_async_fifo
R0
Z19 !s110 1643258679
!i10b 1
!s100 ESUY9Pg8KK6zBnk2Tf2W50
IXEd;E<RX1Y_7kB4i::m3Z2
S1
R6
Z20 w1623437787
Z21 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv
Z22 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv
!i122 1314
L0 110 109
R4
R10
r1
!s85 0
31
Z23 !s108 1643258679.000000
Z24 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv|
Z25 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/fifo_wrappers.sv|
!i113 1
R14
R15
vaxis_async_fifo_def
R0
R3
!i10b 1
!s100 H?[9Tz>ClOH?T3T0JYYoi2
I>E`1<C5FzYZXYfLHTUKI`2
S1
R6
R20
Z26 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv
Z27 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv
!i122 1311
L0 329 483
R4
R10
r1
!s85 0
31
R11
Z28 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv|
Z29 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_fifos.sv|
!i113 1
R14
R15
vaxis_fifo
R0
R3
!i10b 1
!s100 R677DdiRP^W3Hb<QOlS0Y2
I4Z:;^D:<B:6bB2d;OZ1?33
S1
R6
R20
R26
R27
!i122 1311
L0 27 268
R4
R10
r1
!s85 0
31
R11
R28
R29
!i113 1
R14
R15
vaxis_selector
R0
Z30 !s110 1643258682
!i10b 1
!s100 =K205im>=lT<e@eHA7AU_3
I4o7:h@YJIM<UcldK42MUh3
S1
R6
Z31 w1626813548
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_selector.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_selector.sv
!i122 1325
L0 2 43
R4
R10
r1
!s85 0
31
Z32 !s108 1643258682.000000
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/axis_selector.sv|
!i113 1
R14
R15
vaxis_sync_fifo
R0
R19
!i10b 1
!s100 AzeVi:[khFaz^WDB>:`8E0
I`UK`A]4FMRK]nCQ`H@lLF2
S1
R6
R20
R21
R22
!i122 1314
L0 3 105
R4
R10
r1
!s85 0
31
R23
R24
R25
!i113 1
R14
R15
vchip_cal_alg
R0
R1
DXx4 work 20 chip_cal_alg_sv_unit 0 22 EgHNN;]HlnkUM[XPF<LZl0
Z33 !s110 1643258702
R4
r1
!s85 0
!i10b 1
!s100 `CSgAQfY74gGZ^zmnfjEF0
Ioik1oc_l^^NH=<iABUH^I1
!s105 chip_cal_alg_sv_unit
S1
R6
Z34 w1631294887
Z35 8D:/repos/RFSoC_Ising_Machine/verilog_source/tb/chip_cal_alg.sv
Z36 FD:/repos/RFSoC_Ising_Machine/verilog_source/tb/chip_cal_alg.sv
!i122 1331
L0 5 166
R10
31
Z37 !s108 1643258701.000000
Z38 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/tb/chip_cal_alg.sv|
Z39 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/tb/chip_cal_alg.sv|
!i113 1
R14
R15
Xchip_cal_alg_sv_unit
R0
R1
R33
VEgHNN;]HlnkUM[XPF<LZl0
r1
!s85 0
!i10b 1
!s100 0J>Q1`D0L4aVV_B:1LE_d2
IEgHNN;]HlnkUM[XPF<LZl0
!i103 1
S1
R6
R34
R35
R36
!i122 1331
R16
R10
31
R37
R38
R39
!i113 1
R14
R15
vconfig_reg
R0
!s110 1643258853
!i10b 1
!s100 oE_6z?[Unb7KZomzgaDSW2
I5bfSW^B^@I[Nhh0[Kk;[41
S1
R6
w1643258811
8D:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv
FD:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv
!i122 1336
L0 5 50
R4
R10
r1
!s85 0
31
!s108 1643258852.000000
!s107 D:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_GTY/verilog_source/rtl/config_reg.sv|
!i113 1
R14
R15
Xconfig_reg_sv_unit
R0
R1
R19
VfjHc`PAcC_QL>m<bL6GQK3
r1
!s85 0
!i10b 1
!s100 <ncX_3<B6UUfcUY7eB>FN0
IfjHc`PAcC_QL>m<bL6GQK3
!i103 1
S1
R6
R31
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv
!i122 1312
Z40 L0 2 0
R10
31
R11
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/config_reg.sv|
!i113 1
R14
R15
vcounter_fifo
R0
R30
!i10b 1
!s100 eni4F=A8R>e15OM`OEK<U0
IHETgIlNH9PTMN3BWK0IVe1
S1
R6
R31
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/counter_fifo.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/counter_fifo.sv
!i122 1326
L0 5 58
R4
R10
r1
!s85 0
31
R32
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/counter_fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/counter_fifo.sv|
!i113 1
R14
R15
vdac_driver
R0
R1
DXx4 work 18 dac_driver_sv_unit 0 22 m[:]_Y6VFlBoC6SES>oBX3
R19
R4
r1
!s85 0
!i10b 1
!s100 ?GldNiKQD;E31]M=Ifigk3
ILnMHMA`:lNWH:WEJ8lTJN1
!s105 dac_driver_sv_unit
S1
R6
R31
Z41 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv
Z42 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv
!i122 1313
L0 4 101
R10
31
R23
Z43 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv|
Z44 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/dac_driver.sv|
!i113 1
R14
R15
Xdac_driver_sv_unit
R0
R1
R19
Vm[:]_Y6VFlBoC6SES>oBX3
r1
!s85 0
!i10b 1
!s100 @4Bf5HQbPV^ZZAOn3;Sba1
Im[:]_Y6VFlBoC6SES>oBX3
!i103 1
S1
R6
R31
R41
R42
!i122 1313
R40
R10
31
R23
R43
R44
!i113 1
R14
R15
vdac_driver_tb
R0
R1
DXx4 work 21 dac_driver_tb_sv_unit 0 22 :]Lkcb<lMQI>E@AFb]oRe2
Z45 !s110 1643258681
R4
r1
!s85 0
!i10b 1
!s100 TX_?40S4o`>6o8ICff8Ji0
IF6V?Y?QW?@CLBk^BLeUFg0
!s105 dac_driver_tb_sv_unit
S1
R6
R20
Z46 8D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv
Z47 FD:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv
!i122 1319
L0 4 176
R10
31
R18
Z48 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv|
Z49 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/tb/dac_driver_tb.sv|
!i113 1
R14
R15
Xdac_driver_tb_sv_unit
R0
R1
R45
V:]Lkcb<lMQI>E@AFb]oRe2
r1
!s85 0
!i10b 1
!s100 DmKKX?>SmmE7[WhT7]Y_V1
I:]Lkcb<lMQI>E@AFb]oRe2
!i103 1
S1
R6
R20
R46
R47
!i122 1319
R40
R10
31
R18
R48
R49
!i113 1
R14
R15
vdelay_cal
R0
R45
!i10b 1
!s100 _;g>7>C:SKlTLQ2:KY3[D3
Io=5AY2Q]J6WHoAMeTf9KM2
S1
R6
R20
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv
!i122 1320
L0 3 35
R4
R10
r1
!s85 0
31
Z50 !s108 1643258681.000000
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/delay_cal.sv|
!i113 1
R14
R15
vexperiment_fsm
R0
R1
DXx4 work 22 experiment_fsm_sv_unit 0 22 R>]X4i;lQ8mI1n;DkL>3k3
R45
R4
r1
!s85 0
!i10b 1
!s100 <oj9gII`XnhVnW<]kWaS>1
IfAY_cn2X3<Yooh4;EVNT01
!s105 experiment_fsm_sv_unit
S1
R6
Z51 w1632432263
Z52 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv
Z53 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv
!i122 1322
L0 4 548
R10
31
R50
Z54 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv|
Z55 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv|
!i113 1
R14
R15
Xexperiment_fsm_sv_unit
R0
R1
R45
VR>]X4i;lQ8mI1n;DkL>3k3
r1
!s85 0
!i10b 1
!s100 NMOCQ4L?8>dj>Kb[1[HW:0
IR>]X4i;lQ8mI1n;DkL>3k3
!i103 1
S1
R6
R51
R52
R53
!i122 1322
R40
R10
31
R50
R54
R55
!i113 1
R14
R15
vexperiment_fsm_tb
R0
R1
DXx4 work 25 experiment_fsm_tb_sv_unit 0 22 4`03a<958XKe]k]R9<WM@3
R30
R4
r1
!s85 0
!i10b 1
!s100 IHz>6WBlP4An0n^1=dOdi3
IgLYU_HTflLD1fX]cYzj_M0
!s105 experiment_fsm_tb_sv_unit
S1
R6
R31
Z56 8D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv
Z57 FD:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv
!i122 1323
L0 3 453
R10
31
R50
Z58 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv|
Z59 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv|
!i113 1
R14
R15
Xexperiment_fsm_tb_sv_unit
R0
R1
R30
V4`03a<958XKe]k]R9<WM@3
r1
!s85 0
!i10b 1
!s100 UbAHoC`bZoaY]3AZY79RM2
I4`03a<958XKe]k]R9<WM@3
!i103 1
S1
R6
R31
R56
R57
!i122 1323
R40
R10
31
R50
R58
R59
!i113 1
R14
R15
vexperiment_top_level
R0
R1
DXx4 work 28 experiment_top_level_sv_unit 0 22 m`@U06kZ]n>5lCF9Q^5k^3
Z60 !s110 1643258686
R4
r1
!s85 0
!i10b 1
!s100 =dm1L2WU6W2mQ_?1_FPh_2
I1ciY>Kd2<6c76A=kjYI;o2
!s105 experiment_top_level_sv_unit
S1
R6
Z61 w1632430564
Z62 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level.sv
Z63 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level.sv
!i122 1330
L0 4 583
R10
31
Z64 !s108 1643258686.000000
Z65 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level.sv|
Z66 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level.sv|
!i113 1
R14
R15
Xexperiment_top_level_sv_unit
R0
R1
R60
Vm`@U06kZ]n>5lCF9Q^5k^3
r1
!s85 0
!i10b 1
!s100 0dJSckk3kbYFN]54E15_c0
Im`@U06kZ]n>5lCF9Q^5k^3
!i103 1
S1
R6
R61
R62
R63
!i122 1330
R40
R10
31
R64
R65
R66
!i113 1
R14
R15
vexperiment_top_level_tb
R0
R1
DXx4 work 31 experiment_top_level_tb_sv_unit 0 22 YD^ib:a=aZzV=J0X0fZWF2
R30
R4
r1
!s85 0
!i10b 1
!s100 3ig8^H]2nd9R<QX2mgBli3
ITiGXMl2:@e]WemKI^E63j2
!s105 experiment_top_level_tb_sv_unit
S1
R6
Z67 w1626992250
Z68 8D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv
Z69 FD:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv
!i122 1324
L0 5 302
R10
31
R32
Z70 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv|
Z71 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_top_level_tb.sv|
!i113 1
R14
R15
Xexperiment_top_level_tb_sv_unit
R0
R1
R30
VYD^ib:a=aZzV=J0X0fZWF2
r1
!s85 0
!i10b 1
!s100 S^;C<oF@@oINM7P9;VF@@1
IYD^ib:a=aZzV=J0X0fZWF2
!i103 1
S1
R6
R67
R68
R69
!i122 1324
R40
R10
31
R32
R70
R71
!i113 1
R14
R15
vexperiment_top_level_wrapper
Z72 !s110 1643258683
!i10b 1
!s100 f]O3j_ghNWljAiYF^;lX<0
IVfBH7MRfT[0]8Sf[9`a_g1
R6
w1631210921
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level_wrapper.v
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level_wrapper.v
!i122 1329
L0 1 137
R4
R10
r1
!s85 0
31
Z73 !s108 1643258683.000000
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level_wrapper.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_top_level_wrapper.v|
!i113 1
Z74 o-work work
R15
vfull_sim_tb
R0
R1
DXx4 work 19 full_sim_tb_sv_unit 0 22 G3mohUzEz0NhP;cF3O3ke0
R33
R4
r1
!s85 0
!i10b 1
!s100 ]:N77hzM0Hzz9B0g17K4k1
IjOeXON[E6bchATkmCF9aT2
!s105 full_sim_tb_sv_unit
S1
R6
Z75 w1632781194
Z76 8D:/repos/RFSoC_Ising_Machine/verilog_source/tb/full_sim_tb.sv
Z77 FD:/repos/RFSoC_Ising_Machine/verilog_source/tb/full_sim_tb.sv
!i122 1332
L0 3 704
R10
31
Z78 !s108 1643258702.000000
Z79 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/tb/full_sim_tb.sv|
Z80 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/tb/full_sim_tb.sv|
!i113 1
R14
R15
Xfull_sim_tb_sv_unit
R0
R1
R33
VG3mohUzEz0NhP;cF3O3ke0
r1
!s85 0
!i10b 1
!s100 GU1Rod>SHLVS[NeSM>D[Q0
IG3mohUzEz0NhP;cF3O3ke0
!i103 1
S1
R6
R75
R76
R77
!i122 1332
Z81 L0 1 0
R10
31
R78
R79
R80
!i113 1
R14
R15
vgpio_axis_writer
R0
R1
DXx4 work 24 gpio_axis_writer_sv_unit 0 22 VQ0ghAgOORj>VY`QVGJk[3
R72
R4
r1
!s85 0
!i10b 1
!s100 If;lR8bggIf^EF`IXT:683
I16;JDbliUe^c>0?KBAANR3
!s105 gpio_axis_writer_sv_unit
S1
R6
Z82 w1626993350
Z83 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_axis_writer.sv
Z84 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_axis_writer.sv
!i122 1328
L0 5 89
R10
31
R73
Z85 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_axis_writer.sv|
Z86 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_axis_writer.sv|
!i113 1
R14
R15
Xgpio_axis_writer_sv_unit
R0
R1
R72
VVQ0ghAgOORj>VY`QVGJk[3
r1
!s85 0
!i10b 1
!s100 3iD5nU^RKoi>oiP0l]oEP0
IVQ0ghAgOORj>VY`QVGJk[3
!i103 1
S1
R6
R82
R83
R84
!i122 1328
R81
R10
31
R73
R85
R86
!i113 1
R14
R15
vgpio_reader
R0
R1
DXx4 work 19 gpio_reader_sv_unit 0 22 Wz<HKgcoHHBNj[W`iUSiH3
R72
R4
r1
!s85 0
!i10b 1
!s100 ^ZQdP_;XBiC4SLHkXk`ah2
InN^RHkFkS]]3MI2jd>_9F2
!s105 gpio_reader_sv_unit
S1
R6
Z87 w1632779948
Z88 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_reader.sv
Z89 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_reader.sv
!i122 1327
L0 7 169
R10
31
R32
Z90 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_reader.sv|
Z91 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/gpio_reader.sv|
!i113 1
R14
R15
Xgpio_reader_sv_unit
R0
R1
R72
VWz<HKgcoHHBNj[W`iUSiH3
r1
!s85 0
!i10b 1
!s100 :9IPbZ5[O`iXJYDnh7VT@2
IWz<HKgcoHHBNj[W`iUSiH3
!i103 1
S1
R6
R87
R88
R89
!i122 1327
L0 5 0
R10
31
R32
R90
R91
!i113 1
R14
R15
vgty_debug
!s110 1643258708
!i10b 1
!s100 G8URNB06@cE>L1D;?jH=e2
Io_`jaQYlQ:<2H=<onCX<l1
R6
w1643257541
8D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v
FD:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v
!i122 1335
L0 3 77
R4
R10
r1
!s85 0
31
!s108 1643258708.000000
!s107 D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/repos/RFSoC_GTY/verilog_source/rtl/gty_debug.v|
!i113 1
R74
R15
Xising_config
R0
R19
!i10b 1
!s100 b]a3zi0[:Jza2MlC8Q8m_3
IATS2^@e9ITh_ARgRYmX>V2
S1
R6
w1635447300
Z92 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/ising_config.sv
Z93 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/ising_config.sv
!i122 1315
Z94 L0 4 0
VATS2^@e9ITh_ARgRYmX>V2
R10
r1
!s85 0
31
R23
Z95 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/ising_config.sv|
Z96 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/ising_config.sv|
!i113 1
R14
R15
vlookup_table
R0
R1
DXx4 work 20 lookup_table_sv_unit 0 22 Zj_TY_fjP[;YQhCcPzCOE2
R45
R4
r1
!s85 0
!i10b 1
!s100 <Xj]Z6[FfOCK0bEE0o4=h3
I8PK3c^]QN_IHmPNJV>gNh3
!s105 lookup_table_sv_unit
S1
R6
Z97 w1631223003
Z98 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv
Z99 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv
!i122 1321
L0 6 104
R10
31
R50
Z100 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv|
Z101 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/lookup_table.sv|
!i113 1
R14
R15
Xlookup_table_sv_unit
R0
R1
R45
VZj_TY_fjP[;YQhCcPzCOE2
r1
!s85 0
!i10b 1
!s100 g@fEj[EQWNPBX0_G_S:Z50
IZj_TY_fjP[;YQhCcPzCOE2
!i103 1
S1
R6
R97
R98
R99
!i122 1321
R40
R10
31
R50
R100
R101
!i113 1
R14
R15
voutput_scaler
R0
R1
DXx4 work 21 output_scaler_sv_unit 0 22 8;`aa>ZlGCj<gg8=JR6J^0
R17
R4
r1
!s85 0
!i10b 1
!s100 ]R09<_ZBNS0=J@F>>Hn143
I8k@AfgkDP0XfQ;25CK7>O3
!s105 output_scaler_sv_unit
S1
R6
Z102 w1631206497
Z103 8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv
Z104 FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv
!i122 1316
L0 9 43
R10
31
R18
Z105 !s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv|
Z106 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/output_scaler.sv|
!i113 1
R14
R15
Xoutput_scaler_sv_unit
R0
R1
R17
V8;`aa>ZlGCj<gg8=JR6J^0
r1
!s85 0
!i10b 1
!s100 c9ak2F;dZ@VVj69iWFf0K1
I8;`aa>ZlGCj<gg8=JR6J^0
!i103 1
S1
R6
R102
R103
R104
!i122 1316
L0 6 0
R10
31
R18
R105
R106
!i113 1
R14
R15
vpeak_detector
R0
R1
R2
R3
R4
r1
!s85 0
!i10b 1
!s100 7IhA;YJZTah=Xno[o@;4d3
I=<DdOA`J1ZHXiI0@9WOo21
R5
S1
R6
R7
R8
R9
!i122 1310
L0 165 53
R10
31
R11
R12
R13
!i113 1
R14
R15
Xrfsoc_config
R0
!s110 1618253254
!i10b 1
!s100 K_CzK<ni@8X=d54Bi5Uoc2
!s11b Dg1SIo80bB@j0V0VzS_@n1
I76ATKGFkO4JY3Xf2l<UI]0
V76ATKGFkO4JY3Xf2l<UI]0
S1
R6
w1618253246
R92
R93
!i122 2
R94
OV;L;2020.1_3;71
r1
!s85 0
31
!s108 1618253253.000000
R95
R96
!i113 1
R14
R15
vsample_selector
R0
R33
!i10b 1
!s100 GL2^OM6j3N@CS]g1DPHg;2
IUaIbH_N^C^[3Uzh<SW94n0
S1
R6
w1631731623
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/sample_selector.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/sample_selector.sv
!i122 1334
L0 3 19
R4
R10
r1
!s85 0
31
R78
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/sample_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/sample_selector.sv|
!i113 1
R14
R15
vshifter
R0
R17
!i10b 1
!s100 <zWOOdPmjh4FMcBO9ZME@2
I8M?QjZJ@2@HojI8kFNWVl0
S1
R6
w1631211063
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv
!i122 1317
L0 5 43
R4
R10
r1
!s85 0
31
R18
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/shifter.sv|
!i113 1
R14
R15
vwaveform_assembler
R0
R33
!i10b 1
!s100 [=KcMHQ`JjcWY:WLf6CWR1
IUKnnC7I:k[`>`E3S3W2BX3
S1
R6
w1631210818
8D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/waveform_assembler.sv
FD:/repos/RFSoC_Ising_Machine/verilog_source/rtl/waveform_assembler.sv
!i122 1333
L0 4 10
R4
R10
r1
!s85 0
31
R78
!s107 D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/waveform_assembler.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/waveform_assembler.sv|
!i113 1
R14
R15
