<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xuartps_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xuartps_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains the hardware interface of an <a class="el" href="struct_x_uart_ps.html">XUartPs</a> device.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who    Date	Changes
 ----- ------ -------- ----------------------------------------------
 1.00	drg/jz 01/12/10 First Release
 1.03a sg     09/04/12 Added defines for XUARTPS_IXR_TOVR,  XUARTPS_IXR_TNFUL
			and XUARTPS_IXR_TTRIG.
			Modified the names of these defines
			XUARTPS_MEDEMSR_DCDX to XUARTPS_MODEMSR_DDCD
			XUARTPS_MEDEMSR_RIX to XUARTPS_MODEMSR_TERI
			XUARTPS_MEDEMSR_DSRX to XUARTPS_MODEMSR_DDSR
			XUARTPS_MEDEMSR_CTSX to XUARTPS_MODEMSR_DCTS
 1.05a hk     08/22/13 Added prototype for uart reset and related
			constant definitions.</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Register offsets for the UART. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#90a8f41c17999de14f0cfc2c9ef90e3d">XUARTPS_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#d1ad190b96cd177a5171929177df368f">XUARTPS_MR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#fc6412cba439035bfc3a35a1096738c2">XUARTPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#7fbd0aef648c7251c0d02378e1eb2c13">XUARTPS_IDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#9d2d9d069a575d496551cec99f04c000">XUARTPS_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#dc9ecf306c7857488f76ee0e0d87c2fe">XUARTPS_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a812f139e9819097dcc7d4bfc16b01a7">XUARTPS_BAUDGEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a64a336cfd757f0cd377c37bd3934628">XUARTPS_RXTOUT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#96cfba6fca37c638490dfa5a46bf928f">XUARTPS_RXWM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#28408fa55cba5ab759d79ce7703b8d50">XUARTPS_MODEMCR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#5e52c94f3c4d5859da3ed017bcd362c5">XUARTPS_MODEMSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#9ba72b985d03efabe22c27ba96f8cc18">XUARTPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#e79db25149d863854cb3bfce6db8ed04">XUARTPS_FIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#91452670c51faae9bec966d0c4b77003">XUARTPS_BAUDDIV_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#0abb9fca1db9fe7dd198f2bef3dcc1ca">XUARTPS_FLOWDEL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6563e373ca5368836a5c5e23115db5c6">XUARTPS_TXWM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x44</td></tr>

<tr><td colspan="2"><br><h2>Control Register</h2></td></tr>
<tr><td colspan="2">The Control register (CR) controls the major functions of the device.<p>
Control Register Bit Definition <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#9448a36fd13b5e2eedf6d09f18a65944">XUARTPS_CR_STOPBRK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a6763121146aabce19f69d22fc16774c">XUARTPS_CR_STARTBRK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#78e2569257be6fc55d0adebd790d6e96">XUARTPS_CR_TORST</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#305f05deba277d0b591d0a9876ef6d36">XUARTPS_CR_TX_DIS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#71641d2dc5ebc9780d33dc7ba22a3e7a">XUARTPS_CR_TX_EN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#640d9e7dd2617c8fb1d22701e29af703">XUARTPS_CR_RX_DIS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6f6b21c52f99c5aef640dfe07bb91c07">XUARTPS_CR_RX_EN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#61663399df2e9f49ece70154543addd3">XUARTPS_CR_EN_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#0c2f93b208707650346d27086cdec59d">XUARTPS_CR_TXRST</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#5e325c1f851dcaaf3a3ea2bc10ee38fe">XUARTPS_CR_RXRST</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Mode Register</h2></td></tr>
<tr><td colspan="2">The mode register (MR) defines the mode of transfer as well as the data format. If this register is modified during transmission or reception, data validity cannot be guaranteed.<p>
Mode Register Bit Definition <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#d40dc64acf85350d98f1ea80269c35b9">XUARTPS_MR_CCLK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6e513b40aac6d22820d0637716794efc">XUARTPS_MR_CHMODE_R_LOOP</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#3cf33dade5ca128ed7e17106ebee5852">XUARTPS_MR_CHMODE_L_LOOP</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#3ef316afb43b3a351015ef55c9ca5e92">XUARTPS_MR_CHMODE_ECHO</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#b26b5043cacda529173bc06eede8c676">XUARTPS_MR_CHMODE_NORM</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#728ccdd16f7d2bf47dc99794ed8f2ae7">XUARTPS_MR_CHMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a41a93d0a0ef40c80c87b1bbfc163d77">XUARTPS_MR_CHMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#fd7c7614772914cace195ba6f1a2843f">XUARTPS_MR_STOPMODE_2_BIT</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#bedc624a3d89b9904d5e3113fb8cf648">XUARTPS_MR_STOPMODE_1_5_BIT</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ab036c4672cbb5e1cfe5424d63ebc65b">XUARTPS_MR_STOPMODE_1_BIT</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ecc9407fca994f73a176d8e20fdfdd30">XUARTPS_MR_STOPMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#0690defba4051295eebc45aa737dfb75">XUARTPS_MR_STOPMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#318dc98fa2b04b02cfaf7c70c4152274">XUARTPS_MR_PARITY_NONE</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#c428841b4ccf2a6837d1cafb5d5e850d">XUARTPS_MR_PARITY_MARK</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#48e12d1bab72ad69cb78db8a5e6ca51c">XUARTPS_MR_PARITY_SPACE</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#f6e419c312badd301cbef3821762801a">XUARTPS_MR_PARITY_ODD</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#346804b9a0cd1ebaa6426e9ab1301b05">XUARTPS_MR_PARITY_EVEN</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#0459af118050b0c740fce5d14e0637d4">XUARTPS_MR_PARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#9eb16fb663295a615cc9c32b6813dc98">XUARTPS_MR_PARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#53f2ecf8b9f4fb694cde51ac553bf682">XUARTPS_MR_CHARLEN_6_BIT</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#3b3a8e18ba3c33bc0cae337146da7b60">XUARTPS_MR_CHARLEN_7_BIT</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a8989e3a66e569be3597d81a38c07e7e">XUARTPS_MR_CHARLEN_8_BIT</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ae56a85eb49e58990c5838ba53cf7993">XUARTPS_MR_CHARLEN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#e5bffee80c567f4cf952d4b3b5ee08e7">XUARTPS_MR_CHARLEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6db73b521399dccb68eeb77f661220c9">XUARTPS_MR_CLKSEL</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Registers</h2></td></tr>
<tr><td colspan="2">Interrupt control logic uses the interrupt enable register (IER) and the interrupt disable register (IDR) to set the value of the bits in the interrupt mask register (IMR). The IMR determines whether to pass an interrupt to the interrupt status register (ISR). Writing a 1 to IER Enbables an interrupt, writing a 1 to IDR disables an interrupt. IMR and ISR are read only, and IER and IDR are write only. Reading either IER or IDR returns 0x00.<p>
All four registers have the same bit definitions. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#42144ff4125f245c1f38cdaa6e8e8703">XUARTPS_IXR_TOVR</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#4b8e4d52c31d271ac015c8f071db6a07">XUARTPS_IXR_TNFUL</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#d0e5a4d02942a23c796a590d1323cf37">XUARTPS_IXR_TTRIG</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6136becfe89b067b57158d23b91317a5">XUARTPS_IXR_DMS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#86f97870229206706f393b6a563e81cd">XUARTPS_IXR_TOUT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#19cdb4cb22d08a7464bba22fd58521a0">XUARTPS_IXR_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#881f341342f9fb34cf3d71d17c9a4e51">XUARTPS_IXR_FRAMING</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#035caa3726f825e858ab1ae30752c042">XUARTPS_IXR_OVER</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#3cbfe5c39e5909012409a3260ef24ebe">XUARTPS_IXR_TXFULL</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#68032340650ca4fa59c898d5840a5a6e">XUARTPS_IXR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#1aa64c9d7f6402e2a00f49ecc91a7da6">XUARTPS_IXR_RXFULL</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#1fa1506b183115e28f3b78de90a215c0">XUARTPS_IXR_RXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#05f1a1d717061f8d82cdcf860f92ced4">XUARTPS_IXR_RXOVR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#fef86f86a5f77fcff6c9a1ad9bea40f6">XUARTPS_IXR_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Baud Rate Generator Register</h2></td></tr>
<tr><td colspan="2">The baud rate generator control register (BRGR) is a 16 bit register that controls the receiver bit sample clock and baud rate. Valid values are 1 - 65535.<p>
Bit Sample Rate = CCLK / BRGR, where the CCLK is selected by the MR_CCLK bit in the MR register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#4cc8dc041ba25d529651cd3e010aecb1">XUARTPS_BAUDGEN_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#922759250d6822a5850f1cbb866ae07c">XUARTPS_BAUDGEN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#d0d1a3cfa561de6ac15ec8aa405d78f2">XUARTPS_BAUDGEN_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x0000028B</td></tr>

<tr><td colspan="2"><br><h2>Baud Divisor Rate register</h2></td></tr>
<tr><td colspan="2">The baud rate divider register (BDIV) controls how much the bit sample rate is divided by. It sets the baud rate. Valid values are 0x04 to 0xFF. Writing a value less than 4 will be ignored.<p>
Baud rate = CCLK / ((BAUDDIV + 1) x BRGR), where the CCLK is selected by the MR_CCLK bit in the MR register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#bd9ccde09eee578cf42f2481605fbe85">XUARTPS_BAUDDIV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6972f64c65901939f6f831011047dbe6">XUARTPS_BAUDDIV_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>Receiver Timeout Register</h2></td></tr>
<tr><td colspan="2">Use the receiver timeout register (RTR) to detect an idle condition on the receiver data line. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a91a9d301c597efc5c6e8a7ccd92f173">XUARTPS_RXTOUT_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#2d0a900b21bad097f2a41e9ed6141808">XUARTPS_RXTOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>Receiver FIFO Trigger Level Register</h2></td></tr>
<tr><td colspan="2">Use the Receiver FIFO Trigger Level Register (RTRIG) to set the value at which the RX FIFO triggers an interrupt event. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#8f16a8a31ca93ca557c91c87a360031b">XUARTPS_RXWM_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#95e41f2c779b15e73ecb68006dc700b5">XUARTPS_RXWM_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#d5ba9a5cffe4ccefbd034236b1d0e1a3">XUARTPS_RXWM_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td colspan="2"><br><h2>Transmit FIFO Trigger Level Register</h2></td></tr>
<tr><td colspan="2">Use the Transmit FIFO Trigger Level Register (TTRIG) to set the value at which the TX FIFO triggers an interrupt event. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#2ce858880f70f63b8ea4f696cdbf3ccc">XUARTPS_TXWM_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#9b5c955fd516d7ec492d5d219bd9318a">XUARTPS_TXWM_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td colspan="2"><br><h2>Modem Control Register</h2></td></tr>
<tr><td colspan="2">This register (MODEMCR) controls the interface with the modem or data set, or a peripheral device emulating a modem. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#0f6a661c0ab438e49102acddca96765d">XUARTPS_MODEMCR_FCM</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6cb5f19b021b19cbdaec3b96d439f2a5">XUARTPS_MODEMCR_RTS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#8dde298d3885ae5210991468a826bd24">XUARTPS_MODEMCR_DTR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Modem Status Register</h2></td></tr>
<tr><td colspan="2">This register (MODEMSR) indicates the current state of the control lines from a modem, or another peripheral device, to the CPU. In addition, four bits of the modem status register provide change information. These bits are set to a logic 1 whenever a control input from the modem changes state.<p>
Note: Whenever the DCTS, DDSR, TERI, or DDCD bit is set to logic 1, a modem status interrupt is generated and this is reflected in the modem status register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#65b7760f599be20c547313975c208a0e">XUARTPS_MODEMSR_FCMS</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ed8b71aa455456a4973d30fbd65f9c6a">XUARTPS_MODEMSR_DCD</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#90f059cba19c83b4c4b167c4c96824c7">XUARTPS_MODEMSR_RI</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#f36ba4744453c0027699a21a5fcff1cf">XUARTPS_MODEMSR_DSR</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#8ad09eaabc5ac147622309b35e91542a">XUARTPS_MODEMSR_CTS</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ccdeccb34a0f12a0fab3e37aabeefd50">XUARTPS_MODEMSR_DDCD</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#2da7b263c4aa8ffbfb425a2b1a17215d">XUARTPS_MODEMSR_TERI</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#69d59f8876f749585eec0c7650a1e2ff">XUARTPS_MODEMSR_DDSR</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#326dad8c04a9ea371ec1436c0c2ef1f9">XUARTPS_MODEMSR_DCTS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Channel Status Register</h2></td></tr>
<tr><td colspan="2">The channel status register (CSR) is provided to enable the control logic to monitor the status of bits in the channel interrupt status register, even if these are masked out by the interrupt mask register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#129bcac23f4dc5b1b8751005512f81ae">XUARTPS_SR_TNFUL</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#01d0536cd4ad1f87989d1f3cb859e23b">XUARTPS_SR_TTRIG</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#163addcdcba0b6c809632541381bbc4c">XUARTPS_SR_FLOWDEL</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#99a78fc4b2dde96ad61650780d49ce29">XUARTPS_SR_TACTIVE</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ee505da8407b71fbc0ddc91f434fb219">XUARTPS_SR_RACTIVE</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#19a761f4d95df6f8e4bd693d28e565c9">XUARTPS_SR_DMS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#6d911bad50d3319176d1ddda4dfa813a">XUARTPS_SR_TOUT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#70d5c5aa1b9efe0c372037b566fa955c">XUARTPS_SR_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#474bf146e5e3c0482eb611aa39598343">XUARTPS_SR_FRAME</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#8637fc5466e11173856e9e3238767b98">XUARTPS_SR_OVER</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#d64235937761a46a7b5bb5dc5aad4304">XUARTPS_SR_TXFULL</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#3a5e3b1b0f784baaa65b5f7a5858d114">XUARTPS_SR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#1e6ab393a49f9563844215fa62b3239b">XUARTPS_SR_RXFULL</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#cf9caf7ba29322a0643cd2c9482fb2a6">XUARTPS_SR_RXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#b401b861ee8466234ca08c48709ee77e">XUARTPS_SR_RXOVR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Flow Delay Register</h2></td></tr>
<tr><td colspan="2">Operation of the flow delay register (FLOWDEL) is very similar to the receive FIFO trigger register. An internal trigger signal activates when the FIFO is filled to the level set by this register. This trigger will not cause an interrupt, although it can be read through the channel status register. In hardware flow control mode, RTS is deactivated when the trigger becomes active. RTS only resets when the FIFO level is four less than the level of the flow delay trigger and the flow delay trigger is not activated. A value less than 4 disables the flow delay. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#d1d1601e32281ec74d49901dc129c459">XUARTPS_FLOWDEL_MASK</a>&nbsp;&nbsp;&nbsp;XUARTPS_RXWM_MASK</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#eaea03e4da305b16a1b16a02da047a7a">XUartPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#564c38e7942f08d50c880d26bc389f00">XUartPs_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#56ba012fcfb7dbc48917e04c591deb68">XUartPs_IsReceiveData</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#9de3b0e0bbea9ed1cf5dd1c6809a754d">XUartPs_IsTransmitFull</a>(BaseAddress)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#4dac2b42fd8e73dea382ca4e3ce7612a">XUartPs_SendByte</a> (u32 BaseAddress, u8 Data)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#f8e168e4aa5b94057c065c5705b8b4bb">XUartPs_RecvByte</a> (u32 BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#f5447e5133f25e316ba5c7bb1062d8eb">XUartPs_ResetHw</a> (u32 BaseAddress)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="bd9ccde09eee578cf42f2481605fbe85"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDDIV_MASK" ref="bd9ccde09eee578cf42f2481605fbe85" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_BAUDDIV_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
8 bit baud divider mask     </td>
  </tr>
</table>
<a class="anchor" name="91452670c51faae9bec966d0c4b77003"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDDIV_OFFSET" ref="91452670c51faae9bec966d0c4b77003" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_BAUDDIV_OFFSET&nbsp;&nbsp;&nbsp;0x34          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Baud Rate Divider [7:0]     </td>
  </tr>
</table>
<a class="anchor" name="6972f64c65901939f6f831011047dbe6"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDDIV_RESET_VAL" ref="6972f64c65901939f6f831011047dbe6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_BAUDDIV_RESET_VAL&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset value     </td>
  </tr>
</table>
<a class="anchor" name="4cc8dc041ba25d529651cd3e010aecb1"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_DISABLE" ref="4cc8dc041ba25d529651cd3e010aecb1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_BAUDGEN_DISABLE&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable clock     </td>
  </tr>
</table>
<a class="anchor" name="922759250d6822a5850f1cbb866ae07c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_MASK" ref="922759250d6822a5850f1cbb866ae07c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_BAUDGEN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid bits mask     </td>
  </tr>
</table>
<a class="anchor" name="a812f139e9819097dcc7d4bfc16b01a7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_OFFSET" ref="a812f139e9819097dcc7d4bfc16b01a7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_BAUDGEN_OFFSET&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Baud Rate Generator [15:0]     </td>
  </tr>
</table>
<a class="anchor" name="d0d1a3cfa561de6ac15ec8aa405d78f2"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_RESET_VAL" ref="d0d1a3cfa561de6ac15ec8aa405d78f2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_BAUDGEN_RESET_VAL&nbsp;&nbsp;&nbsp;0x0000028B          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset value     </td>
  </tr>
</table>
<a class="anchor" name="61663399df2e9f49ece70154543addd3"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_EN_DIS_MASK" ref="61663399df2e9f49ece70154543addd3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_EN_DIS_MASK&nbsp;&nbsp;&nbsp;0x0000003C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable/disable Mask     </td>
  </tr>
</table>
<a class="anchor" name="90a8f41c17999de14f0cfc2c9ef90e3d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_OFFSET" ref="90a8f41c17999de14f0cfc2c9ef90e3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control Register [8:0]     </td>
  </tr>
</table>
<a class="anchor" name="640d9e7dd2617c8fb1d22701e29af703"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_RX_DIS" ref="640d9e7dd2617c8fb1d22701e29af703" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_RX_DIS&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX disabled.     </td>
  </tr>
</table>
<a class="anchor" name="6f6b21c52f99c5aef640dfe07bb91c07"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_RX_EN" ref="6f6b21c52f99c5aef640dfe07bb91c07" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_RX_EN&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX enabled     </td>
  </tr>
</table>
<a class="anchor" name="5e325c1f851dcaaf3a3ea2bc10ee38fe"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_RXRST" ref="5e325c1f851dcaaf3a3ea2bc10ee38fe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_RXRST&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX logic reset     </td>
  </tr>
</table>
<a class="anchor" name="a6763121146aabce19f69d22fc16774c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_STARTBRK" ref="a6763121146aabce19f69d22fc16774c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_STARTBRK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set break     </td>
  </tr>
</table>
<a class="anchor" name="9448a36fd13b5e2eedf6d09f18a65944"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_STOPBRK" ref="9448a36fd13b5e2eedf6d09f18a65944" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_STOPBRK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Stop transmission of break     </td>
  </tr>
</table>
<a class="anchor" name="78e2569257be6fc55d0adebd790d6e96"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TORST" ref="78e2569257be6fc55d0adebd790d6e96" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_TORST&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX timeout counter restart     </td>
  </tr>
</table>
<a class="anchor" name="305f05deba277d0b591d0a9876ef6d36"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TX_DIS" ref="305f05deba277d0b591d0a9876ef6d36" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_TX_DIS&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX disabled.     </td>
  </tr>
</table>
<a class="anchor" name="71641d2dc5ebc9780d33dc7ba22a3e7a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TX_EN" ref="71641d2dc5ebc9780d33dc7ba22a3e7a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_TX_EN&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX enabled     </td>
  </tr>
</table>
<a class="anchor" name="0c2f93b208707650346d27086cdec59d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TXRST" ref="0c2f93b208707650346d27086cdec59d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_CR_TXRST&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX logic reset     </td>
  </tr>
</table>
<a class="anchor" name="e79db25149d863854cb3bfce6db8ed04"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_FIFO_OFFSET" ref="e79db25149d863854cb3bfce6db8ed04" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_FIFO_OFFSET&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FIFO [7:0]     </td>
  </tr>
</table>
<a class="anchor" name="d1d1601e32281ec74d49901dc129c459"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_FLOWDEL_MASK" ref="d1d1601e32281ec74d49901dc129c459" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_FLOWDEL_MASK&nbsp;&nbsp;&nbsp;XUARTPS_RXWM_MASK          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid bit mask     </td>
  </tr>
</table>
<a class="anchor" name="0abb9fca1db9fe7dd198f2bef3dcc1ca"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_FLOWDEL_OFFSET" ref="0abb9fca1db9fe7dd198f2bef3dcc1ca" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_FLOWDEL_OFFSET&nbsp;&nbsp;&nbsp;0x38          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Flow Delay [5:0]     </td>
  </tr>
</table>
<a class="anchor" name="7fbd0aef648c7251c0d02378e1eb2c13"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IDR_OFFSET" ref="7fbd0aef648c7251c0d02378e1eb2c13" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IDR_OFFSET&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Disable [12:0]     </td>
  </tr>
</table>
<a class="anchor" name="fc6412cba439035bfc3a35a1096738c2"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IER_OFFSET" ref="fc6412cba439035bfc3a35a1096738c2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enable [12:0]     </td>
  </tr>
</table>
<a class="anchor" name="9d2d9d069a575d496551cec99f04c000"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IMR_OFFSET" ref="9d2d9d069a575d496551cec99f04c000" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IMR_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Mask [12:0]     </td>
  </tr>
</table>
<a class="anchor" name="dc9ecf306c7857488f76ee0e0d87c2fe"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_ISR_OFFSET" ref="dc9ecf306c7857488f76ee0e0d87c2fe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Status [12:0]     </td>
  </tr>
</table>
<a class="anchor" name="56ba012fcfb7dbc48917e04c591deb68"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_IsReceiveData" ref="56ba012fcfb7dbc48917e04c591deb68" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartPs_IsReceiveData          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">!((Xil_In32((BaseAddress) + <a class="code" href="xuartps__hw_8h.html#9ba72b985d03efabe22c27ba96f8cc18">XUARTPS_SR_OFFSET</a>) &amp;        \
        <a class="code" href="xuartps__hw_8h.html#cf9caf7ba29322a0643cd2c9482fb2a6">XUARTPS_SR_RXEMPTY</a>) == <a class="code" href="xuartps__hw_8h.html#cf9caf7ba29322a0643cd2c9482fb2a6">XUARTPS_SR_RXEMPTY</a>)
</pre></div>Determine if there is receive data in the receiver and/or FIFO.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if there is receive data, FALSE otherwise.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartps__hw_8h.html#56ba012fcfb7dbc48917e04c591deb68">XUartPs_IsReceiveData(u32 BaseAddress)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="9de3b0e0bbea9ed1cf5dd1c6809a754d"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_IsTransmitFull" ref="9de3b0e0bbea9ed1cf5dd1c6809a754d" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartPs_IsTransmitFull          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((Xil_In32((BaseAddress) + <a class="code" href="xuartps__hw_8h.html#9ba72b985d03efabe22c27ba96f8cc18">XUARTPS_SR_OFFSET</a>) &amp;         \
         <a class="code" href="xuartps__hw_8h.html#d64235937761a46a7b5bb5dc5aad4304">XUARTPS_SR_TXFULL</a>) == <a class="code" href="xuartps__hw_8h.html#d64235937761a46a7b5bb5dc5aad4304">XUARTPS_SR_TXFULL</a>)
</pre></div>Determine if a byte of data can be sent with the transmitter.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if the TX FIFO is full, FALSE if a byte can be put in the FIFO.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartps__hw_8h.html#9de3b0e0bbea9ed1cf5dd1c6809a754d">XUartPs_IsTransmitFull(u32 BaseAddress)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="6136becfe89b067b57158d23b91317a5"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_DMS" ref="6136becfe89b067b57158d23b91317a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_DMS&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Modem status change interrupt     </td>
  </tr>
</table>
<a class="anchor" name="881f341342f9fb34cf3d71d17c9a4e51"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_FRAMING" ref="881f341342f9fb34cf3d71d17c9a4e51" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_FRAMING&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Framing error interrupt     </td>
  </tr>
</table>
<a class="anchor" name="fef86f86a5f77fcff6c9a1ad9bea40f6"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_MASK" ref="fef86f86a5f77fcff6c9a1ad9bea40f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid bit mask     </td>
  </tr>
</table>
<a class="anchor" name="035caa3726f825e858ab1ae30752c042"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_OVER" ref="035caa3726f825e858ab1ae30752c042" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_OVER&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Overrun error interrupt     </td>
  </tr>
</table>
<a class="anchor" name="19cdb4cb22d08a7464bba22fd58521a0"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_PARITY" ref="19cdb4cb22d08a7464bba22fd58521a0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_PARITY&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Parity error interrupt     </td>
  </tr>
</table>
<a class="anchor" name="1fa1506b183115e28f3b78de90a215c0"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_RXEMPTY" ref="1fa1506b183115e28f3b78de90a215c0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_RXEMPTY&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO empty interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="1aa64c9d7f6402e2a00f49ecc91a7da6"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_RXFULL" ref="1aa64c9d7f6402e2a00f49ecc91a7da6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_RXFULL&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO full interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="05f1a1d717061f8d82cdcf860f92ced4"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_RXOVR" ref="05f1a1d717061f8d82cdcf860f92ced4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_RXOVR&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO trigger interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="4b8e4d52c31d271ac015c8f071db6a07"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TNFUL" ref="4b8e4d52c31d271ac015c8f071db6a07" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_TNFUL&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx FIFO Nearly Full interrupt     </td>
  </tr>
</table>
<a class="anchor" name="86f97870229206706f393b6a563e81cd"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TOUT" ref="86f97870229206706f393b6a563e81cd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_TOUT&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Timeout error interrupt     </td>
  </tr>
</table>
<a class="anchor" name="42144ff4125f245c1f38cdaa6e8e8703"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TOVR" ref="42144ff4125f245c1f38cdaa6e8e8703" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_TOVR&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx FIFO Overflow interrupt     </td>
  </tr>
</table>
<a class="anchor" name="d0e5a4d02942a23c796a590d1323cf37"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TTRIG" ref="d0e5a4d02942a23c796a590d1323cf37" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_TTRIG&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx Trig interrupt     </td>
  </tr>
</table>
<a class="anchor" name="68032340650ca4fa59c898d5840a5a6e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TXEMPTY" ref="68032340650ca4fa59c898d5840a5a6e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_TXEMPTY&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX FIFO empty interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="3cbfe5c39e5909012409a3260ef24ebe"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TXFULL" ref="3cbfe5c39e5909012409a3260ef24ebe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_IXR_TXFULL&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX FIFO full interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="8dde298d3885ae5210991468a826bd24"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_DTR" ref="8dde298d3885ae5210991468a826bd24" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMCR_DTR&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data terminal ready     </td>
  </tr>
</table>
<a class="anchor" name="0f6a661c0ab438e49102acddca96765d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_FCM" ref="0f6a661c0ab438e49102acddca96765d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMCR_FCM&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Flow control mode     </td>
  </tr>
</table>
<a class="anchor" name="28408fa55cba5ab759d79ce7703b8d50"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_OFFSET" ref="28408fa55cba5ab759d79ce7703b8d50" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMCR_OFFSET&nbsp;&nbsp;&nbsp;0x24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Modem Control [5:0]     </td>
  </tr>
</table>
<a class="anchor" name="6cb5f19b021b19cbdaec3b96d439f2a5"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_RTS" ref="6cb5f19b021b19cbdaec3b96d439f2a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMCR_RTS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Request to send     </td>
  </tr>
</table>
<a class="anchor" name="8ad09eaabc5ac147622309b35e91542a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_CTS" ref="8ad09eaabc5ac147622309b35e91542a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_CTS&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Complement of CTS input     </td>
  </tr>
</table>
<a class="anchor" name="ed8b71aa455456a4973d30fbd65f9c6a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DCD" ref="ed8b71aa455456a4973d30fbd65f9c6a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_DCD&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Complement of DCD input     </td>
  </tr>
</table>
<a class="anchor" name="326dad8c04a9ea371ec1436c0c2ef1f9"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DCTS" ref="326dad8c04a9ea371ec1436c0c2ef1f9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_DCTS&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Change of CTS     </td>
  </tr>
</table>
<a class="anchor" name="ccdeccb34a0f12a0fab3e37aabeefd50"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DDCD" ref="ccdeccb34a0f12a0fab3e37aabeefd50" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_DDCD&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delta DCD indicator     </td>
  </tr>
</table>
<a class="anchor" name="69d59f8876f749585eec0c7650a1e2ff"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DDSR" ref="69d59f8876f749585eec0c7650a1e2ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_DDSR&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Change of DSR     </td>
  </tr>
</table>
<a class="anchor" name="f36ba4744453c0027699a21a5fcff1cf"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DSR" ref="f36ba4744453c0027699a21a5fcff1cf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_DSR&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Complement of DSR input     </td>
  </tr>
</table>
<a class="anchor" name="65b7760f599be20c547313975c208a0e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_FCMS" ref="65b7760f599be20c547313975c208a0e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_FCMS&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Flow control mode (FCMS)     </td>
  </tr>
</table>
<a class="anchor" name="5e52c94f3c4d5859da3ed017bcd362c5"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_OFFSET" ref="5e52c94f3c4d5859da3ed017bcd362c5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_OFFSET&nbsp;&nbsp;&nbsp;0x28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Modem Status [8:0]     </td>
  </tr>
</table>
<a class="anchor" name="90f059cba19c83b4c4b167c4c96824c7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_RI" ref="90f059cba19c83b4c4b167c4c96824c7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_RI&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Complement of RI input     </td>
  </tr>
</table>
<a class="anchor" name="2da7b263c4aa8ffbfb425a2b1a17215d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_TERI" ref="2da7b263c4aa8ffbfb425a2b1a17215d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MODEMSR_TERI&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Trailing Edge Ring Indicator     </td>
  </tr>
</table>
<a class="anchor" name="d40dc64acf85350d98f1ea80269c35b9"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CCLK" ref="d40dc64acf85350d98f1ea80269c35b9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CCLK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Input clock selection     </td>
  </tr>
</table>
<a class="anchor" name="53f2ecf8b9f4fb694cde51ac553bf682"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_6_BIT" ref="53f2ecf8b9f4fb694cde51ac553bf682" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHARLEN_6_BIT&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
6 bits data     </td>
  </tr>
</table>
<a class="anchor" name="3b3a8e18ba3c33bc0cae337146da7b60"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_7_BIT" ref="3b3a8e18ba3c33bc0cae337146da7b60" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHARLEN_7_BIT&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
7 bits data     </td>
  </tr>
</table>
<a class="anchor" name="a8989e3a66e569be3597d81a38c07e7e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_8_BIT" ref="a8989e3a66e569be3597d81a38c07e7e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHARLEN_8_BIT&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
8 bits data     </td>
  </tr>
</table>
<a class="anchor" name="e5bffee80c567f4cf952d4b3b5ee08e7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_MASK" ref="e5bffee80c567f4cf952d4b3b5ee08e7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHARLEN_MASK&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data length mask     </td>
  </tr>
</table>
<a class="anchor" name="ae56a85eb49e58990c5838ba53cf7993"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_SHIFT" ref="ae56a85eb49e58990c5838ba53cf7993" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHARLEN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data Length shift     </td>
  </tr>
</table>
<a class="anchor" name="3ef316afb43b3a351015ef55c9ca5e92"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_ECHO" ref="3ef316afb43b3a351015ef55c9ca5e92" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHMODE_ECHO&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Auto echo mode     </td>
  </tr>
</table>
<a class="anchor" name="3cf33dade5ca128ed7e17106ebee5852"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_L_LOOP" ref="3cf33dade5ca128ed7e17106ebee5852" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHMODE_L_LOOP&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Local loopback mode     </td>
  </tr>
</table>
<a class="anchor" name="a41a93d0a0ef40c80c87b1bbfc163d77"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_MASK" ref="a41a93d0a0ef40c80c87b1bbfc163d77" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHMODE_MASK&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mode mask     </td>
  </tr>
</table>
<a class="anchor" name="b26b5043cacda529173bc06eede8c676"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_NORM" ref="b26b5043cacda529173bc06eede8c676" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHMODE_NORM&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Normal mode     </td>
  </tr>
</table>
<a class="anchor" name="6e513b40aac6d22820d0637716794efc"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_R_LOOP" ref="6e513b40aac6d22820d0637716794efc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHMODE_R_LOOP&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Remote loopback mode     </td>
  </tr>
</table>
<a class="anchor" name="728ccdd16f7d2bf47dc99794ed8f2ae7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_SHIFT" ref="728ccdd16f7d2bf47dc99794ed8f2ae7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CHMODE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mode shift     </td>
  </tr>
</table>
<a class="anchor" name="6db73b521399dccb68eeb77f661220c9"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CLKSEL" ref="6db73b521399dccb68eeb77f661220c9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_CLKSEL&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Input clock selection     </td>
  </tr>
</table>
<a class="anchor" name="d1ad190b96cd177a5171929177df368f"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_OFFSET" ref="d1ad190b96cd177a5171929177df368f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_OFFSET&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mode Register [9:0]     </td>
  </tr>
</table>
<a class="anchor" name="346804b9a0cd1ebaa6426e9ab1301b05"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_EVEN" ref="346804b9a0cd1ebaa6426e9ab1301b05" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_PARITY_EVEN&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Even parity mode     </td>
  </tr>
</table>
<a class="anchor" name="c428841b4ccf2a6837d1cafb5d5e850d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_MARK" ref="c428841b4ccf2a6837d1cafb5d5e850d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_PARITY_MARK&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mark parity mode     </td>
  </tr>
</table>
<a class="anchor" name="9eb16fb663295a615cc9c32b6813dc98"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_MASK" ref="9eb16fb663295a615cc9c32b6813dc98" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_PARITY_MASK&nbsp;&nbsp;&nbsp;0x00000038          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Parity mask     </td>
  </tr>
</table>
<a class="anchor" name="318dc98fa2b04b02cfaf7c70c4152274"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_NONE" ref="318dc98fa2b04b02cfaf7c70c4152274" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_PARITY_NONE&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
No parity mode     </td>
  </tr>
</table>
<a class="anchor" name="f6e419c312badd301cbef3821762801a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_ODD" ref="f6e419c312badd301cbef3821762801a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_PARITY_ODD&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Odd parity mode     </td>
  </tr>
</table>
<a class="anchor" name="0459af118050b0c740fce5d14e0637d4"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_SHIFT" ref="0459af118050b0c740fce5d14e0637d4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_PARITY_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Parity setting shift     </td>
  </tr>
</table>
<a class="anchor" name="48e12d1bab72ad69cb78db8a5e6ca51c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_SPACE" ref="48e12d1bab72ad69cb78db8a5e6ca51c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_PARITY_SPACE&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Space parity mode     </td>
  </tr>
</table>
<a class="anchor" name="bedc624a3d89b9904d5e3113fb8cf648"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_1_5_BIT" ref="bedc624a3d89b9904d5e3113fb8cf648" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_STOPMODE_1_5_BIT&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1.5 stop bits     </td>
  </tr>
</table>
<a class="anchor" name="ab036c4672cbb5e1cfe5424d63ebc65b"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_1_BIT" ref="ab036c4672cbb5e1cfe5424d63ebc65b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_STOPMODE_1_BIT&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 stop bit     </td>
  </tr>
</table>
<a class="anchor" name="fd7c7614772914cace195ba6f1a2843f"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_2_BIT" ref="fd7c7614772914cace195ba6f1a2843f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_STOPMODE_2_BIT&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
2 stop bits     </td>
  </tr>
</table>
<a class="anchor" name="0690defba4051295eebc45aa737dfb75"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_MASK" ref="0690defba4051295eebc45aa737dfb75" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_STOPMODE_MASK&nbsp;&nbsp;&nbsp;0x000000A0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Stop bits mask     </td>
  </tr>
</table>
<a class="anchor" name="ecc9407fca994f73a176d8e20fdfdd30"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_SHIFT" ref="ecc9407fca994f73a176d8e20fdfdd30" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_MR_STOPMODE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Stop bits shift     </td>
  </tr>
</table>
<a class="anchor" name="eaea03e4da305b16a1b16a02da047a7a"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_ReadReg" ref="eaea03e4da305b16a1b16a02da047a7a" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartPs_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a UART register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartps__hw_8h.html#eaea03e4da305b16a1b16a02da047a7a">XUartPs_ReadReg(u32 BaseAddress, int RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="a91a9d301c597efc5c6e8a7ccd92f173"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXTOUT_DISABLE" ref="a91a9d301c597efc5c6e8a7ccd92f173" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_RXTOUT_DISABLE&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable time out     </td>
  </tr>
</table>
<a class="anchor" name="2d0a900b21bad097f2a41e9ed6141808"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXTOUT_MASK" ref="2d0a900b21bad097f2a41e9ed6141808" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_RXTOUT_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid bits mask     </td>
  </tr>
</table>
<a class="anchor" name="a64a336cfd757f0cd377c37bd3934628"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXTOUT_OFFSET" ref="a64a336cfd757f0cd377c37bd3934628" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_RXTOUT_OFFSET&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX Timeout [7:0]     </td>
  </tr>
</table>
<a class="anchor" name="8f16a8a31ca93ca557c91c87a360031b"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_DISABLE" ref="8f16a8a31ca93ca557c91c87a360031b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_RXWM_DISABLE&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable RX trigger interrupt     </td>
  </tr>
</table>
<a class="anchor" name="95e41f2c779b15e73ecb68006dc700b5"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_MASK" ref="95e41f2c779b15e73ecb68006dc700b5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_RXWM_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid bits mask     </td>
  </tr>
</table>
<a class="anchor" name="96cfba6fca37c638490dfa5a46bf928f"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_OFFSET" ref="96cfba6fca37c638490dfa5a46bf928f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_RXWM_OFFSET&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO Trigger Level [5:0]     </td>
  </tr>
</table>
<a class="anchor" name="d5ba9a5cffe4ccefbd034236b1d0e1a3"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_RESET_VAL" ref="d5ba9a5cffe4ccefbd034236b1d0e1a3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_RXWM_RESET_VAL&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset value     </td>
  </tr>
</table>
<a class="anchor" name="19a761f4d95df6f8e4bd693d28e565c9"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_DMS" ref="19a761f4d95df6f8e4bd693d28e565c9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_DMS&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delta modem status change     </td>
  </tr>
</table>
<a class="anchor" name="163addcdcba0b6c809632541381bbc4c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_FLOWDEL" ref="163addcdcba0b6c809632541381bbc4c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_FLOWDEL&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO fill over flow delay     </td>
  </tr>
</table>
<a class="anchor" name="474bf146e5e3c0482eb611aa39598343"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_FRAME" ref="474bf146e5e3c0482eb611aa39598343" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_FRAME&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX frame error     </td>
  </tr>
</table>
<a class="anchor" name="9ba72b985d03efabe22c27ba96f8cc18"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_OFFSET" ref="9ba72b985d03efabe22c27ba96f8cc18" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0x2C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Channel Status [14:0]     </td>
  </tr>
</table>
<a class="anchor" name="8637fc5466e11173856e9e3238767b98"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_OVER" ref="8637fc5466e11173856e9e3238767b98" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_OVER&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX overflow error     </td>
  </tr>
</table>
<a class="anchor" name="70d5c5aa1b9efe0c372037b566fa955c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_PARITY" ref="70d5c5aa1b9efe0c372037b566fa955c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_PARITY&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX parity error     </td>
  </tr>
</table>
<a class="anchor" name="ee505da8407b71fbc0ddc91f434fb219"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RACTIVE" ref="ee505da8407b71fbc0ddc91f434fb219" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_RACTIVE&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX active     </td>
  </tr>
</table>
<a class="anchor" name="cf9caf7ba29322a0643cd2c9482fb2a6"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RXEMPTY" ref="cf9caf7ba29322a0643cd2c9482fb2a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_RXEMPTY&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO empty     </td>
  </tr>
</table>
<a class="anchor" name="1e6ab393a49f9563844215fa62b3239b"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RXFULL" ref="1e6ab393a49f9563844215fa62b3239b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_RXFULL&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO full     </td>
  </tr>
</table>
<a class="anchor" name="b401b861ee8466234ca08c48709ee77e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RXOVR" ref="b401b861ee8466234ca08c48709ee77e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_RXOVR&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX FIFO fill over trigger     </td>
  </tr>
</table>
<a class="anchor" name="99a78fc4b2dde96ad61650780d49ce29"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TACTIVE" ref="99a78fc4b2dde96ad61650780d49ce29" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_TACTIVE&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX active     </td>
  </tr>
</table>
<a class="anchor" name="129bcac23f4dc5b1b8751005512f81ae"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TNFUL" ref="129bcac23f4dc5b1b8751005512f81ae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_TNFUL&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX FIFO Nearly Full Status     </td>
  </tr>
</table>
<a class="anchor" name="6d911bad50d3319176d1ddda4dfa813a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TOUT" ref="6d911bad50d3319176d1ddda4dfa813a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_TOUT&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX timeout     </td>
  </tr>
</table>
<a class="anchor" name="01d0536cd4ad1f87989d1f3cb859e23b"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TTRIG" ref="01d0536cd4ad1f87989d1f3cb859e23b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_TTRIG&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX FIFO Trigger Status     </td>
  </tr>
</table>
<a class="anchor" name="3a5e3b1b0f784baaa65b5f7a5858d114"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TXEMPTY" ref="3a5e3b1b0f784baaa65b5f7a5858d114" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_TXEMPTY&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX FIFO empty     </td>
  </tr>
</table>
<a class="anchor" name="d64235937761a46a7b5bb5dc5aad4304"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TXFULL" ref="d64235937761a46a7b5bb5dc5aad4304" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_SR_TXFULL&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX FIFO full     </td>
  </tr>
</table>
<a class="anchor" name="2ce858880f70f63b8ea4f696cdbf3ccc"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_TXWM_MASK" ref="2ce858880f70f63b8ea4f696cdbf3ccc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_TXWM_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Valid bits mask     </td>
  </tr>
</table>
<a class="anchor" name="6563e373ca5368836a5c5e23115db5c6"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_TXWM_OFFSET" ref="6563e373ca5368836a5c5e23115db5c6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_TXWM_OFFSET&nbsp;&nbsp;&nbsp;0x44          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX FIFO Trigger Level [5:0]     </td>
  </tr>
</table>
<a class="anchor" name="9b5c955fd516d7ec492d5d219bd9318a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_TXWM_RESET_VAL" ref="9b5c955fd516d7ec492d5d219bd9318a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUARTPS_TXWM_RESET_VAL&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset value     </td>
  </tr>
</table>
<a class="anchor" name="564c38e7942f08d50c880d26bc389f00"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_WriteReg" ref="564c38e7942f08d50c880d26bc389f00" args="(BaseAddress, RegOffset, RegisterValue)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartPs_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegisterValue&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write a UART register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XUartPs_WriteReg(u32 BaseAddress, int RegOffset, u16 RegisterValue) </dd></dl>
    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="f8e168e4aa5b94057c065c5705b8b4bb"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_RecvByte" ref="f8e168e4aa5b94057c065c5705b8b4bb" args="(u32 BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u8 XUartPs_RecvByte           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddress</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function receives a byte from the device. It operates in polled mode and blocks until a byte has received.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The data byte received.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="f5447e5133f25e316ba5c7bb1062d8eb"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_ResetHw" ref="f5447e5133f25e316ba5c7bb1062d8eb" args="(u32 BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XUartPs_ResetHw           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddress</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function resets UART<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="4dac2b42fd8e73dea382ca4e3ce7612a"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_SendByte" ref="4dac2b42fd8e73dea382ca4e3ce7612a" args="(u32 BaseAddress, u8 Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XUartPs_SendByte           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Data</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function sends one byte using the device. This function operates in polled mode and blocks until the data has been put into the TX FIFO register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>contains the byte to be sent.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
