//
// Verilog description for cell arm, 
// Fri Apr 21 16:22:11 2017
//
// Precision RTL Synthesis, 2014a.1_64-bit//


module arm ( clk, enable, reset, instruction_in, mem_data_in, cache_miss, 
             cache_rd, instruction_addr, mem_addr_out, mem_data_out ) ;

    input clk ;
    input enable ;
    input reset ;
    input [31:0]instruction_in ;
    input [31:0]mem_data_in ;
    input cache_miss ;
    output cache_rd ;
    output [31:0]instruction_addr ;
    output [31:0]mem_addr_out ;
    output [31:0]mem_data_out ;

    wire [31:1]instruction_addr_dup_0;
    wire fetch_to_decode, pc_wr;
    wire [3:0]dest_rD;
    wire decode_ok, exe_ldr_str;
    wire [3:0]ldr_str_base_reg;
    wire ldr_str_logic_1_;
    wire [3:0]dest_rD_addr;
    wire exe_ok, mem_ldr_str_logic_1_, mem_ldr_str;
    wire [3:0]mem_ldr_str_base_reg;
    wire [3:0]dest_reg;
    wire mem_ok;
    wire [3:0]memory_1_dest_reg_i;
    wire [3:0]decode_1_dest_rD_i;
    wire decode_1_ldr_str_logic_i_1_;
    wire [3:0]decode_1_ldr_str_base_reg_i;
    wire clk_int, enable_int, reset_int;
    wire [31:0]instruction_in_int;
    wire cache_miss_int;
    wire [5:1]decode_1_instruction;
    wire fetch_1_cache_rd_i, fetch_1_count_i, nx32303z1;
    wire [3:0]memory_1_dest_reg_i_3n2ss1;
    wire nx30383z1, nx46783z1;
    wire [3:0]decode_1_dest_rD_i_5n5ss1;
    wire nx60025z14, nx43969z1, decode_1_not_instruction_5, nx60025z1, nx17344z1, 
         nx29162z1, nx59349z1, nx58352z1, nx57355z1, nx56358z1, nx61022z1, 
         nx62019z1, nx63016z1, nx64013z1, nx60025z13, nx4714z1, nx60025z2, 
         nx60025z4, nx60025z5, nx60025z6, nx60025z7, nx60025z8, nx60025z10, 
         nx63016z2, nx63016z3, nx63016z4, nx63016z5, nx63016z6, nx63016z7, 
         nx60025z9, nx60025z12, nx60025z3, nx64013z2, nx60025z11, nx32303z2;
    wire [2404:0] xmplr_dummy ;




    modgen_counter_30_0 fetch_1_modgen_counter_instruct_addr (.clock (clk_int), 
                        .q ({instruction_addr_dup_0[31],
                        instruction_addr_dup_0[30],instruction_addr_dup_0[29],
                        instruction_addr_dup_0[28],instruction_addr_dup_0[27],
                        instruction_addr_dup_0[26],instruction_addr_dup_0[25],
                        instruction_addr_dup_0[24],instruction_addr_dup_0[23],
                        instruction_addr_dup_0[22],instruction_addr_dup_0[21],
                        instruction_addr_dup_0[20],instruction_addr_dup_0[19],
                        instruction_addr_dup_0[18],instruction_addr_dup_0[17],
                        instruction_addr_dup_0[16],instruction_addr_dup_0[15],
                        instruction_addr_dup_0[14],instruction_addr_dup_0[13],
                        instruction_addr_dup_0[12],instruction_addr_dup_0[11],
                        instruction_addr_dup_0[10],instruction_addr_dup_0[9],
                        instruction_addr_dup_0[8],instruction_addr_dup_0[7],
                        instruction_addr_dup_0[6],instruction_addr_dup_0[5],
                        instruction_addr_dup_0[4],instruction_addr_dup_0[3],
                        instruction_addr_dup_0[2]}), .aclear (reset_int), .sclear (
                        pc_wr), .p_fetch_to_decode (fetch_to_decode), .p_enable_int (
                        enable_int), .p_cache_miss_int (cache_miss_int)) ;
    latch memory_1_lat_dest_reg_i_3_ (.q (memory_1_dest_reg_i[3]), .d (
          memory_1_dest_reg_i_3n2ss1[3]), .ena (nx30383z1)) ;
    latch memory_1_lat_dest_reg_i_2_ (.q (memory_1_dest_reg_i[2]), .d (
          memory_1_dest_reg_i_3n2ss1[2]), .ena (nx30383z1)) ;
    latch memory_1_lat_dest_reg_i_1_ (.q (memory_1_dest_reg_i[1]), .d (
          memory_1_dest_reg_i_3n2ss1[1]), .ena (nx30383z1)) ;
    latch memory_1_lat_dest_reg_i_0_ (.q (memory_1_dest_reg_i[0]), .d (
          memory_1_dest_reg_i_3n2ss1[0]), .ena (nx30383z1)) ;
    latch decode_1_lat_ldr_str_base_reg_i_3_ (.q (decode_1_ldr_str_base_reg_i[3]
          ), .d (instruction_in_int[19]), .ena (decode_1_instruction[4])) ;
    latch decode_1_lat_ldr_str_base_reg_i_2_ (.q (decode_1_ldr_str_base_reg_i[2]
          ), .d (instruction_in_int[18]), .ena (decode_1_instruction[4])) ;
    latch decode_1_lat_ldr_str_base_reg_i_1_ (.q (decode_1_ldr_str_base_reg_i[1]
          ), .d (instruction_in_int[17]), .ena (decode_1_instruction[4])) ;
    latch decode_1_lat_ldr_str_base_reg_i_0_ (.q (decode_1_ldr_str_base_reg_i[0]
          ), .d (instruction_in_int[16]), .ena (decode_1_instruction[4])) ;
    latch decode_1_lat_ldr_str_logic_i_1_ (.q (decode_1_ldr_str_logic_i_1_), .d (
          instruction_in_int[21]), .ena (decode_1_not_instruction_5)) ;
    latch decode_1_lat_dest_rD_i_3_ (.q (decode_1_dest_rD_i[3]), .d (
          decode_1_dest_rD_i_5n5ss1[3]), .ena (decode_1_not_instruction_5)) ;
    latch decode_1_lat_dest_rD_i_2_ (.q (decode_1_dest_rD_i[2]), .d (
          decode_1_dest_rD_i_5n5ss1[2]), .ena (decode_1_not_instruction_5)) ;
    latch decode_1_lat_dest_rD_i_1_ (.q (decode_1_dest_rD_i[1]), .d (
          decode_1_dest_rD_i_5n5ss1[1]), .ena (decode_1_not_instruction_5)) ;
    latch decode_1_lat_dest_rD_i_0_ (.q (decode_1_dest_rD_i[0]), .d (
          decode_1_dest_rD_i_5n5ss1[0]), .ena (decode_1_not_instruction_5)) ;
    latch decode_1_lat_instruction_5_ (.q (decode_1_instruction[5]), .d (
          nx60025z1), .ena (nx60025z13)) ;
    latch decode_1_lat_instruction_4_ (.q (decode_1_instruction[4]), .d (
          nx61022z1), .ena (nx60025z13)) ;
    latch decode_1_lat_instruction_3_ (.q (decode_1_instruction[3]), .d (
          nx62019z1), .ena (nx60025z13)) ;
    latch decode_1_lat_instruction_2_ (.q (decode_1_instruction[2]), .d (
          nx63016z1), .ena (nx60025z13)) ;
    latch decode_1_lat_instruction_1_ (.q (decode_1_instruction[1]), .d (
          nx64013z1), .ena (nx60025z13)) ;
    assign instruction_addr_dup_0[1] = 1'b0 ;
    assign decode_1_not_instruction_5 = ~decode_1_instruction[5] ;
    cycloneii_lcell_ff writeback_1_reg_PC_wr (.regout (pc_wr), .datain (
                       nx32303z1), .clk (clk_int), .aclr (reset_int)) ;
    cycloneii_io reset_ibuf (.combout (reset_int), .padio (reset)) ;
                 defparam reset_ibuf.operation_mode = "input";
                 defparam reset_ibuf.output_register_mode = "none";
                 defparam reset_ibuf.tie_off_output_clock_enable = "false";
                 defparam reset_ibuf.oe_register_mode = "none";
                 defparam reset_ibuf.tie_off_oe_clock_enable = "false";
                 defparam reset_ibuf.input_register_mode = "none";
    cycloneii_lcell_ff memory_1_reg_mem_ok (.regout (mem_ok), .datain (exe_ok), 
                       .clk (clk_int), .aclr (reset_int)) ;
    cycloneii_lcell_ff memory_1_reg_dest_reg_3_ (.regout (dest_reg[3]), .datain (
                       nx56358z1), .clk (clk_int)) ;
    cycloneii_lcell_ff memory_1_reg_dest_reg_2_ (.regout (dest_reg[2]), .datain (
                       nx57355z1), .clk (clk_int)) ;
    cycloneii_lcell_ff memory_1_reg_dest_reg_1_ (.regout (dest_reg[1]), .datain (
                       nx58352z1), .clk (clk_int)) ;
    cycloneii_lcell_ff memory_1_reg_dest_reg_0_ (.regout (dest_reg[0]), .datain (
                       nx59349z1), .clk (clk_int)) ;
    cycloneii_io memory_1_mem_data_out_triBus4_9_ (.padio (mem_data_out[9]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_9_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_9_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_9_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_9_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_9_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_9_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_8_ (.padio (mem_data_out[8]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_8_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_8_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_8_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_8_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_8_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_8_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_7_ (.padio (mem_data_out[7]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_7_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_7_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_7_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_7_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_7_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_7_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_6_ (.padio (mem_data_out[6]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_6_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_6_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_6_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_6_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_6_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_6_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_5_ (.padio (mem_data_out[5]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_5_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_5_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_5_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_5_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_5_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_5_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_4_ (.padio (mem_data_out[4]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_4_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_4_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_4_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_4_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_4_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_4_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_31_ (.padio (mem_data_out[31]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_31_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_31_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_31_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_31_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_31_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_31_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_30_ (.padio (mem_data_out[30]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_30_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_30_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_30_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_30_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_30_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_30_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_3_ (.padio (mem_data_out[3]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_3_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_3_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_3_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_3_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_3_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_3_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_29_ (.padio (mem_data_out[29]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_29_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_29_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_29_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_29_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_29_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_29_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_28_ (.padio (mem_data_out[28]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_28_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_28_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_28_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_28_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_28_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_28_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_27_ (.padio (mem_data_out[27]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_27_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_27_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_27_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_27_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_27_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_27_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_26_ (.padio (mem_data_out[26]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_26_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_26_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_26_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_26_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_26_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_26_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_25_ (.padio (mem_data_out[25]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_25_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_25_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_25_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_25_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_25_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_25_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_24_ (.padio (mem_data_out[24]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_24_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_24_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_24_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_24_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_24_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_24_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_23_ (.padio (mem_data_out[23]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_23_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_23_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_23_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_23_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_23_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_23_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_22_ (.padio (mem_data_out[22]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_22_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_22_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_22_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_22_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_22_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_22_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_21_ (.padio (mem_data_out[21]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_21_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_21_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_21_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_21_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_21_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_21_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_20_ (.padio (mem_data_out[20]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_20_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_20_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_20_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_20_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_20_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_20_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_2_ (.padio (mem_data_out[2]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_2_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_2_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_2_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_2_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_2_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_2_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_19_ (.padio (mem_data_out[19]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_19_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_19_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_19_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_19_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_19_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_19_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_18_ (.padio (mem_data_out[18]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_18_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_18_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_18_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_18_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_18_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_18_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_17_ (.padio (mem_data_out[17]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_17_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_17_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_17_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_17_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_17_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_17_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_16_ (.padio (mem_data_out[16]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_16_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_16_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_16_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_16_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_16_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_16_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_15_ (.padio (mem_data_out[15]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_15_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_15_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_15_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_15_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_15_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_15_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_14_ (.padio (mem_data_out[14]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_14_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_14_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_14_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_14_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_14_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_14_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_13_ (.padio (mem_data_out[13]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_13_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_13_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_13_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_13_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_13_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_13_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_12_ (.padio (mem_data_out[12]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_12_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_12_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_12_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_12_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_12_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_12_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_11_ (.padio (mem_data_out[11]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_11_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_11_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_11_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_11_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_11_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_11_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_10_ (.padio (mem_data_out[10]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_10_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_10_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_10_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_10_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_10_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_10_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_1_ (.padio (mem_data_out[1]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_1_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_1_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_1_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_1_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_1_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_1_.input_register_mode = "none";
    cycloneii_io memory_1_mem_data_out_triBus4_0_ (.padio (mem_data_out[0]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_data_out_triBus4_0_.operation_mode = "output";
                 defparam memory_1_mem_data_out_triBus4_0_.output_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_0_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_0_.oe_register_mode = "none";
                 defparam memory_1_mem_data_out_triBus4_0_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_data_out_triBus4_0_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_9_ (.padio (mem_addr_out[9]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_9_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_9_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_9_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_9_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_9_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_9_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_8_ (.padio (mem_addr_out[8]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_8_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_8_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_8_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_8_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_8_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_8_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_7_ (.padio (mem_addr_out[7]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_7_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_7_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_7_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_7_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_7_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_7_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_6_ (.padio (mem_addr_out[6]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_6_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_6_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_6_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_6_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_6_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_6_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_5_ (.padio (mem_addr_out[5]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_5_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_5_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_5_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_5_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_5_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_5_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_4_ (.padio (mem_addr_out[4]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_4_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_4_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_4_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_4_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_4_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_4_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_31_ (.padio (mem_addr_out[31]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_31_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_31_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_31_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_31_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_31_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_31_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_30_ (.padio (mem_addr_out[30]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_30_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_30_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_30_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_30_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_30_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_30_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_3_ (.padio (mem_addr_out[3]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_3_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_3_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_3_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_3_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_3_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_3_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_29_ (.padio (mem_addr_out[29]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_29_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_29_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_29_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_29_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_29_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_29_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_28_ (.padio (mem_addr_out[28]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_28_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_28_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_28_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_28_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_28_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_28_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_27_ (.padio (mem_addr_out[27]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_27_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_27_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_27_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_27_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_27_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_27_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_26_ (.padio (mem_addr_out[26]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_26_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_26_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_26_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_26_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_26_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_26_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_25_ (.padio (mem_addr_out[25]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_25_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_25_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_25_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_25_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_25_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_25_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_24_ (.padio (mem_addr_out[24]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_24_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_24_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_24_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_24_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_24_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_24_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_23_ (.padio (mem_addr_out[23]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_23_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_23_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_23_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_23_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_23_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_23_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_22_ (.padio (mem_addr_out[22]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_22_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_22_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_22_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_22_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_22_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_22_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_21_ (.padio (mem_addr_out[21]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_21_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_21_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_21_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_21_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_21_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_21_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_20_ (.padio (mem_addr_out[20]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_20_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_20_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_20_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_20_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_20_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_20_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_2_ (.padio (mem_addr_out[2]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_2_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_2_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_2_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_2_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_2_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_2_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_19_ (.padio (mem_addr_out[19]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_19_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_19_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_19_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_19_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_19_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_19_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_18_ (.padio (mem_addr_out[18]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_18_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_18_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_18_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_18_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_18_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_18_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_17_ (.padio (mem_addr_out[17]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_17_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_17_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_17_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_17_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_17_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_17_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_16_ (.padio (mem_addr_out[16]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_16_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_16_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_16_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_16_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_16_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_16_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_15_ (.padio (mem_addr_out[15]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_15_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_15_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_15_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_15_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_15_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_15_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_14_ (.padio (mem_addr_out[14]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_14_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_14_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_14_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_14_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_14_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_14_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_13_ (.padio (mem_addr_out[13]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_13_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_13_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_13_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_13_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_13_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_13_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_12_ (.padio (mem_addr_out[12]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_12_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_12_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_12_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_12_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_12_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_12_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_11_ (.padio (mem_addr_out[11]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_11_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_11_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_11_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_11_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_11_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_11_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_10_ (.padio (mem_addr_out[10]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_10_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_10_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_10_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_10_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_10_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_10_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_1_ (.padio (mem_addr_out[1]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_1_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_1_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_1_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_1_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_1_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_1_.input_register_mode = "none";
    cycloneii_io memory_1_mem_addr_out_triBus1_0_ (.padio (mem_addr_out[0]), .datain (
                 instruction_addr_dup_0[1]), .oe (instruction_addr_dup_0[1])) ;
                 defparam memory_1_mem_addr_out_triBus1_0_.operation_mode = "output";
                 defparam memory_1_mem_addr_out_triBus1_0_.output_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_0_.tie_off_output_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_0_.oe_register_mode = "none";
                 defparam memory_1_mem_addr_out_triBus1_0_.tie_off_oe_clock_enable = "false";
                 defparam memory_1_mem_addr_out_triBus1_0_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_9_ (.combout (instruction_in_int[9]), .padio (
                 instruction_in[9])) ;
                 defparam instruction_in_ibuf_9_.operation_mode = "input";
                 defparam instruction_in_ibuf_9_.output_register_mode = "none";
                 defparam instruction_in_ibuf_9_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_9_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_9_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_9_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_8_ (.combout (instruction_in_int[8]), .padio (
                 instruction_in[8])) ;
                 defparam instruction_in_ibuf_8_.operation_mode = "input";
                 defparam instruction_in_ibuf_8_.output_register_mode = "none";
                 defparam instruction_in_ibuf_8_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_8_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_8_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_8_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_7_ (.combout (instruction_in_int[7]), .padio (
                 instruction_in[7])) ;
                 defparam instruction_in_ibuf_7_.operation_mode = "input";
                 defparam instruction_in_ibuf_7_.output_register_mode = "none";
                 defparam instruction_in_ibuf_7_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_7_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_7_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_7_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_6_ (.combout (instruction_in_int[6]), .padio (
                 instruction_in[6])) ;
                 defparam instruction_in_ibuf_6_.operation_mode = "input";
                 defparam instruction_in_ibuf_6_.output_register_mode = "none";
                 defparam instruction_in_ibuf_6_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_6_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_6_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_6_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_5_ (.combout (instruction_in_int[5]), .padio (
                 instruction_in[5])) ;
                 defparam instruction_in_ibuf_5_.operation_mode = "input";
                 defparam instruction_in_ibuf_5_.output_register_mode = "none";
                 defparam instruction_in_ibuf_5_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_5_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_5_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_5_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_4_ (.combout (instruction_in_int[4]), .padio (
                 instruction_in[4])) ;
                 defparam instruction_in_ibuf_4_.operation_mode = "input";
                 defparam instruction_in_ibuf_4_.output_register_mode = "none";
                 defparam instruction_in_ibuf_4_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_4_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_4_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_4_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_31_ (.combout (instruction_in_int[31]), .padio (
                 instruction_in[31])) ;
                 defparam instruction_in_ibuf_31_.operation_mode = "input";
                 defparam instruction_in_ibuf_31_.output_register_mode = "none";
                 defparam instruction_in_ibuf_31_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_31_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_31_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_31_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_30_ (.combout (instruction_in_int[30]), .padio (
                 instruction_in[30])) ;
                 defparam instruction_in_ibuf_30_.operation_mode = "input";
                 defparam instruction_in_ibuf_30_.output_register_mode = "none";
                 defparam instruction_in_ibuf_30_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_30_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_30_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_30_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_3_ (.combout (instruction_in_int[3]), .padio (
                 instruction_in[3])) ;
                 defparam instruction_in_ibuf_3_.operation_mode = "input";
                 defparam instruction_in_ibuf_3_.output_register_mode = "none";
                 defparam instruction_in_ibuf_3_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_3_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_3_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_3_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_29_ (.combout (instruction_in_int[29]), .padio (
                 instruction_in[29])) ;
                 defparam instruction_in_ibuf_29_.operation_mode = "input";
                 defparam instruction_in_ibuf_29_.output_register_mode = "none";
                 defparam instruction_in_ibuf_29_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_29_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_29_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_29_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_28_ (.combout (instruction_in_int[28]), .padio (
                 instruction_in[28])) ;
                 defparam instruction_in_ibuf_28_.operation_mode = "input";
                 defparam instruction_in_ibuf_28_.output_register_mode = "none";
                 defparam instruction_in_ibuf_28_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_28_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_28_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_28_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_27_ (.combout (instruction_in_int[27]), .padio (
                 instruction_in[27])) ;
                 defparam instruction_in_ibuf_27_.operation_mode = "input";
                 defparam instruction_in_ibuf_27_.output_register_mode = "none";
                 defparam instruction_in_ibuf_27_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_27_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_27_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_27_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_26_ (.combout (instruction_in_int[26]), .padio (
                 instruction_in[26])) ;
                 defparam instruction_in_ibuf_26_.operation_mode = "input";
                 defparam instruction_in_ibuf_26_.output_register_mode = "none";
                 defparam instruction_in_ibuf_26_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_26_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_26_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_26_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_25_ (.combout (instruction_in_int[25]), .padio (
                 instruction_in[25])) ;
                 defparam instruction_in_ibuf_25_.operation_mode = "input";
                 defparam instruction_in_ibuf_25_.output_register_mode = "none";
                 defparam instruction_in_ibuf_25_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_25_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_25_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_25_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_24_ (.combout (instruction_in_int[24]), .padio (
                 instruction_in[24])) ;
                 defparam instruction_in_ibuf_24_.operation_mode = "input";
                 defparam instruction_in_ibuf_24_.output_register_mode = "none";
                 defparam instruction_in_ibuf_24_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_24_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_24_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_24_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_23_ (.combout (instruction_in_int[23]), .padio (
                 instruction_in[23])) ;
                 defparam instruction_in_ibuf_23_.operation_mode = "input";
                 defparam instruction_in_ibuf_23_.output_register_mode = "none";
                 defparam instruction_in_ibuf_23_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_23_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_23_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_23_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_22_ (.combout (instruction_in_int[22]), .padio (
                 instruction_in[22])) ;
                 defparam instruction_in_ibuf_22_.operation_mode = "input";
                 defparam instruction_in_ibuf_22_.output_register_mode = "none";
                 defparam instruction_in_ibuf_22_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_22_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_22_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_22_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_21_ (.combout (instruction_in_int[21]), .padio (
                 instruction_in[21])) ;
                 defparam instruction_in_ibuf_21_.operation_mode = "input";
                 defparam instruction_in_ibuf_21_.output_register_mode = "none";
                 defparam instruction_in_ibuf_21_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_21_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_21_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_21_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_20_ (.combout (instruction_in_int[20]), .padio (
                 instruction_in[20])) ;
                 defparam instruction_in_ibuf_20_.operation_mode = "input";
                 defparam instruction_in_ibuf_20_.output_register_mode = "none";
                 defparam instruction_in_ibuf_20_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_20_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_20_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_20_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_2_ (.combout (instruction_in_int[2]), .padio (
                 instruction_in[2])) ;
                 defparam instruction_in_ibuf_2_.operation_mode = "input";
                 defparam instruction_in_ibuf_2_.output_register_mode = "none";
                 defparam instruction_in_ibuf_2_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_2_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_2_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_2_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_19_ (.combout (instruction_in_int[19]), .padio (
                 instruction_in[19])) ;
                 defparam instruction_in_ibuf_19_.operation_mode = "input";
                 defparam instruction_in_ibuf_19_.output_register_mode = "none";
                 defparam instruction_in_ibuf_19_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_19_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_19_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_19_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_18_ (.combout (instruction_in_int[18]), .padio (
                 instruction_in[18])) ;
                 defparam instruction_in_ibuf_18_.operation_mode = "input";
                 defparam instruction_in_ibuf_18_.output_register_mode = "none";
                 defparam instruction_in_ibuf_18_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_18_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_18_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_18_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_17_ (.combout (instruction_in_int[17]), .padio (
                 instruction_in[17])) ;
                 defparam instruction_in_ibuf_17_.operation_mode = "input";
                 defparam instruction_in_ibuf_17_.output_register_mode = "none";
                 defparam instruction_in_ibuf_17_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_17_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_17_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_17_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_16_ (.combout (instruction_in_int[16]), .padio (
                 instruction_in[16])) ;
                 defparam instruction_in_ibuf_16_.operation_mode = "input";
                 defparam instruction_in_ibuf_16_.output_register_mode = "none";
                 defparam instruction_in_ibuf_16_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_16_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_16_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_16_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_15_ (.combout (instruction_in_int[15]), .padio (
                 instruction_in[15])) ;
                 defparam instruction_in_ibuf_15_.operation_mode = "input";
                 defparam instruction_in_ibuf_15_.output_register_mode = "none";
                 defparam instruction_in_ibuf_15_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_15_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_15_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_15_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_14_ (.combout (instruction_in_int[14]), .padio (
                 instruction_in[14])) ;
                 defparam instruction_in_ibuf_14_.operation_mode = "input";
                 defparam instruction_in_ibuf_14_.output_register_mode = "none";
                 defparam instruction_in_ibuf_14_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_14_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_14_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_14_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_13_ (.combout (instruction_in_int[13]), .padio (
                 instruction_in[13])) ;
                 defparam instruction_in_ibuf_13_.operation_mode = "input";
                 defparam instruction_in_ibuf_13_.output_register_mode = "none";
                 defparam instruction_in_ibuf_13_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_13_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_13_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_13_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_12_ (.combout (instruction_in_int[12]), .padio (
                 instruction_in[12])) ;
                 defparam instruction_in_ibuf_12_.operation_mode = "input";
                 defparam instruction_in_ibuf_12_.output_register_mode = "none";
                 defparam instruction_in_ibuf_12_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_12_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_12_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_12_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_11_ (.combout (instruction_in_int[11]), .padio (
                 instruction_in[11])) ;
                 defparam instruction_in_ibuf_11_.operation_mode = "input";
                 defparam instruction_in_ibuf_11_.output_register_mode = "none";
                 defparam instruction_in_ibuf_11_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_11_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_11_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_11_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_10_ (.combout (instruction_in_int[10]), .padio (
                 instruction_in[10])) ;
                 defparam instruction_in_ibuf_10_.operation_mode = "input";
                 defparam instruction_in_ibuf_10_.output_register_mode = "none";
                 defparam instruction_in_ibuf_10_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_10_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_10_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_10_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_1_ (.combout (instruction_in_int[1]), .padio (
                 instruction_in[1])) ;
                 defparam instruction_in_ibuf_1_.operation_mode = "input";
                 defparam instruction_in_ibuf_1_.output_register_mode = "none";
                 defparam instruction_in_ibuf_1_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_1_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_1_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_1_.input_register_mode = "none";
    cycloneii_io instruction_in_ibuf_0_ (.combout (instruction_in_int[0]), .padio (
                 instruction_in[0])) ;
                 defparam instruction_in_ibuf_0_.operation_mode = "input";
                 defparam instruction_in_ibuf_0_.output_register_mode = "none";
                 defparam instruction_in_ibuf_0_.tie_off_output_clock_enable = "false";
                 defparam instruction_in_ibuf_0_.oe_register_mode = "none";
                 defparam instruction_in_ibuf_0_.tie_off_oe_clock_enable = "false";
                 defparam instruction_in_ibuf_0_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_9_ (.padio (instruction_addr[9]), .datain (
                 instruction_addr_dup_0[9])) ;
                 defparam instruction_addr_obuf_9_.operation_mode = "output";
                 defparam instruction_addr_obuf_9_.output_register_mode = "none";
                 defparam instruction_addr_obuf_9_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_9_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_9_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_9_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_8_ (.padio (instruction_addr[8]), .datain (
                 instruction_addr_dup_0[8])) ;
                 defparam instruction_addr_obuf_8_.operation_mode = "output";
                 defparam instruction_addr_obuf_8_.output_register_mode = "none";
                 defparam instruction_addr_obuf_8_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_8_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_8_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_8_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_7_ (.padio (instruction_addr[7]), .datain (
                 instruction_addr_dup_0[7])) ;
                 defparam instruction_addr_obuf_7_.operation_mode = "output";
                 defparam instruction_addr_obuf_7_.output_register_mode = "none";
                 defparam instruction_addr_obuf_7_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_7_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_7_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_7_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_6_ (.padio (instruction_addr[6]), .datain (
                 instruction_addr_dup_0[6])) ;
                 defparam instruction_addr_obuf_6_.operation_mode = "output";
                 defparam instruction_addr_obuf_6_.output_register_mode = "none";
                 defparam instruction_addr_obuf_6_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_6_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_6_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_6_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_5_ (.padio (instruction_addr[5]), .datain (
                 instruction_addr_dup_0[5])) ;
                 defparam instruction_addr_obuf_5_.operation_mode = "output";
                 defparam instruction_addr_obuf_5_.output_register_mode = "none";
                 defparam instruction_addr_obuf_5_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_5_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_5_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_5_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_4_ (.padio (instruction_addr[4]), .datain (
                 instruction_addr_dup_0[4])) ;
                 defparam instruction_addr_obuf_4_.operation_mode = "output";
                 defparam instruction_addr_obuf_4_.output_register_mode = "none";
                 defparam instruction_addr_obuf_4_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_4_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_4_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_4_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_31_ (.padio (instruction_addr[31]), .datain (
                 instruction_addr_dup_0[31])) ;
                 defparam instruction_addr_obuf_31_.operation_mode = "output";
                 defparam instruction_addr_obuf_31_.output_register_mode = "none";
                 defparam instruction_addr_obuf_31_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_31_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_31_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_31_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_30_ (.padio (instruction_addr[30]), .datain (
                 instruction_addr_dup_0[30])) ;
                 defparam instruction_addr_obuf_30_.operation_mode = "output";
                 defparam instruction_addr_obuf_30_.output_register_mode = "none";
                 defparam instruction_addr_obuf_30_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_30_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_30_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_30_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_3_ (.padio (instruction_addr[3]), .datain (
                 instruction_addr_dup_0[3])) ;
                 defparam instruction_addr_obuf_3_.operation_mode = "output";
                 defparam instruction_addr_obuf_3_.output_register_mode = "none";
                 defparam instruction_addr_obuf_3_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_3_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_3_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_3_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_29_ (.padio (instruction_addr[29]), .datain (
                 instruction_addr_dup_0[29])) ;
                 defparam instruction_addr_obuf_29_.operation_mode = "output";
                 defparam instruction_addr_obuf_29_.output_register_mode = "none";
                 defparam instruction_addr_obuf_29_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_29_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_29_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_29_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_28_ (.padio (instruction_addr[28]), .datain (
                 instruction_addr_dup_0[28])) ;
                 defparam instruction_addr_obuf_28_.operation_mode = "output";
                 defparam instruction_addr_obuf_28_.output_register_mode = "none";
                 defparam instruction_addr_obuf_28_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_28_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_28_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_28_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_27_ (.padio (instruction_addr[27]), .datain (
                 instruction_addr_dup_0[27])) ;
                 defparam instruction_addr_obuf_27_.operation_mode = "output";
                 defparam instruction_addr_obuf_27_.output_register_mode = "none";
                 defparam instruction_addr_obuf_27_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_27_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_27_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_27_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_26_ (.padio (instruction_addr[26]), .datain (
                 instruction_addr_dup_0[26])) ;
                 defparam instruction_addr_obuf_26_.operation_mode = "output";
                 defparam instruction_addr_obuf_26_.output_register_mode = "none";
                 defparam instruction_addr_obuf_26_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_26_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_26_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_26_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_25_ (.padio (instruction_addr[25]), .datain (
                 instruction_addr_dup_0[25])) ;
                 defparam instruction_addr_obuf_25_.operation_mode = "output";
                 defparam instruction_addr_obuf_25_.output_register_mode = "none";
                 defparam instruction_addr_obuf_25_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_25_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_25_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_25_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_24_ (.padio (instruction_addr[24]), .datain (
                 instruction_addr_dup_0[24])) ;
                 defparam instruction_addr_obuf_24_.operation_mode = "output";
                 defparam instruction_addr_obuf_24_.output_register_mode = "none";
                 defparam instruction_addr_obuf_24_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_24_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_24_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_24_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_23_ (.padio (instruction_addr[23]), .datain (
                 instruction_addr_dup_0[23])) ;
                 defparam instruction_addr_obuf_23_.operation_mode = "output";
                 defparam instruction_addr_obuf_23_.output_register_mode = "none";
                 defparam instruction_addr_obuf_23_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_23_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_23_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_23_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_22_ (.padio (instruction_addr[22]), .datain (
                 instruction_addr_dup_0[22])) ;
                 defparam instruction_addr_obuf_22_.operation_mode = "output";
                 defparam instruction_addr_obuf_22_.output_register_mode = "none";
                 defparam instruction_addr_obuf_22_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_22_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_22_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_22_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_21_ (.padio (instruction_addr[21]), .datain (
                 instruction_addr_dup_0[21])) ;
                 defparam instruction_addr_obuf_21_.operation_mode = "output";
                 defparam instruction_addr_obuf_21_.output_register_mode = "none";
                 defparam instruction_addr_obuf_21_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_21_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_21_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_21_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_20_ (.padio (instruction_addr[20]), .datain (
                 instruction_addr_dup_0[20])) ;
                 defparam instruction_addr_obuf_20_.operation_mode = "output";
                 defparam instruction_addr_obuf_20_.output_register_mode = "none";
                 defparam instruction_addr_obuf_20_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_20_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_20_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_20_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_2_ (.padio (instruction_addr[2]), .datain (
                 instruction_addr_dup_0[2])) ;
                 defparam instruction_addr_obuf_2_.operation_mode = "output";
                 defparam instruction_addr_obuf_2_.output_register_mode = "none";
                 defparam instruction_addr_obuf_2_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_2_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_2_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_2_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_19_ (.padio (instruction_addr[19]), .datain (
                 instruction_addr_dup_0[19])) ;
                 defparam instruction_addr_obuf_19_.operation_mode = "output";
                 defparam instruction_addr_obuf_19_.output_register_mode = "none";
                 defparam instruction_addr_obuf_19_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_19_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_19_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_19_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_18_ (.padio (instruction_addr[18]), .datain (
                 instruction_addr_dup_0[18])) ;
                 defparam instruction_addr_obuf_18_.operation_mode = "output";
                 defparam instruction_addr_obuf_18_.output_register_mode = "none";
                 defparam instruction_addr_obuf_18_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_18_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_18_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_18_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_17_ (.padio (instruction_addr[17]), .datain (
                 instruction_addr_dup_0[17])) ;
                 defparam instruction_addr_obuf_17_.operation_mode = "output";
                 defparam instruction_addr_obuf_17_.output_register_mode = "none";
                 defparam instruction_addr_obuf_17_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_17_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_17_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_17_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_16_ (.padio (instruction_addr[16]), .datain (
                 instruction_addr_dup_0[16])) ;
                 defparam instruction_addr_obuf_16_.operation_mode = "output";
                 defparam instruction_addr_obuf_16_.output_register_mode = "none";
                 defparam instruction_addr_obuf_16_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_16_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_16_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_16_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_15_ (.padio (instruction_addr[15]), .datain (
                 instruction_addr_dup_0[15])) ;
                 defparam instruction_addr_obuf_15_.operation_mode = "output";
                 defparam instruction_addr_obuf_15_.output_register_mode = "none";
                 defparam instruction_addr_obuf_15_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_15_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_15_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_15_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_14_ (.padio (instruction_addr[14]), .datain (
                 instruction_addr_dup_0[14])) ;
                 defparam instruction_addr_obuf_14_.operation_mode = "output";
                 defparam instruction_addr_obuf_14_.output_register_mode = "none";
                 defparam instruction_addr_obuf_14_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_14_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_14_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_14_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_13_ (.padio (instruction_addr[13]), .datain (
                 instruction_addr_dup_0[13])) ;
                 defparam instruction_addr_obuf_13_.operation_mode = "output";
                 defparam instruction_addr_obuf_13_.output_register_mode = "none";
                 defparam instruction_addr_obuf_13_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_13_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_13_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_13_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_12_ (.padio (instruction_addr[12]), .datain (
                 instruction_addr_dup_0[12])) ;
                 defparam instruction_addr_obuf_12_.operation_mode = "output";
                 defparam instruction_addr_obuf_12_.output_register_mode = "none";
                 defparam instruction_addr_obuf_12_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_12_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_12_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_12_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_11_ (.padio (instruction_addr[11]), .datain (
                 instruction_addr_dup_0[11])) ;
                 defparam instruction_addr_obuf_11_.operation_mode = "output";
                 defparam instruction_addr_obuf_11_.output_register_mode = "none";
                 defparam instruction_addr_obuf_11_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_11_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_11_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_11_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_10_ (.padio (instruction_addr[10]), .datain (
                 instruction_addr_dup_0[10])) ;
                 defparam instruction_addr_obuf_10_.operation_mode = "output";
                 defparam instruction_addr_obuf_10_.output_register_mode = "none";
                 defparam instruction_addr_obuf_10_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_10_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_10_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_10_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_1_ (.padio (instruction_addr[1]), .datain (
                 instruction_addr_dup_0[1])) ;
                 defparam instruction_addr_obuf_1_.operation_mode = "output";
                 defparam instruction_addr_obuf_1_.output_register_mode = "none";
                 defparam instruction_addr_obuf_1_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_1_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_1_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_1_.input_register_mode = "none";
    cycloneii_io instruction_addr_obuf_0_ (.padio (instruction_addr[0]), .datain (
                 instruction_addr_dup_0[1])) ;
                 defparam instruction_addr_obuf_0_.operation_mode = "output";
                 defparam instruction_addr_obuf_0_.output_register_mode = "none";
                 defparam instruction_addr_obuf_0_.tie_off_output_clock_enable = "false";
                 defparam instruction_addr_obuf_0_.oe_register_mode = "none";
                 defparam instruction_addr_obuf_0_.tie_off_oe_clock_enable = "false";
                 defparam instruction_addr_obuf_0_.input_register_mode = "none";
    cycloneii_lcell_ff fetch_1_reg_count (.regout (fetch_to_decode), .datain (
                       fetch_1_count_i), .clk (clk_int), .aclr (reset_int)) ;
    cycloneii_lcell_ff execute_1_reg_mem_ldr_str_logic_1_ (.regout (
                       mem_ldr_str_logic_1_), .datain (ldr_str_logic_1_), .clk (
                       clk_int), .ena (nx17344z1)) ;
    cycloneii_lcell_ff execute_1_reg_mem_ldr_str_base_reg_3_ (.regout (
                       mem_ldr_str_base_reg[3]), .datain (ldr_str_base_reg[3]), 
                       .clk (clk_int), .ena (nx17344z1)) ;
    cycloneii_lcell_ff execute_1_reg_mem_ldr_str_base_reg_2_ (.regout (
                       mem_ldr_str_base_reg[2]), .datain (ldr_str_base_reg[2]), 
                       .clk (clk_int), .ena (nx17344z1)) ;
    cycloneii_lcell_ff execute_1_reg_mem_ldr_str_base_reg_1_ (.regout (
                       mem_ldr_str_base_reg[1]), .datain (ldr_str_base_reg[1]), 
                       .clk (clk_int), .ena (nx17344z1)) ;
    cycloneii_lcell_ff execute_1_reg_mem_ldr_str_base_reg_0_ (.regout (
                       mem_ldr_str_base_reg[0]), .datain (ldr_str_base_reg[0]), 
                       .clk (clk_int), .ena (nx17344z1)) ;
    cycloneii_lcell_ff execute_1_reg_mem_ldr_str (.regout (mem_ldr_str), .datain (
                       exe_ldr_str), .clk (clk_int), .ena (nx17344z1)) ;
    cycloneii_lcell_ff execute_1_reg_exe_ok (.regout (exe_ok), .datain (
                       nx29162z1), .clk (clk_int)) ;
    cycloneii_lcell_ff execute_1_reg_dest_rD_addr_3_ (.regout (dest_rD_addr[3])
                       , .datain (dest_rD[3]), .clk (clk_int), .ena (nx17344z1)
                       ) ;
    cycloneii_lcell_ff execute_1_reg_dest_rD_addr_2_ (.regout (dest_rD_addr[2])
                       , .datain (dest_rD[2]), .clk (clk_int), .ena (nx17344z1)
                       ) ;
    cycloneii_lcell_ff execute_1_reg_dest_rD_addr_1_ (.regout (dest_rD_addr[1])
                       , .datain (dest_rD[1]), .clk (clk_int), .ena (nx17344z1)
                       ) ;
    cycloneii_lcell_ff execute_1_reg_dest_rD_addr_0_ (.regout (dest_rD_addr[0])
                       , .datain (dest_rD[0]), .clk (clk_int), .ena (nx17344z1)
                       ) ;
    cycloneii_io enable_ibuf (.combout (enable_int), .padio (enable)) ;
                 defparam enable_ibuf.operation_mode = "input";
                 defparam enable_ibuf.output_register_mode = "none";
                 defparam enable_ibuf.tie_off_output_clock_enable = "false";
                 defparam enable_ibuf.oe_register_mode = "none";
                 defparam enable_ibuf.tie_off_oe_clock_enable = "false";
                 defparam enable_ibuf.input_register_mode = "none";
    cycloneii_lcell_ff decode_1_reg_ldr_str_logic_1_ (.regout (ldr_str_logic_1_)
                       , .datain (decode_1_ldr_str_logic_i_1_), .clk (clk_int), 
                       .ena (nx46783z1)) ;
    cycloneii_lcell_ff decode_1_reg_ldr_str_base_reg_3_ (.regout (
                       ldr_str_base_reg[3]), .datain (
                       decode_1_ldr_str_base_reg_i[3]), .clk (clk_int), .ena (
                       nx46783z1)) ;
    cycloneii_lcell_ff decode_1_reg_ldr_str_base_reg_2_ (.regout (
                       ldr_str_base_reg[2]), .datain (
                       decode_1_ldr_str_base_reg_i[2]), .clk (clk_int), .ena (
                       nx46783z1)) ;
    cycloneii_lcell_ff decode_1_reg_ldr_str_base_reg_1_ (.regout (
                       ldr_str_base_reg[1]), .datain (
                       decode_1_ldr_str_base_reg_i[1]), .clk (clk_int), .ena (
                       nx46783z1)) ;
    cycloneii_lcell_ff decode_1_reg_ldr_str_base_reg_0_ (.regout (
                       ldr_str_base_reg[0]), .datain (
                       decode_1_ldr_str_base_reg_i[0]), .clk (clk_int), .ena (
                       nx46783z1)) ;
    cycloneii_lcell_ff decode_1_reg_exe_ldr_str (.regout (exe_ldr_str), .datain (
                       decode_1_instruction[4]), .clk (clk_int), .ena (
                       fetch_to_decode), .aclr (reset_int)) ;
    cycloneii_lcell_ff decode_1_reg_dest_rD_3_ (.regout (dest_rD[3]), .datain (
                       decode_1_dest_rD_i[3]), .clk (clk_int), .ena (
                       fetch_to_decode)) ;
    cycloneii_lcell_ff decode_1_reg_dest_rD_2_ (.regout (dest_rD[2]), .datain (
                       decode_1_dest_rD_i[2]), .clk (clk_int), .ena (
                       fetch_to_decode)) ;
    cycloneii_lcell_ff decode_1_reg_dest_rD_1_ (.regout (dest_rD[1]), .datain (
                       decode_1_dest_rD_i[1]), .clk (clk_int), .ena (
                       fetch_to_decode)) ;
    cycloneii_lcell_ff decode_1_reg_dest_rD_0_ (.regout (dest_rD[0]), .datain (
                       decode_1_dest_rD_i[0]), .clk (clk_int), .ena (
                       fetch_to_decode)) ;
    cycloneii_lcell_ff decode_1_reg_decode_ok (.regout (decode_ok), .datain (
                       nx43969z1), .clk (clk_int), .aclr (reset_int)) ;
    cycloneii_io clk_ibuf (.combout (clk_int), .padio (clk)) ;
                 defparam clk_ibuf.operation_mode = "input";
                 defparam clk_ibuf.output_register_mode = "none";
                 defparam clk_ibuf.tie_off_output_clock_enable = "false";
                 defparam clk_ibuf.oe_register_mode = "none";
                 defparam clk_ibuf.tie_off_oe_clock_enable = "false";
                 defparam clk_ibuf.input_register_mode = "none";
    cycloneii_io cache_rd_obuf (.padio (cache_rd), .datain (fetch_1_cache_rd_i)
                 , .outclk (clk_int), .areset (reset_int)) ;
                 defparam cache_rd_obuf.operation_mode = "output";
                 defparam cache_rd_obuf.output_register_mode = "register";
                 defparam cache_rd_obuf.output_async_reset = "clear";
                 defparam cache_rd_obuf.output_power_up = "low";
                 defparam cache_rd_obuf.tie_off_output_clock_enable = "false";
                 defparam cache_rd_obuf.oe_register_mode = "none";
                 defparam cache_rd_obuf.tie_off_oe_clock_enable = "false";
                 defparam cache_rd_obuf.input_register_mode = "none";
    cycloneii_io cache_miss_ibuf (.combout (cache_miss_int), .padio (cache_miss)
                 ) ;
                 defparam cache_miss_ibuf.operation_mode = "input";
                 defparam cache_miss_ibuf.output_register_mode = "none";
                 defparam cache_miss_ibuf.tie_off_output_clock_enable = "false";
                 defparam cache_miss_ibuf.oe_register_mode = "none";
                 defparam cache_miss_ibuf.tie_off_oe_clock_enable = "false";
                 defparam cache_miss_ibuf.input_register_mode = "none";
    cycloneii_lcell_comb ix32303z52924 (.combout (nx32303z2), .dataa (
                         dest_reg[3]), .datab (dest_reg[2])) ;
                         defparam ix32303z52924.lut_mask = 16'h8888;
    cycloneii_lcell_comb ix60025z52933 (.combout (nx60025z11), .dataa (
                         instruction_in_int[8]), .datab (instruction_in_int[7])
                         ) ;
                         defparam ix60025z52933.lut_mask = 16'h1111;
    cycloneii_lcell_comb ix64013z52924 (.combout (nx64013z2), .dataa (
                         instruction_in_int[26]), .datab (instruction_in_int[25]
                         ), .datac (instruction_in_int[5])) ;
                         defparam ix64013z52924.lut_mask = 16'h0101;
    cycloneii_lcell_comb ix60025z52925 (.combout (nx60025z3), .dataa (
                         instruction_in_int[27]), .datab (instruction_in_int[6])
                         ) ;
                         defparam ix60025z52925.lut_mask = 16'h1111;
    cycloneii_lcell_comb ix60025z52934 (.combout (nx60025z12), .dataa (
                         instruction_in_int[2]), .datab (instruction_in_int[1])
                         , .datac (instruction_in_int[0])) ;
                         defparam ix60025z52934.lut_mask = 16'h0101;
    cycloneii_lcell_comb ix60025z52931 (.combout (nx60025z9), .dataa (
                         instruction_in_int[4]), .datab (instruction_in_int[3])
                         , .datac (nx60025z10), .datad (nx60025z11)) ;
                         defparam ix60025z52931.lut_mask = 16'h1000;
    cycloneii_lcell_comb ix63016z52929 (.combout (nx63016z7), .dataa (
                         instruction_in_int[8]), .datab (instruction_in_int[7])
                         ) ;
                         defparam ix63016z52929.lut_mask = 16'h2222;
    cycloneii_lcell_comb ix63016z52928 (.combout (nx63016z6), .dataa (
                         instruction_in_int[12]), .datab (instruction_in_int[11]
                         ), .datac (instruction_in_int[10]), .datad (
                         instruction_in_int[9])) ;
                         defparam ix63016z52928.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix63016z52927 (.combout (nx63016z5), .dataa (
                         instruction_in_int[16]), .datab (instruction_in_int[15]
                         ), .datac (instruction_in_int[14]), .datad (
                         instruction_in_int[13])) ;
                         defparam ix63016z52927.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix63016z52926 (.combout (nx63016z4), .dataa (
                         instruction_in_int[20]), .datab (instruction_in_int[19]
                         ), .datac (instruction_in_int[18]), .datad (
                         instruction_in_int[17])) ;
                         defparam ix63016z52926.lut_mask = 16'h4000;
    cycloneii_lcell_comb ix63016z52925 (.combout (nx63016z3), .dataa (
                         instruction_in_int[24]), .datab (instruction_in_int[23]
                         ), .datac (instruction_in_int[22]), .datad (
                         instruction_in_int[21])) ;
                         defparam ix63016z52925.lut_mask = 16'h0200;
    cycloneii_lcell_comb ix63016z52924 (.combout (nx63016z2), .dataa (nx63016z3)
                         , .datab (nx63016z4), .datac (nx63016z5), .datad (
                         nx63016z6)) ;
                         defparam ix63016z52924.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix60025z52932 (.combout (nx60025z10), .dataa (
                         instruction_in_int[12]), .datab (instruction_in_int[11]
                         ), .datac (instruction_in_int[10]), .datad (
                         instruction_in_int[9])) ;
                         defparam ix60025z52932.lut_mask = 16'h0001;
    cycloneii_lcell_comb ix60025z52930 (.combout (nx60025z8), .dataa (
                         instruction_in_int[16]), .datab (instruction_in_int[15]
                         ), .datac (instruction_in_int[14]), .datad (
                         instruction_in_int[13])) ;
                         defparam ix60025z52930.lut_mask = 16'h0001;
    cycloneii_lcell_comb ix60025z52929 (.combout (nx60025z7), .dataa (
                         instruction_in_int[20]), .datab (instruction_in_int[19]
                         ), .datac (instruction_in_int[18]), .datad (
                         instruction_in_int[17])) ;
                         defparam ix60025z52929.lut_mask = 16'h0001;
    cycloneii_lcell_comb ix60025z52928 (.combout (nx60025z6), .dataa (
                         instruction_in_int[24]), .datab (instruction_in_int[23]
                         ), .datac (instruction_in_int[22]), .datad (
                         instruction_in_int[21])) ;
                         defparam ix60025z52928.lut_mask = 16'h0001;
    cycloneii_lcell_comb ix60025z52927 (.combout (nx60025z5), .dataa (
                         instruction_in_int[31]), .datab (instruction_in_int[30]
                         ), .datac (instruction_in_int[29]), .datad (
                         instruction_in_int[28])) ;
                         defparam ix60025z52927.lut_mask = 16'h0001;
    cycloneii_lcell_comb ix60025z52926 (.combout (nx60025z4), .dataa (nx60025z5)
                         , .datab (nx60025z6), .datac (nx60025z7), .datad (
                         nx60025z8)) ;
                         defparam ix60025z52926.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix60025z52924 (.combout (nx60025z2), .dataa (
                         instruction_in_int[26]), .datab (instruction_in_int[25]
                         ), .datac (instruction_in_int[5]), .datad (nx60025z3)
                         ) ;
                         defparam ix60025z52924.lut_mask = 16'h0100;
    cycloneii_lcell_comb ix4714z52924 (.combout (nx4714z1), .dataa (
                         decode_1_instruction[3]), .datab (
                         decode_1_instruction[2])) ;
                         defparam ix4714z52924.lut_mask = 16'heeee;
    cycloneii_lcell_comb ix60025z52935 (.combout (nx60025z13), .dataa (nx60025z1
                         ), .datab (nx60025z14)) ;
                         defparam ix60025z52935.lut_mask = 16'heeee;
    cycloneii_lcell_comb ix64013z52923 (.combout (nx64013z1), .dataa (
                         instruction_in_int[7]), .datab (instruction_in_int[4])
                         , .datac (nx60025z3), .datad (nx64013z2)) ;
                         defparam ix64013z52923.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix63016z52923 (.combout (nx63016z1), .dataa (
                         instruction_in_int[4]), .datab (nx60025z2), .datac (
                         nx63016z2), .datad (nx63016z7)) ;
                         defparam ix63016z52923.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix62019z52923 (.combout (nx62019z1), .dataa (
                         instruction_in_int[27]), .datab (instruction_in_int[26]
                         ), .datac (instruction_in_int[25])) ;
                         defparam ix62019z52923.lut_mask = 16'h2020;
    cycloneii_lcell_comb ix61022z52923 (.combout (nx61022z1), .dataa (
                         instruction_in_int[27]), .datab (instruction_in_int[26]
                         ), .datac (instruction_in_int[25])) ;
                         defparam ix61022z52923.lut_mask = 16'hcece;
    cycloneii_lcell_comb ix56358z52923 (.combout (nx56358z1), .dataa (exe_ok), .datab (
                         dest_reg[3]), .datac (memory_1_dest_reg_i[3])) ;
                         defparam ix56358z52923.lut_mask = 16'he4e4;
    cycloneii_lcell_comb ix57355z52923 (.combout (nx57355z1), .dataa (exe_ok), .datab (
                         dest_reg[2]), .datac (memory_1_dest_reg_i[2])) ;
                         defparam ix57355z52923.lut_mask = 16'he4e4;
    cycloneii_lcell_comb ix58352z52923 (.combout (nx58352z1), .dataa (exe_ok), .datab (
                         dest_reg[1]), .datac (memory_1_dest_reg_i[1])) ;
                         defparam ix58352z52923.lut_mask = 16'he4e4;
    cycloneii_lcell_comb ix59349z52923 (.combout (nx59349z1), .dataa (exe_ok), .datab (
                         dest_reg[0]), .datac (memory_1_dest_reg_i[0])) ;
                         defparam ix59349z52923.lut_mask = 16'he4e4;
    cycloneii_lcell_comb ix29162z52923 (.combout (nx29162z1), .dataa (decode_ok)
                         , .datab (exe_ok), .datac (reset_int)) ;
                         defparam ix29162z52923.lut_mask = 16'hcaca;
    cycloneii_lcell_comb ix17344z52923 (.combout (nx17344z1), .dataa (decode_ok)
                         , .datab (reset_int)) ;
                         defparam ix17344z52923.lut_mask = 16'h2222;
    cycloneii_lcell_comb ix60025z52923 (.combout (nx60025z1), .dataa (nx60025z2)
                         , .datab (nx60025z4), .datac (nx60025z9), .datad (
                         nx60025z12)) ;
                         defparam ix60025z52923.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix43969z52923 (.combout (nx43969z1), .dataa (
                         fetch_to_decode), .datab (decode_1_instruction[5])) ;
                         defparam ix43969z52923.lut_mask = 16'h2222;
    cycloneii_lcell_comb ix60025z52936 (.combout (nx60025z14), .dataa (
                         instruction_in_int[27]), .datab (instruction_in_int[26]
                         ), .datac (instruction_in_int[25])) ;
                         defparam ix60025z52936.lut_mask = 16'h7575;
    cycloneii_lcell_comb ix3717z52923 (.combout (decode_1_dest_rD_i_5n5ss1[0]), 
                         .dataa (decode_1_instruction[1]), .datab (
                         instruction_in_int[16]), .datac (instruction_in_int[12]
                         ), .datad (nx4714z1)) ;
                         defparam ix3717z52923.lut_mask = 16'hddd8;
    cycloneii_lcell_comb ix4714z52923 (.combout (decode_1_dest_rD_i_5n5ss1[1]), 
                         .dataa (decode_1_instruction[1]), .datab (
                         instruction_in_int[17]), .datac (instruction_in_int[13]
                         ), .datad (nx4714z1)) ;
                         defparam ix4714z52923.lut_mask = 16'hddd8;
    cycloneii_lcell_comb ix5711z52923 (.combout (decode_1_dest_rD_i_5n5ss1[2]), 
                         .dataa (decode_1_instruction[1]), .datab (
                         instruction_in_int[18]), .datac (instruction_in_int[14]
                         ), .datad (nx4714z1)) ;
                         defparam ix5711z52923.lut_mask = 16'hddd8;
    cycloneii_lcell_comb ix6708z52923 (.combout (decode_1_dest_rD_i_5n5ss1[3]), 
                         .dataa (decode_1_instruction[1]), .datab (
                         instruction_in_int[19]), .datac (instruction_in_int[15]
                         ), .datad (nx4714z1)) ;
                         defparam ix6708z52923.lut_mask = 16'hddd8;
    cycloneii_lcell_comb ix46783z52923 (.combout (nx46783z1), .dataa (
                         fetch_to_decode), .datab (reset_int)) ;
                         defparam ix46783z52923.lut_mask = 16'h2222;
    cycloneii_lcell_comb ix30383z52924 (.combout (nx30383z1), .dataa (
                         mem_ldr_str_logic_1_), .datab (mem_ldr_str)) ;
                         defparam ix30383z52924.lut_mask = 16'hbbbb;
    cycloneii_lcell_comb ix29386z52923 (.combout (memory_1_dest_reg_i_3n2ss1[0])
                         , .dataa (dest_rD_addr[0]), .datab (mem_ldr_str), .datac (
                         mem_ldr_str_base_reg[0])) ;
                         defparam ix29386z52923.lut_mask = 16'he2e2;
    cycloneii_lcell_comb ix30383z52923 (.combout (memory_1_dest_reg_i_3n2ss1[1])
                         , .dataa (dest_rD_addr[1]), .datab (mem_ldr_str), .datac (
                         mem_ldr_str_base_reg[1])) ;
                         defparam ix30383z52923.lut_mask = 16'he2e2;
    cycloneii_lcell_comb ix31380z52923 (.combout (memory_1_dest_reg_i_3n2ss1[2])
                         , .dataa (dest_rD_addr[2]), .datab (mem_ldr_str), .datac (
                         mem_ldr_str_base_reg[2])) ;
                         defparam ix31380z52923.lut_mask = 16'he2e2;
    cycloneii_lcell_comb ix32377z52923 (.combout (memory_1_dest_reg_i_3n2ss1[3])
                         , .dataa (dest_rD_addr[3]), .datab (mem_ldr_str), .datac (
                         mem_ldr_str_base_reg[3])) ;
                         defparam ix32377z52923.lut_mask = 16'he2e2;
    cycloneii_lcell_comb ix32303z52923 (.combout (nx32303z1), .dataa (
                         dest_reg[1]), .datab (dest_reg[0]), .datac (mem_ok), .datad (
                         nx32303z2)) ;
                         defparam ix32303z52923.lut_mask = 16'h8000;
    cycloneii_lcell_comb ix17875z52923 (.combout (fetch_1_count_i), .dataa (
                         pc_wr), .datab (enable_int), .datac (cache_miss_int)) ;
                         defparam ix17875z52923.lut_mask = 16'h0404;
    cycloneii_lcell_comb ix10764z52923 (.combout (fetch_1_cache_rd_i), .dataa (
                         pc_wr), .datab (enable_int), .datac (cache_miss_int)) ;
                         defparam ix10764z52923.lut_mask = 16'haeae;
endmodule


module modgen_counter_30_0 ( clock, q, clk_en, aclear, sload, data, aset, sclear, 
                             updn, cnt_en, p_fetch_to_decode, p_enable_int, 
                             p_cache_miss_int ) ;

    input clock ;
    output [31:2]q ;
    input clk_en ;
    input aclear ;
    input sload ;
    input [31:2]data ;
    input aset ;
    input sclear ;
    input updn ;
    input cnt_en ;
    input p_fetch_to_decode ;
    input p_enable_int ;
    input p_cache_miss_int ;

    wire nx39034z1, inc_d_0_, nx40031z56, inc_d_1_, nx40031z55, inc_d_2_, 
         nx40031z53, inc_d_3_, nx40031z51, inc_d_4_, nx40031z49, inc_d_5_, 
         nx40031z47, inc_d_6_, nx40031z45, inc_d_7_, nx40031z43, inc_d_8_, 
         nx40031z41, inc_d_9_, nx40031z39, inc_d_10_, nx40031z37, inc_d_11_, 
         nx40031z35, inc_d_12_, nx40031z33, inc_d_13_, nx40031z31, inc_d_14_, 
         nx40031z29, inc_d_15_, nx40031z27, inc_d_16_, nx40031z25, inc_d_17_, 
         nx40031z23, inc_d_18_, nx40031z21, inc_d_19_, nx40031z19, inc_d_20_, 
         nx40031z17, inc_d_21_, nx40031z15, inc_d_22_, nx40031z13, inc_d_23_, 
         nx40031z11, inc_d_24_, nx40031z9, inc_d_25_, nx40031z7, inc_d_26_, 
         nx40031z5, inc_d_27_, nx40031z3, inc_d_28_, nx40031z1, inc_d_29_, 
         nx_modgen_counter_30_0_vcc_net;
    wire [183:0] xmplr_dummy ;




    cycloneii_lcell_ff reg_q_9_ (.regout (q[9]), .datain (inc_d_7_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_8_ (.regout (q[8]), .datain (inc_d_6_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_7_ (.regout (q[7]), .datain (inc_d_5_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_6_ (.regout (q[6]), .datain (inc_d_4_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_5_ (.regout (q[5]), .datain (inc_d_3_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_4_ (.regout (q[4]), .datain (inc_d_2_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_31_ (.regout (q[31]), .datain (inc_d_29_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_30_ (.regout (q[30]), .datain (inc_d_28_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_3_ (.regout (q[3]), .datain (inc_d_1_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_29_ (.regout (q[29]), .datain (inc_d_27_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_28_ (.regout (q[28]), .datain (inc_d_26_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_27_ (.regout (q[27]), .datain (inc_d_25_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_26_ (.regout (q[26]), .datain (inc_d_24_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_25_ (.regout (q[25]), .datain (inc_d_23_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_24_ (.regout (q[24]), .datain (inc_d_22_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_23_ (.regout (q[23]), .datain (inc_d_21_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_22_ (.regout (q[22]), .datain (inc_d_20_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_21_ (.regout (q[21]), .datain (inc_d_19_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_20_ (.regout (q[20]), .datain (inc_d_18_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_2_ (.regout (q[2]), .datain (inc_d_0_), .clk (clock
                       ), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)) ;
    cycloneii_lcell_ff reg_q_19_ (.regout (q[19]), .datain (inc_d_17_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_18_ (.regout (q[18]), .datain (inc_d_16_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_17_ (.regout (q[17]), .datain (inc_d_15_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_16_ (.regout (q[16]), .datain (inc_d_14_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_15_ (.regout (q[15]), .datain (inc_d_13_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_14_ (.regout (q[14]), .datain (inc_d_12_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_13_ (.regout (q[13]), .datain (inc_d_11_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_12_ (.regout (q[12]), .datain (inc_d_10_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_11_ (.regout (q[11]), .datain (inc_d_9_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_ff reg_q_10_ (.regout (q[10]), .datain (inc_d_8_), .clk (
                       clock), .ena (nx39034z1), .aclr (aclear), .sclr (sclear)
                       ) ;
    cycloneii_lcell_comb ix40031z52929 (.combout (inc_d_24_), .cout (nx40031z9)
                         , .dataa (q[26]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z11)) ;
                         defparam ix40031z52929.lut_mask = 16'h5aa0;
                         defparam ix40031z52929.sum_lutc_input = "cin";
    assign nx_modgen_counter_30_0_vcc_net = 1'b1 ;
    cycloneii_lcell_comb ix40031z52930 (.combout (inc_d_23_), .cout (nx40031z11)
                         , .dataa (q[25]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z13)) ;
                         defparam ix40031z52930.lut_mask = 16'h5aa0;
                         defparam ix40031z52930.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52931 (.combout (inc_d_22_), .cout (nx40031z13)
                         , .dataa (q[24]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z15)) ;
                         defparam ix40031z52931.lut_mask = 16'h5aa0;
                         defparam ix40031z52931.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52932 (.combout (inc_d_21_), .cout (nx40031z15)
                         , .dataa (q[23]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z17)) ;
                         defparam ix40031z52932.lut_mask = 16'h5aa0;
                         defparam ix40031z52932.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52933 (.combout (inc_d_20_), .cout (nx40031z17)
                         , .dataa (q[22]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z19)) ;
                         defparam ix40031z52933.lut_mask = 16'h5aa0;
                         defparam ix40031z52933.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52951 (.combout (inc_d_2_), .cout (nx40031z53)
                         , .dataa (q[4]), .datad (nx_modgen_counter_30_0_vcc_net
                         ), .cin (nx40031z55)) ;
                         defparam ix40031z52951.lut_mask = 16'h5aa0;
                         defparam ix40031z52951.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52934 (.combout (inc_d_19_), .cout (nx40031z19)
                         , .dataa (q[21]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z21)) ;
                         defparam ix40031z52934.lut_mask = 16'h5aa0;
                         defparam ix40031z52934.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52935 (.combout (inc_d_18_), .cout (nx40031z21)
                         , .dataa (q[20]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z23)) ;
                         defparam ix40031z52935.lut_mask = 16'h5aa0;
                         defparam ix40031z52935.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52936 (.combout (inc_d_17_), .cout (nx40031z23)
                         , .dataa (q[19]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z25)) ;
                         defparam ix40031z52936.lut_mask = 16'h5aa0;
                         defparam ix40031z52936.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52937 (.combout (inc_d_16_), .cout (nx40031z25)
                         , .dataa (q[18]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z27)) ;
                         defparam ix40031z52937.lut_mask = 16'h5aa0;
                         defparam ix40031z52937.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52938 (.combout (inc_d_15_), .cout (nx40031z27)
                         , .dataa (q[17]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z29)) ;
                         defparam ix40031z52938.lut_mask = 16'h5aa0;
                         defparam ix40031z52938.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52939 (.combout (inc_d_14_), .cout (nx40031z29)
                         , .dataa (q[16]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z31)) ;
                         defparam ix40031z52939.lut_mask = 16'h5aa0;
                         defparam ix40031z52939.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52940 (.combout (inc_d_13_), .cout (nx40031z31)
                         , .dataa (q[15]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z33)) ;
                         defparam ix40031z52940.lut_mask = 16'h5aa0;
                         defparam ix40031z52940.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52941 (.combout (inc_d_12_), .cout (nx40031z33)
                         , .dataa (q[14]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z35)) ;
                         defparam ix40031z52941.lut_mask = 16'h5aa0;
                         defparam ix40031z52941.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52942 (.combout (inc_d_11_), .cout (nx40031z35)
                         , .dataa (q[13]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z37)) ;
                         defparam ix40031z52942.lut_mask = 16'h5aa0;
                         defparam ix40031z52942.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52943 (.combout (inc_d_10_), .cout (nx40031z37)
                         , .dataa (q[12]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z39)) ;
                         defparam ix40031z52943.lut_mask = 16'h5aa0;
                         defparam ix40031z52943.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52952 (.combout (inc_d_1_), .cout (nx40031z55)
                         , .dataa (q[3]), .datad (nx_modgen_counter_30_0_vcc_net
                         ), .cin (nx40031z56)) ;
                         defparam ix40031z52952.lut_mask = 16'h5aa0;
                         defparam ix40031z52952.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52944 (.combout (inc_d_9_), .cout (nx40031z39)
                         , .dataa (q[11]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z41)) ;
                         defparam ix40031z52944.lut_mask = 16'h5aa0;
                         defparam ix40031z52944.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52945 (.combout (inc_d_8_), .cout (nx40031z41)
                         , .dataa (q[10]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z43)) ;
                         defparam ix40031z52945.lut_mask = 16'h5aa0;
                         defparam ix40031z52945.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52946 (.combout (inc_d_7_), .cout (nx40031z43)
                         , .dataa (q[9]), .datad (nx_modgen_counter_30_0_vcc_net
                         ), .cin (nx40031z45)) ;
                         defparam ix40031z52946.lut_mask = 16'h5aa0;
                         defparam ix40031z52946.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52947 (.combout (inc_d_6_), .cout (nx40031z45)
                         , .dataa (q[8]), .datad (nx_modgen_counter_30_0_vcc_net
                         ), .cin (nx40031z47)) ;
                         defparam ix40031z52947.lut_mask = 16'h5aa0;
                         defparam ix40031z52947.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52948 (.combout (inc_d_5_), .cout (nx40031z47)
                         , .dataa (q[7]), .datad (nx_modgen_counter_30_0_vcc_net
                         ), .cin (nx40031z49)) ;
                         defparam ix40031z52948.lut_mask = 16'h5aa0;
                         defparam ix40031z52948.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52949 (.combout (inc_d_4_), .cout (nx40031z49)
                         , .dataa (q[6]), .datad (nx_modgen_counter_30_0_vcc_net
                         ), .cin (nx40031z51)) ;
                         defparam ix40031z52949.lut_mask = 16'h5aa0;
                         defparam ix40031z52949.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52923 (.combout (inc_d_29_), .dataa (q[31]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z1)) ;
                         defparam ix40031z52923.lut_mask = 16'h5a5a;
                         defparam ix40031z52923.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52925 (.combout (inc_d_28_), .cout (nx40031z1)
                         , .dataa (q[30]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z3)) ;
                         defparam ix40031z52925.lut_mask = 16'h5aa0;
                         defparam ix40031z52925.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52926 (.combout (inc_d_27_), .cout (nx40031z3)
                         , .dataa (q[29]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z5)) ;
                         defparam ix40031z52926.lut_mask = 16'h5aa0;
                         defparam ix40031z52926.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52927 (.combout (inc_d_26_), .cout (nx40031z5)
                         , .dataa (q[28]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z7)) ;
                         defparam ix40031z52927.lut_mask = 16'h5aa0;
                         defparam ix40031z52927.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52928 (.combout (inc_d_25_), .cout (nx40031z7)
                         , .dataa (q[27]), .datad (
                         nx_modgen_counter_30_0_vcc_net), .cin (nx40031z9)) ;
                         defparam ix40031z52928.lut_mask = 16'h5aa0;
                         defparam ix40031z52928.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52950 (.combout (inc_d_3_), .cout (nx40031z51)
                         , .dataa (q[5]), .datad (nx_modgen_counter_30_0_vcc_net
                         ), .cin (nx40031z53)) ;
                         defparam ix40031z52950.lut_mask = 16'h5aa0;
                         defparam ix40031z52950.sum_lutc_input = "cin";
    cycloneii_lcell_comb ix40031z52953 (.combout (inc_d_0_), .cout (nx40031z56)
                         , .dataa (q[2]), .datad (nx_modgen_counter_30_0_vcc_net
                         )) ;
                         defparam ix40031z52953.lut_mask = 16'h55aa;
    cycloneii_lcell_comb ix39034z52923 (.combout (nx39034z1), .dataa (sclear), .datab (
                         p_cache_miss_int), .datac (p_enable_int), .datad (
                         p_fetch_to_decode)) ;
                         defparam ix39034z52923.lut_mask = 16'hbaaa;
endmodule

