 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w v_smpte_uhdsdi_tx_v1_0_0 -b v_smpte_uhdsdi_tx_v1_0_0  -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_tx_v1_0_0" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_tx_v1_0_0" -tmp "C:\Users\lucas\AppData\Local\Temp\29876_1816497671" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_anc_rx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_flags.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_loc.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_processor.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_mux.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_bitrep_20b.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_video_decode.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_autodetect.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_tx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_rx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_channel.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_output.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_syncbit_insert.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_trsgen.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_crc2.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_insert_crc.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_scrambler.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_crc16.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_st352_pid_insert.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_trs_detect.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_fly_horz.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_insert_ln.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_fly_fsm.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_s00_axi.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_errcnt.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_crc.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_flywheel.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_encoder.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_fly_vert.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_edh_fly_field.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_tx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\v_smpte_uhdsdi_tx_v1_0_top.v"   -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 