[VIC]
uart_rx.G_19_i_a4_0_5_cascade_=ltout:in0
uart_rx.N_139_cascade_=ltout:in1
uart_rx.N_4_cascade_=ltout:in0
uart_rx.N_9_cascade_=ltout:in1
uart_rx.g0_0_a3_3_cascade_=ltout:in0
uart_rx.state_RNII4VRZ0Z_3_cascade_=ltout:in1
uart_rx.state_RNISTU51Z0Z_1_cascade_=ltout:in2
uart_rx.state_nss_0_i_1_0_2_cascade_=ltout:in3
uart_rx.state_srsts_0_a2_sx_4_cascade_=ltout:in2
uart_rx.state_srsts_i_0_5_cascade_=ltout:in3
uart_rx.state_srsts_i_1_0_3_cascade_=ltout:in2
