/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [16:0] _06_;
  wire [20:0] _07_;
  wire [19:0] _08_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [19:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [30:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [19:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [15:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_57z;
  wire celloutsig_0_60z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_73z = ~(celloutsig_0_13z & celloutsig_0_71z);
  assign celloutsig_0_90z = !(celloutsig_0_22z ? celloutsig_0_57z[3] : celloutsig_0_73z);
  assign celloutsig_0_38z = ~(celloutsig_0_15z[0] | celloutsig_0_29z);
  assign celloutsig_0_3z = ~(in_data[71] | _01_);
  assign celloutsig_1_6z = ~(celloutsig_1_5z[5] | celloutsig_1_4z);
  assign celloutsig_0_28z = ~(celloutsig_0_10z | celloutsig_0_10z);
  assign celloutsig_1_1z = ~in_data[185];
  assign celloutsig_0_18z = ~celloutsig_0_15z[2];
  assign celloutsig_0_22z = ~((celloutsig_0_21z[12] | celloutsig_0_11z) & celloutsig_0_20z[0]);
  assign celloutsig_0_33z = _02_ | ~(celloutsig_0_7z);
  assign celloutsig_0_7z = _04_ | ~(_04_);
  assign celloutsig_1_4z = celloutsig_1_2z[0] | ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_6z | ~(celloutsig_1_3z[9]);
  assign celloutsig_0_26z = celloutsig_0_8z | ~(celloutsig_0_11z);
  assign celloutsig_0_29z = celloutsig_0_28z | ~(celloutsig_0_8z);
  assign celloutsig_1_0z = in_data[187] | in_data[148];
  assign celloutsig_0_16z = celloutsig_0_10z | celloutsig_0_13z;
  assign celloutsig_0_40z = ~(_05_ ^ celloutsig_0_13z);
  reg [20:0] _27_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 21'h000000;
    else _27_ <= { in_data[53:49], celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_0z, _06_[16], _04_, _06_[14], _01_ };
  assign { _07_[20:4], _03_, _07_[2:1], _00_ } = _27_;
  reg [3:0] _28_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 4'h0;
    else _28_ <= { celloutsig_0_46z[4:3], celloutsig_0_26z, celloutsig_0_60z };
  assign out_data[35:32] = _28_;
  reg [13:0] _29_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _29_ <= 14'h0000;
    else _29_ <= { celloutsig_1_11z[8:1], celloutsig_1_8z, celloutsig_1_1z };
  assign out_data[141:128] = _29_;
  reg [3:0] _30_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 4'h0;
    else _30_ <= celloutsig_0_0z[5:2];
  assign { _06_[16], _04_, _06_[14], _01_ } = _30_;
  reg [19:0] _31_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 20'h00000;
    else _31_ <= { celloutsig_0_21z[11:10], _06_[16], _04_, _06_[14], _01_, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _08_[19:6], _05_, _08_[4:2], _02_, _08_[0] } = _31_;
  assign celloutsig_0_4z = in_data[78:75] & { in_data[73:71], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[21:15] / { 1'h1, in_data[93:88] };
  assign celloutsig_0_21z = { celloutsig_0_12z[6], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_0z } / { 1'h1, _07_[18:6] };
  assign celloutsig_0_24z = { celloutsig_0_19z[4:1], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_19z } / { 1'h1, _07_[18:4], _03_, _07_[2:1], _00_ };
  assign celloutsig_0_35z = { _06_[16], _04_, _06_[14], _01_ } == celloutsig_0_4z;
  assign celloutsig_0_8z = in_data[13:1] == { _07_[11:4], _03_, _06_[16], _04_, _06_[14], _01_ };
  assign celloutsig_1_19z = { celloutsig_1_10z[2:1], celloutsig_1_17z, celloutsig_1_7z } === celloutsig_1_3z[8:0];
  assign celloutsig_0_10z = in_data[45:42] && { celloutsig_0_9z[14:12], celloutsig_0_35z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_8z } || celloutsig_0_2z[13:11];
  assign celloutsig_0_36z = { celloutsig_0_2z[11:9], celloutsig_0_29z } % { 1'h1, celloutsig_0_34z[14:13], celloutsig_0_11z };
  assign celloutsig_0_12z = { celloutsig_0_9z[11:5], celloutsig_0_35z } % { 1'h1, _06_[14], _01_, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_12z[5:3] % { 1'h1, celloutsig_0_7z, celloutsig_0_35z };
  assign celloutsig_0_20z = { celloutsig_0_4z[2:1], celloutsig_0_18z } % { 1'h1, celloutsig_0_15z[3:2] };
  assign celloutsig_0_37z = - { celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_4z };
  assign celloutsig_1_5z = - { in_data[114:109], celloutsig_1_1z };
  assign celloutsig_0_30z = - { _07_[11:6], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_32z = in_data[13:2] !== celloutsig_0_30z[11:0];
  assign celloutsig_0_34z = { celloutsig_0_2z[19:2], celloutsig_0_7z, celloutsig_0_32z } | { _08_[19:6], _05_, _08_[4:2], _02_, _08_[0] };
  assign celloutsig_0_57z = { celloutsig_0_19z[4:1], celloutsig_0_11z } | celloutsig_0_41z[13:9];
  assign celloutsig_1_3z = { in_data[133:128], celloutsig_1_1z, celloutsig_1_2z } | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z } | { celloutsig_1_3z[10:9], celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_5z[6:1] | celloutsig_1_11z[8:3];
  assign celloutsig_0_60z = | { celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_14z[1] };
  assign celloutsig_0_71z = | celloutsig_0_37z[4:2];
  assign celloutsig_0_11z = | { _06_[16], _06_[14], celloutsig_0_8z, _04_, _01_, celloutsig_0_3z, celloutsig_0_0z[4:1] };
  assign celloutsig_1_2z = { in_data[108], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[161:159], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_3z[10:1] <<< { celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_9z = { _07_[18:4], _03_ } <<< { _07_[17:4], _03_, celloutsig_0_35z };
  assign celloutsig_0_2z = { in_data[41:39], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { in_data[24:15], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_4z } >>> { celloutsig_1_3z[7:5], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_19z = _07_[19:15] >>> { in_data[43:41], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_41z = { celloutsig_0_24z[19:9], celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_40z, celloutsig_0_38z } ~^ { in_data[62:51], _06_[16], _04_, _06_[14], _01_ };
  assign celloutsig_0_46z = { celloutsig_0_41z[5:0], celloutsig_0_13z, celloutsig_0_10z } ~^ celloutsig_0_30z[10:3];
  assign celloutsig_0_15z = { celloutsig_0_0z[6:2], celloutsig_0_11z } ~^ in_data[78:73];
  assign { _06_[15], _06_[13:11] } = { _04_, _01_, celloutsig_0_18z, celloutsig_0_33z };
  assign { _07_[3], _07_[0] } = { _03_, _00_ };
  assign { _08_[5], _08_[1] } = { _05_, _02_ };
  assign { out_data[96], out_data[0] } = { celloutsig_1_19z, celloutsig_0_90z };
endmodule
