Classic Timing Analyzer report for rslogic
Sun Dec 06 19:46:05 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.200 ns   ; frlbus ; outbus2[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To         ;
+-------+-------------------+-----------------+----------+------------+
; N/A   ; None              ; 11.200 ns       ; frlbus   ; outbus2[7] ;
; N/A   ; None              ; 10.736 ns       ; frlbus   ; outbus2[3] ;
; N/A   ; None              ; 10.667 ns       ; frlbus   ; outbus2[4] ;
; N/A   ; None              ; 10.497 ns       ; frrbus   ; outbus2[7] ;
; N/A   ; None              ; 10.479 ns       ; inbus[2] ; outbus2[3] ;
; N/A   ; None              ; 10.447 ns       ; inbus[3] ; outbus2[4] ;
; N/A   ; None              ; 10.221 ns       ; inbus[3] ; outbus2[3] ;
; N/A   ; None              ; 10.184 ns       ; fbus     ; outbus2[7] ;
; N/A   ; None              ; 10.033 ns       ; frrbus   ; outbus2[3] ;
; N/A   ; None              ; 9.964 ns        ; frrbus   ; outbus2[4] ;
; N/A   ; None              ; 9.880 ns        ; inbus[0] ; outbus2[7] ;
; N/A   ; None              ; 9.766 ns        ; fbus     ; outbus2[4] ;
; N/A   ; None              ; 9.720 ns        ; fbus     ; outbus2[3] ;
; N/A   ; None              ; 9.547 ns        ; inbus[5] ; outbus2[4] ;
; N/A   ; None              ; 9.543 ns        ; inbus[2] ; outbus2[2] ;
; N/A   ; None              ; 9.512 ns        ; inbus[7] ; outbus2[7] ;
; N/A   ; None              ; 9.356 ns        ; inbus[6] ; outbus2[7] ;
; N/A   ; None              ; 9.342 ns        ; inbus[4] ; outbus2[4] ;
; N/A   ; None              ; 9.155 ns        ; inbus[3] ; outbus2[2] ;
; N/A   ; None              ; 9.126 ns        ; frlbus   ; outbus2[2] ;
; N/A   ; None              ; 9.111 ns        ; inbus[4] ; outbus2[3] ;
; N/A   ; None              ; 9.095 ns        ; frlbus   ; outbus2[5] ;
; N/A   ; None              ; 8.900 ns        ; frlbus   ; outbus2[0] ;
; N/A   ; None              ; 8.890 ns        ; frlbus   ; outbus2[6] ;
; N/A   ; None              ; 8.579 ns        ; inbus[2] ; outbus2[1] ;
; N/A   ; None              ; 8.507 ns        ; fbus     ; outbus2[5] ;
; N/A   ; None              ; 8.472 ns        ; inbus[1] ; outbus2[2] ;
; N/A   ; None              ; 8.343 ns        ; frlbus   ; Cf         ;
; N/A   ; None              ; 8.340 ns        ; frrbus   ; outbus2[2] ;
; N/A   ; None              ; 8.325 ns        ; inbus[0] ; outbus2[0] ;
; N/A   ; None              ; 8.313 ns        ; frrbus   ; outbus2[5] ;
; N/A   ; None              ; 8.307 ns        ; inbus[6] ; outbus2[5] ;
; N/A   ; None              ; 8.257 ns        ; inbus[5] ; outbus2[5] ;
; N/A   ; None              ; 8.232 ns        ; fbus     ; outbus2[6] ;
; N/A   ; None              ; 8.203 ns        ; inbus[1] ; outbus2[0] ;
; N/A   ; None              ; 8.197 ns        ; frrbus   ; outbus2[0] ;
; N/A   ; None              ; 8.187 ns        ; frrbus   ; outbus2[6] ;
; N/A   ; None              ; 8.164 ns        ; inbus[7] ; outbus2[0] ;
; N/A   ; None              ; 8.162 ns        ; frlbus   ; outbus2[1] ;
; N/A   ; None              ; 8.122 ns        ; inbus[0] ; Cf         ;
; N/A   ; None              ; 8.102 ns        ; fbus     ; outbus2[2] ;
; N/A   ; None              ; 8.084 ns        ; inbus[4] ; outbus2[5] ;
; N/A   ; None              ; 8.081 ns        ; fbus     ; outbus2[0] ;
; N/A   ; None              ; 8.037 ns        ; inbus[6] ; outbus2[6] ;
; N/A   ; None              ; 7.994 ns        ; inbus[7] ; outbus2[6] ;
; N/A   ; None              ; 7.818 ns        ; inbus[5] ; outbus2[6] ;
; N/A   ; None              ; 7.674 ns        ; frrbus   ; Cf         ;
; N/A   ; None              ; 7.595 ns        ; inbus[0] ; outbus2[1] ;
; N/A   ; None              ; 7.477 ns        ; inbus[1] ; outbus2[1] ;
; N/A   ; None              ; 7.456 ns        ; inbus[7] ; Cf         ;
; N/A   ; None              ; 7.350 ns        ; fbus     ; outbus2[1] ;
; N/A   ; None              ; 7.329 ns        ; fbus     ; Cf         ;
; N/A   ; None              ; 7.318 ns        ; frrbus   ; outbus2[1] ;
+-------+-------------------+-----------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 06 19:46:04 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rslogic -c rslogic --timing_analysis_only
Info: Longest tpd from source pin "frlbus" to destination pin "outbus2[7]" is 11.200 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 10; PIN Node = 'frlbus'
    Info: 2: + IC(4.440 ns) + CELL(0.366 ns) = 5.633 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 8; COMB Node = 'outbus2[7]~24'
    Info: 3: + IC(3.576 ns) + CELL(1.991 ns) = 11.200 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'outbus2[7]'
    Info: Total cell delay = 3.184 ns ( 28.43 % )
    Info: Total interconnect delay = 8.016 ns ( 71.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Sun Dec 06 19:46:05 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


