Simulator report for main
Wed May 06 12:58:19 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ALTSYNCRAM
  6. |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ALTSYNCRAM
  7. |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ALTSYNCRAM
  8. Coverage Summary
  9. Complete 1/0-Value Coverage
 10. Missing 1-Value Coverage
 11. Missing 0-Value Coverage
 12. Simulator INI Usage
 13. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 900.0 us     ;
; Simulation Netlist Size     ; 138 nodes    ;
; Simulation Coverage         ;      92.31 % ;
; Total Number of Transitions ; 290548       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5T144C6  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off        ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------+
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------------------------------------+
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------------------------------------+
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      92.31 % ;
; Total nodes checked                                 ; 138          ;
; Total output ports checked                          ; 182          ;
; Total output ports with complete 1/0-value coverage ; 168          ;
; Total output ports with no 1/0-value coverage       ; 13           ;
; Total output ports with no 1-value coverage         ; 13           ;
; Total output ports with no 0-value coverage         ; 14           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                        ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[0]                     ; portadataout0    ;
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[1]                     ; portadataout1    ;
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[2]                     ; portadataout2    ;
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[3]                     ; portadataout3    ;
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[4]                     ; portadataout4    ;
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[5]                     ; portadataout5    ;
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[6]                     ; portadataout6    ;
; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|ram_block1a0                     ; |main|dds:x_scan|rom:wave_rom|altsyncram:altsyncram_component|altsyncram_0q61:auto_generated|q_a[7]                     ; portadataout7    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[0] ; portadataout0    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[1] ; portadataout1    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[2] ; portadataout2    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[3] ; portadataout3    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[4] ; portadataout4    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[5] ; portadataout5    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[6] ; portadataout6    ;
; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[7] ; portadataout7    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[0] ; portadataout0    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[1] ; portadataout1    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[2] ; portadataout2    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[3] ; portadataout3    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[4] ; portadataout4    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[5] ; portadataout5    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[6] ; portadataout6    ;
; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0 ; |main|ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[7] ; portadataout7    ;
; |main|dds:x_scan|phase[0]                                                                                                     ; |main|dds:x_scan|phase[0]                                                                                               ; regout           ;
; |main|dds:x_scan|phase[1]                                                                                                     ; |main|dds:x_scan|phase[1]                                                                                               ; regout           ;
; |main|dds:x_scan|phase[2]                                                                                                     ; |main|dds:x_scan|phase[2]                                                                                               ; regout           ;
; |main|dds:x_scan|phase[3]                                                                                                     ; |main|dds:x_scan|phase[3]                                                                                               ; regout           ;
; |main|dds:x_scan|phase[4]                                                                                                     ; |main|dds:x_scan|phase[4]                                                                                               ; regout           ;
; |main|dds:x_scan|phase[5]                                                                                                     ; |main|dds:x_scan|phase[5]                                                                                               ; regout           ;
; |main|dds:x_scan|phase[6]                                                                                                     ; |main|dds:x_scan|phase[6]                                                                                               ; regout           ;
; |main|dds:x_scan|phase[7]                                                                                                     ; |main|dds:x_scan|phase[7]                                                                                               ; regout           ;
; |main|address:ram_addr_gen|ram_addr[0]                                                                                        ; |main|address:ram_addr_gen|ram_addr[0]                                                                                  ; regout           ;
; |main|address:ram_addr_gen|ram_addr[1]                                                                                        ; |main|address:ram_addr_gen|ram_addr[1]                                                                                  ; regout           ;
; |main|address:ram_addr_gen|ram_addr[2]                                                                                        ; |main|address:ram_addr_gen|ram_addr[2]                                                                                  ; regout           ;
; |main|address:ram_addr_gen|ram_addr[3]                                                                                        ; |main|address:ram_addr_gen|ram_addr[3]                                                                                  ; regout           ;
; |main|address:ram_addr_gen|ram_addr[4]                                                                                        ; |main|address:ram_addr_gen|ram_addr[4]                                                                                  ; regout           ;
; |main|address:ram_addr_gen|ram_addr[5]                                                                                        ; |main|address:ram_addr_gen|ram_addr[5]                                                                                  ; regout           ;
; |main|address:ram_addr_gen|ram_addr[6]                                                                                        ; |main|address:ram_addr_gen|ram_addr[6]                                                                                  ; regout           ;
; |main|address:ram_addr_gen|ram_addr[7]                                                                                        ; |main|address:ram_addr_gen|ram_addr[7]                                                                                  ; regout           ;
; |main|clock:clock_std|counter3[4]                                                                                             ; |main|clock:clock_std|counter3[4]                                                                                       ; regout           ;
; |main|clock:clock_std|counter3[5]                                                                                             ; |main|clock:clock_std|counter3[5]                                                                                       ; regout           ;
; |main|clock:clock_std|counter3[2]                                                                                             ; |main|clock:clock_std|counter3[2]                                                                                       ; regout           ;
; |main|clock:clock_std|counter3[3]                                                                                             ; |main|clock:clock_std|counter3[3]                                                                                       ; regout           ;
; |main|dds:x_scan|phase[0]~24                                                                                                  ; |main|dds:x_scan|phase[0]~24                                                                                            ; combout          ;
; |main|dds:x_scan|phase[0]~24                                                                                                  ; |main|dds:x_scan|phase[0]~25                                                                                            ; cout             ;
; |main|dds:x_scan|phase[1]~26                                                                                                  ; |main|dds:x_scan|phase[1]~26                                                                                            ; combout          ;
; |main|dds:x_scan|phase[1]~26                                                                                                  ; |main|dds:x_scan|phase[1]~27                                                                                            ; cout             ;
; |main|dds:x_scan|phase[2]~28                                                                                                  ; |main|dds:x_scan|phase[2]~28                                                                                            ; combout          ;
; |main|dds:x_scan|phase[2]~28                                                                                                  ; |main|dds:x_scan|phase[2]~29                                                                                            ; cout             ;
; |main|dds:x_scan|phase[3]~30                                                                                                  ; |main|dds:x_scan|phase[3]~30                                                                                            ; combout          ;
; |main|dds:x_scan|phase[3]~30                                                                                                  ; |main|dds:x_scan|phase[3]~31                                                                                            ; cout             ;
; |main|dds:x_scan|phase[4]~32                                                                                                  ; |main|dds:x_scan|phase[4]~32                                                                                            ; combout          ;
; |main|dds:x_scan|phase[4]~32                                                                                                  ; |main|dds:x_scan|phase[4]~33                                                                                            ; cout             ;
; |main|dds:x_scan|phase[5]~34                                                                                                  ; |main|dds:x_scan|phase[5]~34                                                                                            ; combout          ;
; |main|dds:x_scan|phase[5]~34                                                                                                  ; |main|dds:x_scan|phase[5]~35                                                                                            ; cout             ;
; |main|dds:x_scan|phase[6]~36                                                                                                  ; |main|dds:x_scan|phase[6]~36                                                                                            ; combout          ;
; |main|dds:x_scan|phase[6]~36                                                                                                  ; |main|dds:x_scan|phase[6]~37                                                                                            ; cout             ;
; |main|dds:x_scan|phase[7]~38                                                                                                  ; |main|dds:x_scan|phase[7]~38                                                                                            ; combout          ;
; |main|address:ram_addr_gen|ram_addr[0]~18                                                                                     ; |main|address:ram_addr_gen|ram_addr[0]~18                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[0]~18                                                                                     ; |main|address:ram_addr_gen|ram_addr[0]~19                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[1]~20                                                                                     ; |main|address:ram_addr_gen|ram_addr[1]~20                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[1]~20                                                                                     ; |main|address:ram_addr_gen|ram_addr[1]~21                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[2]~22                                                                                     ; |main|address:ram_addr_gen|ram_addr[2]~22                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[2]~22                                                                                     ; |main|address:ram_addr_gen|ram_addr[2]~23                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[3]~24                                                                                     ; |main|address:ram_addr_gen|ram_addr[3]~24                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[3]~24                                                                                     ; |main|address:ram_addr_gen|ram_addr[3]~25                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[4]~26                                                                                     ; |main|address:ram_addr_gen|ram_addr[4]~26                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[4]~26                                                                                     ; |main|address:ram_addr_gen|ram_addr[4]~27                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[5]~28                                                                                     ; |main|address:ram_addr_gen|ram_addr[5]~28                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[5]~28                                                                                     ; |main|address:ram_addr_gen|ram_addr[5]~29                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[6]~30                                                                                     ; |main|address:ram_addr_gen|ram_addr[6]~30                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[6]~30                                                                                     ; |main|address:ram_addr_gen|ram_addr[6]~31                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[7]~32                                                                                     ; |main|address:ram_addr_gen|ram_addr[7]~32                                                                               ; combout          ;
; |main|address:ram_addr_gen|ram_addr[7]~32                                                                                     ; |main|address:ram_addr_gen|ram_addr[7]~33                                                                               ; cout             ;
; |main|address:ram_addr_gen|ram_addr[8]~34                                                                                     ; |main|address:ram_addr_gen|ram_addr[8]~34                                                                               ; combout          ;
; |main|clock:clock_std|counter3[1]                                                                                             ; |main|clock:clock_std|counter3[1]                                                                                       ; regout           ;
; |main|clock:clock_std|counter3[0]                                                                                             ; |main|clock:clock_std|counter3[0]                                                                                       ; regout           ;
; |main|clock:clock_std|counter3[0]~18                                                                                          ; |main|clock:clock_std|counter3[0]~18                                                                                    ; combout          ;
; |main|clock:clock_std|counter3[0]~18                                                                                          ; |main|clock:clock_std|counter3[0]~19                                                                                    ; cout             ;
; |main|clock:clock_std|counter3[1]~20                                                                                          ; |main|clock:clock_std|counter3[1]~20                                                                                    ; combout          ;
; |main|clock:clock_std|counter3[1]~20                                                                                          ; |main|clock:clock_std|counter3[1]~21                                                                                    ; cout             ;
; |main|clock:clock_std|counter3[2]~22                                                                                          ; |main|clock:clock_std|counter3[2]~22                                                                                    ; combout          ;
; |main|clock:clock_std|counter3[2]~22                                                                                          ; |main|clock:clock_std|counter3[2]~23                                                                                    ; cout             ;
; |main|clock:clock_std|counter3[3]~24                                                                                          ; |main|clock:clock_std|counter3[3]~24                                                                                    ; combout          ;
; |main|clock:clock_std|counter3[3]~24                                                                                          ; |main|clock:clock_std|counter3[3]~25                                                                                    ; cout             ;
; |main|clock:clock_std|counter3[4]~26                                                                                          ; |main|clock:clock_std|counter3[4]~26                                                                                    ; combout          ;
; |main|clock:clock_std|counter3[4]~26                                                                                          ; |main|clock:clock_std|counter3[4]~27                                                                                    ; cout             ;
; |main|clock:clock_std|counter3[5]~28                                                                                          ; |main|clock:clock_std|counter3[5]~28                                                                                    ; combout          ;
; |main|clock:clock_std|counter3[5]~28                                                                                          ; |main|clock:clock_std|counter3[5]~29                                                                                    ; cout             ;
; |main|clock:clock_std|counter3[6]~30                                                                                          ; |main|clock:clock_std|counter3[6]~30                                                                                    ; combout          ;
; |main|clock:clock_std|counter3[6]~30                                                                                          ; |main|clock:clock_std|counter3[6]~31                                                                                    ; cout             ;
; |main|clock:clock_std|counter3[7]~32                                                                                          ; |main|clock:clock_std|counter3[7]~32                                                                                    ; combout          ;
; |main|clock:clock_std|clk_group[0]                                                                                            ; |main|clock:clock_std|clk_group[0]                                                                                      ; regout           ;
; |main|clock:clock_std|clk_group[1]                                                                                            ; |main|clock:clock_std|clk_group[1]                                                                                      ; regout           ;
; |main|clock:clock_std|Mux0~0                                                                                                  ; |main|clock:clock_std|Mux0~0                                                                                            ; combout          ;
; |main|clock:clock_std|Mux0                                                                                                    ; |main|clock:clock_std|Mux0                                                                                              ; combout          ;
; |main|clock:clock_std|counter1[2]                                                                                             ; |main|clock:clock_std|counter1[2]                                                                                       ; regout           ;
; |main|clock:clock_std|counter1[1]                                                                                             ; |main|clock:clock_std|counter1[1]                                                                                       ; regout           ;
; |main|clock:clock_std|counter1[0]                                                                                             ; |main|clock:clock_std|counter1[0]                                                                                       ; regout           ;
; |main|clock:clock_std|counter1[3]                                                                                             ; |main|clock:clock_std|counter1[3]                                                                                       ; regout           ;
; |main|clock:clock_std|LessThan0~0                                                                                             ; |main|clock:clock_std|LessThan0~0                                                                                       ; combout          ;
; |main|clock:clock_std|clk_group[0]~0                                                                                          ; |main|clock:clock_std|clk_group[0]~0                                                                                    ; combout          ;
; |main|clock:clock_std|counter2[2]                                                                                             ; |main|clock:clock_std|counter2[2]                                                                                       ; regout           ;
; |main|clock:clock_std|clk_group[1]~1                                                                                          ; |main|clock:clock_std|clk_group[1]~1                                                                                    ; combout          ;
; |main|clock:clock_std|LessThan2~0                                                                                             ; |main|clock:clock_std|LessThan2~0                                                                                       ; combout          ;
; |main|dds:x_scan|LessThan0~0                                                                                                  ; |main|dds:x_scan|LessThan0~0                                                                                            ; combout          ;
; |main|dds:x_scan|LessThan0~1                                                                                                  ; |main|dds:x_scan|LessThan0~1                                                                                            ; combout          ;
; |main|dds:x_scan|LessThan0~2                                                                                                  ; |main|dds:x_scan|LessThan0~2                                                                                            ; combout          ;
; |main|address:ram_addr_gen|LessThan0~0                                                                                        ; |main|address:ram_addr_gen|LessThan0~0                                                                                  ; combout          ;
; |main|address:ram_addr_gen|LessThan0~1                                                                                        ; |main|address:ram_addr_gen|LessThan0~1                                                                                  ; combout          ;
; |main|address:ram_addr_gen|LessThan0~2                                                                                        ; |main|address:ram_addr_gen|LessThan0~2                                                                                  ; combout          ;
; |main|address:ram_addr_gen|LessThan0~3                                                                                        ; |main|address:ram_addr_gen|LessThan0~3                                                                                  ; combout          ;
; |main|clock:clock_std|counter1~4                                                                                              ; |main|clock:clock_std|counter1~4                                                                                        ; combout          ;
; |main|clock:clock_std|counter1~5                                                                                              ; |main|clock:clock_std|counter1~5                                                                                        ; combout          ;
; |main|clock:clock_std|counter1~6                                                                                              ; |main|clock:clock_std|counter1~6                                                                                        ; combout          ;
; |main|clock:clock_std|counter1~7                                                                                              ; |main|clock:clock_std|counter1~7                                                                                        ; combout          ;
; |main|clock:clock_std|counter2[1]                                                                                             ; |main|clock:clock_std|counter2[1]                                                                                       ; regout           ;
; |main|clock:clock_std|counter2[0]                                                                                             ; |main|clock:clock_std|counter2[0]                                                                                       ; regout           ;
; |main|clock:clock_std|counter2~3                                                                                              ; |main|clock:clock_std|counter2~3                                                                                        ; combout          ;
; |main|clock:clock_std|counter2~4                                                                                              ; |main|clock:clock_std|counter2~4                                                                                        ; combout          ;
; |main|clock:clock_std|counter2~5                                                                                              ; |main|clock:clock_std|counter2~5                                                                                        ; combout          ;
; |main|test_clock                                                                                                              ; |main|test_clock                                                                                                        ; padio            ;
; |main|x_out[0]                                                                                                                ; |main|x_out[0]                                                                                                          ; padio            ;
; |main|x_out[1]                                                                                                                ; |main|x_out[1]                                                                                                          ; padio            ;
; |main|x_out[2]                                                                                                                ; |main|x_out[2]                                                                                                          ; padio            ;
; |main|x_out[3]                                                                                                                ; |main|x_out[3]                                                                                                          ; padio            ;
; |main|x_out[4]                                                                                                                ; |main|x_out[4]                                                                                                          ; padio            ;
; |main|x_out[5]                                                                                                                ; |main|x_out[5]                                                                                                          ; padio            ;
; |main|x_out[6]                                                                                                                ; |main|x_out[6]                                                                                                          ; padio            ;
; |main|x_out[7]                                                                                                                ; |main|x_out[7]                                                                                                          ; padio            ;
; |main|y_out_a[0]                                                                                                              ; |main|y_out_a[0]                                                                                                        ; padio            ;
; |main|y_out_a[1]                                                                                                              ; |main|y_out_a[1]                                                                                                        ; padio            ;
; |main|y_out_a[2]                                                                                                              ; |main|y_out_a[2]                                                                                                        ; padio            ;
; |main|y_out_a[3]                                                                                                              ; |main|y_out_a[3]                                                                                                        ; padio            ;
; |main|y_out_a[4]                                                                                                              ; |main|y_out_a[4]                                                                                                        ; padio            ;
; |main|y_out_a[5]                                                                                                              ; |main|y_out_a[5]                                                                                                        ; padio            ;
; |main|y_out_a[6]                                                                                                              ; |main|y_out_a[6]                                                                                                        ; padio            ;
; |main|y_out_a[7]                                                                                                              ; |main|y_out_a[7]                                                                                                        ; padio            ;
; |main|y_out_b[0]                                                                                                              ; |main|y_out_b[0]                                                                                                        ; padio            ;
; |main|y_out_b[1]                                                                                                              ; |main|y_out_b[1]                                                                                                        ; padio            ;
; |main|y_out_b[2]                                                                                                              ; |main|y_out_b[2]                                                                                                        ; padio            ;
; |main|y_out_b[3]                                                                                                              ; |main|y_out_b[3]                                                                                                        ; padio            ;
; |main|y_out_b[4]                                                                                                              ; |main|y_out_b[4]                                                                                                        ; padio            ;
; |main|y_out_b[5]                                                                                                              ; |main|y_out_b[5]                                                                                                        ; padio            ;
; |main|y_out_b[6]                                                                                                              ; |main|y_out_b[6]                                                                                                        ; padio            ;
; |main|y_out_b[7]                                                                                                              ; |main|y_out_b[7]                                                                                                        ; padio            ;
; |main|adc_db_a[0]                                                                                                             ; |main|adc_db_a[0]~corein                                                                                                ; combout          ;
; |main|adc_db_a[1]                                                                                                             ; |main|adc_db_a[1]~corein                                                                                                ; combout          ;
; |main|adc_db_a[2]                                                                                                             ; |main|adc_db_a[2]~corein                                                                                                ; combout          ;
; |main|adc_db_a[3]                                                                                                             ; |main|adc_db_a[3]~corein                                                                                                ; combout          ;
; |main|adc_db_a[4]                                                                                                             ; |main|adc_db_a[4]~corein                                                                                                ; combout          ;
; |main|adc_db_a[5]                                                                                                             ; |main|adc_db_a[5]~corein                                                                                                ; combout          ;
; |main|adc_db_a[6]                                                                                                             ; |main|adc_db_a[6]~corein                                                                                                ; combout          ;
; |main|adc_db_a[7]                                                                                                             ; |main|adc_db_a[7]~corein                                                                                                ; combout          ;
; |main|adc_db_b[0]                                                                                                             ; |main|adc_db_b[0]~corein                                                                                                ; combout          ;
; |main|adc_db_b[1]                                                                                                             ; |main|adc_db_b[1]~corein                                                                                                ; combout          ;
; |main|adc_db_b[2]                                                                                                             ; |main|adc_db_b[2]~corein                                                                                                ; combout          ;
; |main|adc_db_b[3]                                                                                                             ; |main|adc_db_b[3]~corein                                                                                                ; combout          ;
; |main|adc_db_b[4]                                                                                                             ; |main|adc_db_b[4]~corein                                                                                                ; combout          ;
; |main|adc_db_b[5]                                                                                                             ; |main|adc_db_b[5]~corein                                                                                                ; combout          ;
; |main|adc_db_b[6]                                                                                                             ; |main|adc_db_b[6]~corein                                                                                                ; combout          ;
; |main|adc_db_b[7]                                                                                                             ; |main|adc_db_b[7]~corein                                                                                                ; combout          ;
; |main|sys_clk                                                                                                                 ; |main|sys_clk~corein                                                                                                    ; combout          ;
; |main|clock:clock_std|clk_group[1]~clkctrl                                                                                    ; |main|clock:clock_std|clk_group[1]~clkctrl                                                                              ; outclk           ;
; |main|clock:clock_std|clk_group[0]~clkctrl                                                                                    ; |main|clock:clock_std|clk_group[0]~clkctrl                                                                              ; outclk           ;
; |main|clock:clock_std|Mux0~clkctrl                                                                                            ; |main|clock:clock_std|Mux0~clkctrl                                                                                      ; outclk           ;
; |main|sys_clk~clkctrl                                                                                                         ; |main|sys_clk~clkctrl                                                                                                   ; outclk           ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                           ;
+----------------------------------------+----------------------------------------+------------------+
; Node Name                              ; Output Port Name                       ; Output Port Type ;
+----------------------------------------+----------------------------------------+------------------+
; |main|address:ram_addr_gen|ram_addr[8] ; |main|address:ram_addr_gen|ram_addr[8] ; regout           ;
; |main|clock:clock_std|counter3[7]      ; |main|clock:clock_std|counter3[7]      ; regout           ;
; |main|clock:clock_std|counter3[8]      ; |main|clock:clock_std|counter3[8]      ; regout           ;
; |main|clock:clock_std|counter3[7]~32   ; |main|clock:clock_std|counter3[7]~33   ; cout             ;
; |main|clock:clock_std|counter3[8]~34   ; |main|clock:clock_std|counter3[8]~34   ; combout          ;
; |main|clock:clock_std|clk_group[2]     ; |main|clock:clock_std|clk_group[2]     ; regout           ;
; |main|clock:clock_std|Mux0~1           ; |main|clock:clock_std|Mux0~1           ; combout          ;
; |main|clock:clock_std|clk_group[2]~2   ; |main|clock:clock_std|clk_group[2]~2   ; combout          ;
; |main|clock:clock_std|clk_group[2]~3   ; |main|clock:clock_std|clk_group[2]~3   ; combout          ;
; |main|clock:clock_std|LessThan2~1      ; |main|clock:clock_std|LessThan2~1      ; combout          ;
; |main|freq_switch[0]                   ; |main|freq_switch[0]~corein            ; combout          ;
; |main|freq_switch[1]                   ; |main|freq_switch[1]~corein            ; combout          ;
; |main|sample_type                      ; |main|sample_type~corein               ; combout          ;
+----------------------------------------+----------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                           ;
+----------------------------------------+----------------------------------------+------------------+
; Node Name                              ; Output Port Name                       ; Output Port Type ;
+----------------------------------------+----------------------------------------+------------------+
; |main|address:ram_addr_gen|ram_addr[8] ; |main|address:ram_addr_gen|ram_addr[8] ; regout           ;
; |main|clock:clock_std|counter3[6]      ; |main|clock:clock_std|counter3[6]      ; regout           ;
; |main|clock:clock_std|counter3[7]      ; |main|clock:clock_std|counter3[7]      ; regout           ;
; |main|clock:clock_std|counter3[8]      ; |main|clock:clock_std|counter3[8]      ; regout           ;
; |main|clock:clock_std|counter3[7]~32   ; |main|clock:clock_std|counter3[7]~33   ; cout             ;
; |main|clock:clock_std|counter3[8]~34   ; |main|clock:clock_std|counter3[8]~34   ; combout          ;
; |main|clock:clock_std|clk_group[2]     ; |main|clock:clock_std|clk_group[2]     ; regout           ;
; |main|clock:clock_std|Mux0~1           ; |main|clock:clock_std|Mux0~1           ; combout          ;
; |main|clock:clock_std|clk_group[2]~2   ; |main|clock:clock_std|clk_group[2]~2   ; combout          ;
; |main|clock:clock_std|clk_group[2]~3   ; |main|clock:clock_std|clk_group[2]~3   ; combout          ;
; |main|clock:clock_std|LessThan2~1      ; |main|clock:clock_std|LessThan2~1      ; combout          ;
; |main|freq_switch[0]                   ; |main|freq_switch[0]~corein            ; combout          ;
; |main|freq_switch[1]                   ; |main|freq_switch[1]~corein            ; combout          ;
; |main|sample_type                      ; |main|sample_type~corein               ; combout          ;
+----------------------------------------+----------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed May 06 12:58:13 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off  -c main
Info: Using vector source file "D://FPGA/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called main.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      92.31 %
Info: Number of transitions in simulation is 290548
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 120 megabytes
    Info: Processing ended: Wed May 06 12:58:19 2009
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


