\hypertarget{_t_s_i___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+T\+S\+I\+\_\+\+P\+DD.h File Reference}
\label{_t_s_i___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+T\+S\+I\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+T\+S\+I\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for T\+S\+I\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a4b7152dd908674f53eb28f388d348d01}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{T\+S\+I\+\_\+\+G\+E\+N\+C\+S\+\_\+\+O\+U\+T\+R\+G\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a9c3a7872b7a00452b92331f940b2be79}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+F\+L\+AG}~\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{T\+S\+I\+\_\+\+G\+E\+N\+C\+S\+\_\+\+E\+O\+S\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_adaa1585a2a060717a75137299ca2bea0}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a0e5d7585dc242510f098950302ae432a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}~0x10000000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ae867ff3ebbf28fe959fbd57e29562aba}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+N\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a45bcd33d5cafd318d088d355b55b49aa}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}~0x4000000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a9fde31369398382ba7fb386938c6e814}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+O\+N\+\_\+\+A\+N\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+L\+I\+M\+I\+T\+A\+T\+I\+ON}~0x8000000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2c11d3ab78e60bc34c30ff46cecf8117}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}~0x\+C000000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a56f64b69617a80407816be29d063e680}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_af4bdeb38929fbde1eddeb97b2947e037}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}~0x200000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a089daf528a68794b3f3e77c960d50381}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}~0x400000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a96d5bb639681187c474dab37dc73f312}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}~0x600000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a18d771918c3c87d8c9a795b31573f368}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}~0x800000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a0b1b272f7095bf38ac0f28c44597b253}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}~0x\+A00000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a1f839447fc4e6ef0082188e2b112c7eb}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}~0x\+C00000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ab6a9b3bce1dccd9ec638e36175fd2f79}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}~0x\+E00000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a5fad3d2e6fb49fb915e6245eb4473c18}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+1030mV}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aeea2d12c47b6b710e7a9ae1d5b5be4b2}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+730mV}~0x80000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aec0b550d7d61b5b935fd4abb9e0f3d9a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+430mV}~0x100000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a92830a9947bfa95c7c1b459b96b811a5}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+290mV}~0x180000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a4a4b49f944e49588e981b562e0962480}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a0aa2eec951b884b8137a7b8dd448081c}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}~0x10000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_af9a30c8fc3f4a586c3fb5cf60f660ca2}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}~0x20000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aca6ffcb614c343effd116020d7d7f16e}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}~0x30000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a94bdeead114e33f2fa1be847d2738cf4}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}~0x40000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a54f14c25ecf78c9eddd3c3fa3f5cd890}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}~0x50000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_adf78eebc7c1df9cc51783781ff50821f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}~0x60000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a36b65990296ce392a2b5b7711fa6593e}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}~0x70000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aac321c2cb81aa3f60bcd3ff570c31db4}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+1}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a71a7b3e79543bf37bcb9f7dcae3e690e}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+2}~0x2000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8f7222effb92ce8a4b242bf76ea2342b}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+4}~0x4000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aa5c4920e297fbe579ae449a960b73dbf}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+8}~0x6000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a6857c927fe954613ef73848c29f7ee2f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+16}~0x8000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_afe0414d9d137af7c71bbed91a2925ee3}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+32}~0x\+A000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a966251c876b056e6b547de30ebe44096}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+64}~0x\+C000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ad51c4fb57ac9ef73f3d3e8b215cf3c77}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+128}~0x\+E000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a309e58431208b59eaaa8e6cd17fb778c}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+1}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ae9c59ae831b563e5cf41f4070926ceb0}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+2}~0x100U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ab09e1613fdde88db68a3d7446bdc4098}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+3}~0x200U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2ffc7c07cda2141a2edb664b3e63348b}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+4}~0x300U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a5abf74c7668598cb8fb903c8b630e01b}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+5}~0x400U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a42901e1f16e9aea311a8750c4c6bcda7}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+6}~0x500U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ad60e49f2672b844858ae479ac9843ebe}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+7}~0x600U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_abf75b8956aaa690ef261a9313478a64b}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+8}~0x700U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a30a90649f0bae6707b6c3967e0bbd60c}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+9}~0x800U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_acad7740a2d64ee9568d1f3fc8ecce707}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+10}~0x900U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ae3196ba514787d52edba87c42e0127f7}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+11}~0x\+A00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a873f8387dc1acba3a79999a921e7223a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+12}~0x\+B00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a949d07ce274861758b660b61f4385450}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+13}~0x\+C00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ac90aa0e14350328c6afd0dd337af73a6}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+14}~0x\+D00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a1c8f01fc992d9dc83d68e5037fd796be}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+15}~0x\+E00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aa2d80cdad3b629de8200dfba6d32c447}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+16}~0x\+F00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a679f1450002ae589ea17a957130355e3}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+17}~0x1000U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aaff6ae055c2ec24314bf83a9b1836343}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+18}~0x1100U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aacd2aeab8c77a7c7424b679400f0689d}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+19}~0x1200U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a577fa70fe7c279e8c623c8d6f6c20129}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+20}~0x1300U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_abdc5d66785c6988fbe9d0988a5617a85}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+21}~0x1400U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a04acb98372c8c8cf6aac9b8aefc530bb}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+22}~0x1500U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aea6e212a020163ce21a6a071e3c10873}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+23}~0x1600U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2365626c27dd0c286b5b2238db8b954e}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+24}~0x1700U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a70c58c18fdeb8315784d445a9baea739}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+25}~0x1800U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a7c89c5c0f25e61f88694e1edafe6044f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+26}~0x1900U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a14e5dd55cb85b0915008d9515626e763}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+27}~0x1\+A00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a5f9f0c2c9a274b7709d1e5dbdfc508ef}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+28}~0x1\+B00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a33f3f4979838dc624a2f6dab00c175cf}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+29}~0x1\+C00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ab31b577fa6aef6715346039a4ebe7351}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+30}~0x1\+D00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a383e2aeffeb5c8f21497c21e79df9680}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+31}~0x1\+E00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_adb5160bb20f618c108557c8f2cbe77dd}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+32}~0x1\+F00U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8bb2361db40002fb966402bd9ec5986f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a12759bfef3722d6dbb371f8979a8432a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}~0x10U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ad1a3e36bc74c6e53b73121d9131e88f4}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~0U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a6c524b8b887c1ee37b719bbe8a256f63}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~0x8U
\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2d0b70ac9ffd682dda5057b39032bfe9}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a64f8cadf428081df3871d1bbfebe8318}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Device}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2b07692b9d663d458debca1c9404ce31}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Device\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aca16d576852eb0be9f3099e6e761d132}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Mask}(Peripheral\+Base,  mask)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a1798a6365f1b3f8720e8d787c8c7ee13}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_abde32d8afb184e3018cf1b93ab39d4c0}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Mode}(Peripheral\+Base,  mode)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8b8025feb26f36b6679aedca591a3270}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Mode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ad22af1c249b8e2b4834b8f8eb6a8c542}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Enable}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aeb8492abce8a3f594697e350884b1624}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Disable}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a9572bc0edd6ee4fd83e3266b9c8ea51a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a4f4f402292bf655b7fb1bee6c0236928}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}(Peripheral\+Base,  mask)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a998ce274f112c506754fc07af2833e26}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Scan\+In\+Progress}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a6df49a82b712415cc78029d0323234c5}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Trigger}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a3adbe2284fe39e7d0f0978d4ccfa6d80}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Num\+Scans\+Per\+Electrode}(Peripheral\+Base,  scans)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_af04b590d15ba6a8389fd47b8fa80ea16}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Num\+Scans\+Per\+Electrode}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aeffda56cdaf1b31681ee77763683b3a1}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Electrode\+Prescaler}(Peripheral\+Base,  divider)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aa45879b520c21fe9ca735b3a0e54d6a4}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Electrode\+Prescaler}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a1affc510baaa2289b6441ca2376e88ed}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Clock}(Peripheral\+Base,  clock)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ae465883af3ef2de6ba48b96f52c1de21}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Clock}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a634efe3660aa73ea099f7e99303300ec}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}(Peripheral\+Base,  interval)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_afc77d73b60056cd0153dd192317a4b36}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a218597eeaf2a9f78ebf5f4e6dca12d33}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}(Peripheral\+Base,  pin)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_abf29d16ab2b5162ae2935ea4d30922ae}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a680a4a25354daef33b7f9460f23047eb}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Divider}(Peripheral\+Base,  div)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_af8d8f9b7d84f2464d96eee841b5b4a84}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Divider}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a0ffa04d3a35d310adaf51d3e02509a65}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Source}(Peripheral\+Base,  source)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2970b3ab40f5274fb903d51310879c4f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a78b1d83b46418b6cba443b31742cc73a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Prescaler}(Peripheral\+Base,  prescaler)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8e7a204c5b55ae3b9745c7580d966297}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Prescaler}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_afa59ea7417ce68284c26bcc01b1f426a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Module}(Peripheral\+Base,  scan)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a06d12e644de17d025c679785758cbe7c}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Module}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a6677a5d6cd23532786b2cc695309aa05}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ext\+Osc\+Charge\+Current}(Peripheral\+Base,  current)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_af6e6b32f6ac8bf619bfb51241fe1635b}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ext\+Osc\+Charge\+Current}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a674b340c7faf76cc47355784b2c3e307}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Delta\+Voltage}(Peripheral\+Base,  delta)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ac45744e6c515ee35000766dbdb6c8489}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Delta\+Voltage}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2b5220d10f7c2ea214eab2271cfd9f2d}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ref\+Osc\+Charge\+Current}(Peripheral\+Base,  current)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a660970aca58c043a6a5d28219759bdcc}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ref\+Osc\+Charge\+Current}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a439ff410bc28912d1a28df5e431bc7bf}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Internal\+Capacitance}(Peripheral\+Base,  farads)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ae7e855b5f2980d76736fc7944d46f7a4}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Internal\+Capacitance}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ad92895dfe07a78f5f966c9942b84904f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Pins}(Peripheral\+Base,  pins\+\_\+mask)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ad2f4ef53d32ce1d32a398393542a4498}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Pins}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a98cd0120b9c050fda5e5320e9fb621f7}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+\_\+\+Status\+Flags}(Peripheral\+Base,  clear\+\_\+mask)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ac0c8b798cb2ad3403b545e9c68414965}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Status\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_afce0cc64a35d594290e889536b17d875}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter1\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a4e28bf9bdf2573ee5da73af25429d4b7}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter3\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8b89b775af10052619d6e7dadfaf41ca}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter5\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a76dc654085aab31c7864b8554dd0ad40}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter7\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ac18a8c4e8fe5d15feb00e194cb44bcae}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter9\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a653f2fcfd6ab8e0328c3dcef13500e7f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter11\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a293043d24ae0f86d8a005c407f00b2e2}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter13\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8c4768a420b2214af08e8bead3fcf755}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter15\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a4613511e624484c3ebdd246b19ecf944}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Threshold}(Peripheral\+Base,  threshold,  index)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a4711b47190a47436aac91969241a8254}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Threshold}(Peripheral\+Base,  index)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ace0ce8796fc869ba0668e4a0e26bcc54}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Enable}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a49eee068892ae898aa959faecb560718}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Disable}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Inputs are not checked (invalid value will cause undefined behavior). \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a432ebffc31736fe74da75bc769debf27}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the status flags. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8d11d0221e4deb16ce715f33e70fc6ca}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears the flags of the status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a1c75f4540a2675fb553d5bc9ea4e6c09}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Touch\+Sensiting\+Interrupt\+Type}(Peripheral\+Base,  Type)
\begin{DoxyCompactList}\small\item\em Sets the touch sensiting interrupt type. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a7acb5e2b938d1f9489a4f7d44ecebd1e}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Analog\+Mode\+Setup}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets the analog mode setup. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ab57f0fc85a562ccb187cbae38c17554f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Reference\+Oscillator\+Charge\+Current}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the reference oscillator charge and discharge current value. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aaaacc64e5a2e186317e4a2451343577c}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delta\+Voltage}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the delta voltage value applied to electrode oscilator. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a47b5196566516d03c2c0169c4a1a4381}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Charge\+Current}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the external (electrode) oscillator charge and discharge current value. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a04c47d6f1d4a95368ed1be56cfe7f69c}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Prescaler}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the external (electrode) oscillator prescaler value. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a9d2165e1e493a57a5816df53f17264d6}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Number\+Of\+Scan\+Times\+Per\+Electrode}(Peripheral\+Base,  Type)
\begin{DoxyCompactList}\small\item\em Sets the the scan number for each electrode. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2ba7a29eb013e1b9b8050dfa286818c4}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables the T\+SI interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a672970d751d10f0c4c4e9f5f39db297e}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables the T\+SI interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_ad8a24ed04c9de1a6d4e1e07e869ce790}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+Function\+In\+Low\+Power\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables T\+SI module function in low power mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a5976d0f7e056d10278cdba087228a1e9}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Scan\+Trigger\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets the scan trigger mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a1370245b654d71a98fc96c04b9e4d21f}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Scan\+Progress\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the scan in progress status. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a9777a2a86e68c341397ea4279c19a352}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Source\+Pair\+Swap}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables current source pair swap. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a9293aaafa7efc7bf2637356d0767f308}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+General\+Control\+And\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads general control and status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a12a05fbec3f8245e6baaeeea2d824201}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+General\+Control\+And\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into general control and status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a98e8a152d048fd2bc53ff7fa4d8d7253}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Initial\+Channel}(Peripheral\+Base,  Channel\+Num)
\begin{DoxyCompactList}\small\item\em Selects current channel to be measured. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a8070ba909ed54b4b725ba052b82a03b4}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the D\+MA transfer. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a2323b52773b9baa57ed1ef30c4c6bfda}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Start\+Electrode\+Channel\+Scan}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Starts the electrode channel scan. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_abc4cf0474fcc26531f231ab16f577e6a}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Counter\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the T\+SI conversion counter. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aa44a4f01ace65629820379d1d9d29c2e}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a3be3811c7a175545e8a38574eb8bea70}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a753ba8b7328d07646b0c2b9f93a53358}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+High\+Tresholed\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the wakeup channel High-\/threshold value. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_a0ea4f8e4e15506c4e21580d229920364}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Low\+Tresholed\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the wakeup channel Low-\/threshold value. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_aa66fcc13433cff74a418fd17a16ec523}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Threshold\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads threshold register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_s_i___p_d_d_8h_abea40368c59fd83e66e84eed9dc69725}{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Threshold\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into threshold register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2c11d3ab78e60bc34c30ff46cecf8117}\label{_t_s_i___p_d_d_8h_a2c11d3ab78e60bc34c30ff46cecf8117}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}{TSI\_PDD\_AUTOMATIC\_NOISE\_DETECTION}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON~0x\+C000000U}

Analog to work in automatic noise detection mode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a98cd0120b9c050fda5e5320e9fb621f7}\label{_t_s_i___p_d_d_8h_a98cd0120b9c050fda5e5320e9fb621f7}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+\_\+\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+\_\+\+Status\+Flags}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+\_\+\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+\_\+\+Status\+Flags}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+\_\+\+Status\+Flags}{TSI\_PDD\_Clear\_StatusFlags}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+\_\+\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{clear\+\_\+mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    setReg32Bits(TSI\_STATUS\_REG(PeripheralBase), clear\_mask) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em clear\+\_\+mask} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a98cd0120b9c050fda5e5320e9fb621f7}{TSI\_PDD\_Clear\_StatusFlags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a4f4f402292bf655b7fb1bee6c0236928}\label{_t_s_i___p_d_d_8h_a4f4f402292bf655b7fb1bee6c0236928}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}{TSI\_PDD\_ClearInterruptFlags}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    setReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), mask) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em mask} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a4f4f402292bf655b7fb1bee6c0236928}{TSI\_PDD\_ClearInterruptFlags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8d11d0221e4deb16ce715f33e70fc6ca}\label{_t_s_i___p_d_d_8h_a8d11d0221e4deb16ce715f33e70fc6ca}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status\+Flags}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status\+Flags}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status\+Flags}{TSI\_PDD\_ClearStatusFlags}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears the flags of the status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt requests. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a8d11d0221e4deb16ce715f33e70fc6ca}{TSI\_PDD\_ClearStatusFlags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a49eee068892ae898aa959faecb560718}\label{_t_s_i___p_d_d_8h_a49eee068892ae898aa959faecb560718}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Disable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Disable}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Disable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Disable}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Disable}{TSI\_PDD\_ClockGatingDisable}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Disable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrReg32Bits(\hyperlink{group___s_i_m___register___accessor___macros_gacbcf62e33427e5aabbfe947adf619d25}{SIM\_SCGC5\_REG}(PeripheralBase), \hyperlink{group___s_i_m___register___masks_ga12aa3509d85f1dddc69c48821f4f3225}{SIM\_SCGC5\_TSI\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a49eee068892ae898aa959faecb560718}{TSI\_PDD\_ClockGatingDisable}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ace0ce8796fc869ba0668e4a0e26bcc54}\label{_t_s_i___p_d_d_8h_ace0ce8796fc869ba0668e4a0e26bcc54}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Enable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Enable}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Enable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Enable}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Enable}{TSI\_PDD\_ClockGatingEnable}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Clock\+Gating\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    setReg32Bits(\hyperlink{group___s_i_m___register___accessor___macros_gacbcf62e33427e5aabbfe947adf619d25}{SIM\_SCGC5\_REG}(PeripheralBase), \hyperlink{group___s_i_m___register___masks_ga12aa3509d85f1dddc69c48821f4f3225}{SIM\_SCGC5\_TSI\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ace0ce8796fc869ba0668e4a0e26bcc54}{TSI\_PDD\_ClockGatingEnable}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a5fad3d2e6fb49fb915e6245eb4473c18}\label{_t_s_i___p_d_d_8h_a5fad3d2e6fb49fb915e6245eb4473c18}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+1030mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+1030mV}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+1030mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+1030mV}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+1030mV}{TSI\_PDD\_DELTA\_VOLTAGE\_1030mV}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+1030mV~0U}

Delta volatage is 1030mV \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a92830a9947bfa95c7c1b459b96b811a5}\label{_t_s_i___p_d_d_8h_a92830a9947bfa95c7c1b459b96b811a5}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+290mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+290mV}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+290mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+290mV}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+290mV}{TSI\_PDD\_DELTA\_VOLTAGE\_290mV}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+290mV~0x180000U}

Delta volatage is 290mV \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aec0b550d7d61b5b935fd4abb9e0f3d9a}\label{_t_s_i___p_d_d_8h_aec0b550d7d61b5b935fd4abb9e0f3d9a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+430mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+430mV}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+430mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+430mV}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+430mV}{TSI\_PDD\_DELTA\_VOLTAGE\_430mV}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+430mV~0x100000U}

Delta volatage is 430mV \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aeea2d12c47b6b710e7a9ae1d5b5be4b2}\label{_t_s_i___p_d_d_8h_aeea2d12c47b6b710e7a9ae1d5b5be4b2}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+730mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+730mV}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+730mV@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+730mV}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+730mV}{TSI\_PDD\_DELTA\_VOLTAGE\_730mV}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+D\+E\+L\+T\+A\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+730mV~0x80000U}

Delta volatage is 730mV \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a64f8cadf428081df3871d1bbfebe8318}\label{_t_s_i___p_d_d_8h_a64f8cadf428081df3871d1bbfebe8318}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Device@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Device}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Device@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Device}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Device}{TSI\_PDD\_DisableDevice}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Device(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), 
      \hyperlink{group___t_s_i___register___masks_gafa7ce02781bc0e3d369d9a00a77b480f}{TSI\_GENCS\_TSIEN\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a64f8cadf428081df3871d1bbfebe8318}{TSI\_PDD\_DisableDevice}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a672970d751d10f0c4c4e9f5f39db297e}\label{_t_s_i___p_d_d_8h_a672970d751d10f0c4c4e9f5f39db297e}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}{TSI\_PDD\_DisableInterrupt}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gab0858eebe3e9aafb69f43b4547681aa4}{TSI\_GENCS\_TSIIEN\_MASK})) & (( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Disables the T\+SI interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a672970d751d10f0c4c4e9f5f39db297e}{TSI\_PDD\_DisableInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a9777a2a86e68c341397ea4279c19a352}\label{_t_s_i___p_d_d_8h_a9777a2a86e68c341397ea4279c19a352}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Source\+Pair\+Swap@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Source\+Pair\+Swap}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Source\+Pair\+Swap@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Source\+Pair\+Swap}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Source\+Pair\+Swap}{TSI\_PDD\_EnableCurrentSourcePairSwap}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Source\+Pair\+Swap(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gafd7d98d809a1d17c59cc86addc5fe801}{TSI\_GENCS\_CURSW\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___t_s_i___register___masks_gadcd854b12f8b747a492eac3e88522b1e}{TSI\_GENCS\_CURSW\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables current source pair swap. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of current source pair swap. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a9777a2a86e68c341397ea4279c19a352}{TSI\_PDD\_EnableCurrentSourcePairSwap}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2d0b70ac9ffd682dda5057b39032bfe9}\label{_t_s_i___p_d_d_8h_a2d0b70ac9ffd682dda5057b39032bfe9}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device}{TSI\_PDD\_EnableDevice}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Device(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      setReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), 
      \hyperlink{group___t_s_i___register___masks_gafa7ce02781bc0e3d369d9a00a77b480f}{TSI\_GENCS\_TSIEN\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a2d0b70ac9ffd682dda5057b39032bfe9}{TSI\_PDD\_EnableDevice}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8070ba909ed54b4b725ba052b82a03b4}\label{_t_s_i___p_d_d_8h_a8070ba909ed54b4b725ba052b82a03b4}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request}{TSI\_PDD\_EnableDmaRequest}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Dma\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_DATA\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_s_i___register___accessor___macros_gaff76941d6e8fe865f4526e5a183e0d53}{TSI\_DATA\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___t_s_i___register___masks_gab6346bdfb0f86f39a0e22bf63724e2b6}{TSI\_DATA\_DMAEN\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___t_s_i___register___masks_gab90f8f124f3b09590815173156ddc149}{TSI\_DATA\_DMAEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the D\+MA transfer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of D\+MA function. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+D\+A\+TA. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a8070ba909ed54b4b725ba052b82a03b4}{TSI\_PDD\_EnableDmaRequest}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2ba7a29eb013e1b9b8050dfa286818c4}\label{_t_s_i___p_d_d_8h_a2ba7a29eb013e1b9b8050dfa286818c4}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}{TSI\_PDD\_EnableInterrupt}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase) | 
      \hyperlink{group___t_s_i___register___masks_gab0858eebe3e9aafb69f43b4547681aa4}{TSI\_GENCS\_TSIIEN\_MASK})) & (( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Enables the T\+SI interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a2ba7a29eb013e1b9b8050dfa286818c4}{TSI\_PDD\_EnableInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ad8a24ed04c9de1a6d4e1e07e869ce790}\label{_t_s_i___p_d_d_8h_ad8a24ed04c9de1a6d4e1e07e869ce790}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+Function\+In\+Low\+Power\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+Function\+In\+Low\+Power\+Mode}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+Function\+In\+Low\+Power\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+Function\+In\+Low\+Power\+Mode}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+Function\+In\+Low\+Power\+Mode}{TSI\_PDD\_EnableModuleFunctionInLowPowerMode}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Enable\+Module\+Function\+In\+Low\+Power\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga83a2e8e8965873c67507422e6e9a9b8e}{TSI\_GENCS\_STPE\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___t_s_i___register___masks_gab11b995ab664e22700a2f67aa2b1a070}{TSI\_GENCS\_STPE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables T\+SI module function in low power mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of T\+SI module in low power mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ad8a24ed04c9de1a6d4e1e07e869ce790}{TSI\_PDD\_EnableModuleFunctionInLowPowerMode}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a9c3a7872b7a00452b92331f940b2be79}\label{_t_s_i___p_d_d_8h_a9c3a7872b7a00452b92331f940b2be79}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+F\+L\+AG@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+F\+L\+AG}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+F\+L\+AG@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+F\+L\+AG}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+F\+L\+AG}{TSI\_PDD\_END\_OF\_SCAN\_FLAG}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+N\+D\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+F\+L\+AG~\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{T\+S\+I\+\_\+\+G\+E\+N\+C\+S\+\_\+\+E\+O\+S\+F\+\_\+\+M\+A\+SK}}

End of scan flag \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a54f14c25ecf78c9eddd3c3fa3f5cd890}\label{_t_s_i___p_d_d_8h_a54f14c25ecf78c9eddd3c3fa3f5cd890}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_16uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA~0x50000U}

External oscillator charge current is 16uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a0aa2eec951b884b8137a7b8dd448081c}\label{_t_s_i___p_d_d_8h_a0aa2eec951b884b8137a7b8dd448081c}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_1uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA~0x10000U}

External oscillator charge current is 1uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_af9a30c8fc3f4a586c3fb5cf60f660ca2}\label{_t_s_i___p_d_d_8h_af9a30c8fc3f4a586c3fb5cf60f660ca2}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_2uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA~0x20000U}

External oscillator charge current is 2uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_adf78eebc7c1df9cc51783781ff50821f}\label{_t_s_i___p_d_d_8h_adf78eebc7c1df9cc51783781ff50821f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_32uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA~0x60000U}

External oscillator charge current is 32uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aca6ffcb614c343effd116020d7d7f16e}\label{_t_s_i___p_d_d_8h_aca6ffcb614c343effd116020d7d7f16e}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_4uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA~0x30000U}

External oscillator charge current is 4uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a4a4b49f944e49588e981b562e0962480}\label{_t_s_i___p_d_d_8h_a4a4b49f944e49588e981b562e0962480}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_500nA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA~0U}

External oscillator charge current is 500nA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a36b65990296ce392a2b5b7711fa6593e}\label{_t_s_i___p_d_d_8h_a36b65990296ce392a2b5b7711fa6593e}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_64uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA~0x70000U}

External oscillator charge current is 64uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a94bdeead114e33f2fa1be847d2738cf4}\label{_t_s_i___p_d_d_8h_a94bdeead114e33f2fa1be847d2738cf4}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_8uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA~0x40000U}

External oscillator charge current is 8uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aac321c2cb81aa3f60bcd3ff570c31db4}\label{_t_s_i___p_d_d_8h_aac321c2cb81aa3f60bcd3ff570c31db4}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+1@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+1}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+1@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+1}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+1}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_1}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+1~0U}

External oscillator divided by 1 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ad51c4fb57ac9ef73f3d3e8b215cf3c77}\label{_t_s_i___p_d_d_8h_ad51c4fb57ac9ef73f3d3e8b215cf3c77}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+128@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+128}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+128@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+128}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+128}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_128}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+128~0x\+E000U}

External oscillator divided by 128 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a6857c927fe954613ef73848c29f7ee2f}\label{_t_s_i___p_d_d_8h_a6857c927fe954613ef73848c29f7ee2f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+16@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+16}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+16@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+16}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+16}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_16}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+16~0x8000U}

External oscillator divided by 16 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a71a7b3e79543bf37bcb9f7dcae3e690e}\label{_t_s_i___p_d_d_8h_a71a7b3e79543bf37bcb9f7dcae3e690e}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+2@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+2}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+2@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+2}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+2}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_2}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+2~0x2000U}

External oscillator divided by 2 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_afe0414d9d137af7c71bbed91a2925ee3}\label{_t_s_i___p_d_d_8h_afe0414d9d137af7c71bbed91a2925ee3}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+32@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+32}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+32@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+32}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+32}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_32}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+32~0x\+A000U}

External oscillator divided by 32 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8f7222effb92ce8a4b242bf76ea2342b}\label{_t_s_i___p_d_d_8h_a8f7222effb92ce8a4b242bf76ea2342b}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+4@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+4}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+4@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+4}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+4}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_4}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+4~0x4000U}

External oscillator divided by 4 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a966251c876b056e6b547de30ebe44096}\label{_t_s_i___p_d_d_8h_a966251c876b056e6b547de30ebe44096}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+64@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+64}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+64@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+64}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+64}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_64}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+64~0x\+C000U}

External oscillator divided by 64 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aa5c4920e297fbe579ae449a960b73dbf}\label{_t_s_i___p_d_d_8h_aa5c4920e297fbe579ae449a960b73dbf}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+8@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+8}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+8@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+8}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+8}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_8}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+O\+S\+C\+\_\+\+D\+I\+V\+I\+D\+E\+D\+\_\+\+B\+Y\+\_\+8~0x6000U}

External oscillator divided by 8 \mbox{\Hypertarget{_t_s_i___p_d_d_8h_af8d8f9b7d84f2464d96eee841b5b4a84}\label{_t_s_i___p_d_d_8h_af8d8f9b7d84f2464d96eee841b5b4a84}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Divider@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Divider}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Divider@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Divider}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Divider}{TSI\_PDD\_Get\_ClockDivider}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_AMCLKDIV\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_af8d8f9b7d84f2464d96eee841b5b4a84}{TSI\_PDD\_Get\_ClockDivider}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2970b3ab40f5274fb903d51310879c4f}\label{_t_s_i___p_d_d_8h_a2970b3ab40f5274fb903d51310879c4f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Source@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Source}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Source@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Source}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Source}{TSI\_PDD\_Get\_ClockSource}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_AMCLKS\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a2970b3ab40f5274fb903d51310879c4f}{TSI\_PDD\_Get\_ClockSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a653f2fcfd6ab8e0328c3dcef13500e7f}\label{_t_s_i___p_d_d_8h_a653f2fcfd6ab8e0328c3dcef13500e7f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter11\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter11\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter11\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter11\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter11\+Value}{TSI\_PDD\_Get\_Counter11Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter11\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR11\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a653f2fcfd6ab8e0328c3dcef13500e7f}{TSI\_PDD\_Get\_Counter11Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a293043d24ae0f86d8a005c407f00b2e2}\label{_t_s_i___p_d_d_8h_a293043d24ae0f86d8a005c407f00b2e2}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter13\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter13\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter13\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter13\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter13\+Value}{TSI\_PDD\_Get\_Counter13Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter13\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR13\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a293043d24ae0f86d8a005c407f00b2e2}{TSI\_PDD\_Get\_Counter13Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8c4768a420b2214af08e8bead3fcf755}\label{_t_s_i___p_d_d_8h_a8c4768a420b2214af08e8bead3fcf755}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter15\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter15\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter15\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter15\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter15\+Value}{TSI\_PDD\_Get\_Counter15Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter15\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR15\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a8c4768a420b2214af08e8bead3fcf755}{TSI\_PDD\_Get\_Counter15Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_afce0cc64a35d594290e889536b17d875}\label{_t_s_i___p_d_d_8h_afce0cc64a35d594290e889536b17d875}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter1\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter1\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter1\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter1\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter1\+Value}{TSI\_PDD\_Get\_Counter1Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter1\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR1\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_afce0cc64a35d594290e889536b17d875}{TSI\_PDD\_Get\_Counter1Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a4e28bf9bdf2573ee5da73af25429d4b7}\label{_t_s_i___p_d_d_8h_a4e28bf9bdf2573ee5da73af25429d4b7}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter3\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter3\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter3\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter3\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter3\+Value}{TSI\_PDD\_Get\_Counter3Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter3\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR3\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a4e28bf9bdf2573ee5da73af25429d4b7}{TSI\_PDD\_Get\_Counter3Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8b89b775af10052619d6e7dadfaf41ca}\label{_t_s_i___p_d_d_8h_a8b89b775af10052619d6e7dadfaf41ca}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter5\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter5\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter5\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter5\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter5\+Value}{TSI\_PDD\_Get\_Counter5Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter5\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR5\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a8b89b775af10052619d6e7dadfaf41ca}{TSI\_PDD\_Get\_Counter5Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a76dc654085aab31c7864b8554dd0ad40}\label{_t_s_i___p_d_d_8h_a76dc654085aab31c7864b8554dd0ad40}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter7\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter7\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter7\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter7\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter7\+Value}{TSI\_PDD\_Get\_Counter7Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter7\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR7\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a76dc654085aab31c7864b8554dd0ad40}{TSI\_PDD\_Get\_Counter7Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ac18a8c4e8fe5d15feb00e194cb44bcae}\label{_t_s_i___p_d_d_8h_ac18a8c4e8fe5d15feb00e194cb44bcae}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter9\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter9\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter9\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter9\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter9\+Value}{TSI\_PDD\_Get\_Counter9Value}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Counter9\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_CNTR9\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ac18a8c4e8fe5d15feb00e194cb44bcae}{TSI\_PDD\_Get\_Counter9Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ac45744e6c515ee35000766dbdb6c8489}\label{_t_s_i___p_d_d_8h_ac45744e6c515ee35000766dbdb6c8489}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Delta\+Voltage@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Delta\+Voltage}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Delta\+Voltage@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Delta\+Voltage}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Delta\+Voltage}{TSI\_PDD\_Get\_DeltaVoltage}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Delta\+Voltage(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_DELVOL\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ac45744e6c515ee35000766dbdb6c8489}{TSI\_PDD\_Get\_DeltaVoltage}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_aa45879b520c21fe9ca735b3a0e54d6a4}\label{_t_s_i___p_d_d_8h_aa45879b520c21fe9ca735b3a0e54d6a4}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Electrode\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Electrode\+Prescaler}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Electrode\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Electrode\+Prescaler}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Electrode\+Prescaler}{TSI\_PDD\_Get\_ElectrodePrescaler}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Electrode\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & \hyperlink{group___t_s_i___register___masks_ga3c608c250c31872d206e9c18eea97799}{TSI\_GENCS\_PS\_MASK} \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_aa45879b520c21fe9ca735b3a0e54d6a4}{TSI\_PDD\_Get\_ElectrodePrescaler}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_af6e6b32f6ac8bf619bfb51241fe1635b}\label{_t_s_i___p_d_d_8h_af6e6b32f6ac8bf619bfb51241fe1635b}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ext\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ext\+Osc\+Charge\+Current}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ext\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ext\+Osc\+Charge\+Current}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ext\+Osc\+Charge\+Current}{TSI\_PDD\_Get\_ExtOscChargeCurrent}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ext\+Osc\+Charge\+Current(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_EXTCHRG\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_af6e6b32f6ac8bf619bfb51241fe1635b}{TSI\_PDD\_Get\_ExtOscChargeCurrent}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ae7e855b5f2980d76736fc7944d46f7a4}\label{_t_s_i___p_d_d_8h_ae7e855b5f2980d76736fc7944d46f7a4}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Internal\+Capacitance@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Internal\+Capacitance}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Internal\+Capacitance@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Internal\+Capacitance}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Internal\+Capacitance}{TSI\_PDD\_Get\_InternalCapacitance}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Internal\+Capacitance(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_CAPTRM\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ae7e855b5f2980d76736fc7944d46f7a4}{TSI\_PDD\_Get\_InternalCapacitance}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ae465883af3ef2de6ba48b96f52c1de21}\label{_t_s_i___p_d_d_8h_ae465883af3ef2de6ba48b96f52c1de21}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Clock@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Clock}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Clock@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Clock}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Clock}{TSI\_PDD\_Get\_LPM\_Clock}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Clock(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & TSI\_GENCS\_LPCLKS\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ae465883af3ef2de6ba48b96f52c1de21}{TSI\_PDD\_Get\_LPM\_Clock}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_afc77d73b60056cd0153dd192317a4b36}\label{_t_s_i___p_d_d_8h_afc77d73b60056cd0153dd192317a4b36}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}{TSI\_PDD\_Get\_LPM\_ScanInterval}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & TSI\_GENCS\_LPSCNITV\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_afc77d73b60056cd0153dd192317a4b36}{TSI\_PDD\_Get\_LPM\_ScanInterval}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_abf29d16ab2b5162ae2935ea4d30922ae}\label{_t_s_i___p_d_d_8h_abf29d16ab2b5162ae2935ea4d30922ae}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}{TSI\_PDD\_Get\_LPM\_ScanPinSelection}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_PEN\_REG(PeripheralBase)) & TSI\_PEN\_LPSP\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_abf29d16ab2b5162ae2935ea4d30922ae}{TSI\_PDD\_Get\_LPM\_ScanPinSelection}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_af04b590d15ba6a8389fd47b8fa80ea16}\label{_t_s_i___p_d_d_8h_af04b590d15ba6a8389fd47b8fa80ea16}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Num\+Scans\+Per\+Electrode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Num\+Scans\+Per\+Electrode}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Num\+Scans\+Per\+Electrode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Num\+Scans\+Per\+Electrode}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Num\+Scans\+Per\+Electrode}{TSI\_PDD\_Get\_NumScansPerElectrode}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Num\+Scans\+Per\+Electrode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & \hyperlink{group___t_s_i___register___masks_ga3a420e0ae200374eca1a185b535cc0ba}{TSI\_GENCS\_NSCN\_MASK} \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_af04b590d15ba6a8389fd47b8fa80ea16}{TSI\_PDD\_Get\_NumScansPerElectrode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ad2f4ef53d32ce1d32a398393542a4498}\label{_t_s_i___p_d_d_8h_ad2f4ef53d32ce1d32a398393542a4498}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Pins@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Pins}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Pins@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Pins}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Pins}{TSI\_PDD\_Get\_Pins}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Pins(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_PEN\_REG(PeripheralBase)) & TSI\_PEN\_PENX \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ad2f4ef53d32ce1d32a398393542a4498}{TSI\_PDD\_Get\_Pins}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8e7a204c5b55ae3b9745c7580d966297}\label{_t_s_i___p_d_d_8h_a8e7a204c5b55ae3b9745c7580d966297}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Prescaler}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Prescaler}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Prescaler}{TSI\_PDD\_Get\_Prescaler}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_AMPSC\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a8e7a204c5b55ae3b9745c7580d966297}{TSI\_PDD\_Get\_Prescaler}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a660970aca58c043a6a5d28219759bdcc}\label{_t_s_i___p_d_d_8h_a660970aca58c043a6a5d28219759bdcc}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ref\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ref\+Osc\+Charge\+Current}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ref\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ref\+Osc\+Charge\+Current}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ref\+Osc\+Charge\+Current}{TSI\_PDD\_Get\_RefOscChargeCurrent}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Ref\+Osc\+Charge\+Current(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_REFCHRG\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a660970aca58c043a6a5d28219759bdcc}{TSI\_PDD\_Get\_RefOscChargeCurrent}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8b8025feb26f36b6679aedca591a3270}\label{_t_s_i___p_d_d_8h_a8b8025feb26f36b6679aedca591a3270}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Mode}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Mode}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Mode}{TSI\_PDD\_Get\_ScanMode}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & \hyperlink{group___t_s_i___register___masks_ga490fa9afb2591596712216cc7031cd47}{TSI\_GENCS\_STM\_MASK} \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a8b8025feb26f36b6679aedca591a3270}{TSI\_PDD\_Get\_ScanMode}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a06d12e644de17d025c679785758cbe7c}\label{_t_s_i___p_d_d_8h_a06d12e644de17d025c679785758cbe7c}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Module@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Module}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Module@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Module}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Module}{TSI\_PDD\_Get\_ScanModule}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Scan\+Module(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_SCANC\_REG(PeripheralBase)) & TSI\_SCANC\_SMOD\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a06d12e644de17d025c679785758cbe7c}{TSI\_PDD\_Get\_ScanModule}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ac0c8b798cb2ad3403b545e9c68414965}\label{_t_s_i___p_d_d_8h_ac0c8b798cb2ad3403b545e9c68414965}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Status\+Flags}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Status\+Flags}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Status\+Flags}{TSI\_PDD\_Get\_StatusFlags}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_STATUS\_REG(PeripheralBase)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ac0c8b798cb2ad3403b545e9c68414965}{TSI\_PDD\_Get\_StatusFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a4711b47190a47436aac91969241a8254}\label{_t_s_i___p_d_d_8h_a4711b47190a47436aac91969241a8254}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Threshold@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Threshold}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Threshold@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Threshold}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Threshold}{TSI\_PDD\_Get\_Threshold}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+\_\+\+Threshold(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(TSI\_THRESHLD\_REG(PeripheralBase, index)) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em index} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a4711b47190a47436aac91969241a8254}{TSI\_PDD\_Get\_Threshold}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_abc4cf0474fcc26531f231ab16f577e6a}\label{_t_s_i___p_d_d_8h_abc4cf0474fcc26531f231ab16f577e6a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Counter\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Counter\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Counter\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Counter\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Counter\+Value}{TSI\_PDD\_GetConversionCounterValue}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Conversion\+Counter\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(\hyperlink{group___t_s_i___register___accessor___macros_gaff76941d6e8fe865f4526e5a183e0d53}{TSI\_DATA\_REG}(PeripheralBase) & \hyperlink{group___t_s_i___register___masks_ga6b838baebe1044a43b0f64070cf708a8}{TSI\_DATA\_TSICNT\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the T\+SI conversion counter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+D\+A\+TA. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_t_s_i___p_d_d_8h_abc4cf0474fcc26531f231ab16f577e6a}{TSI\_PDD\_GetConversionCounterValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a9572bc0edd6ee4fd83e3266b9c8ea51a}\label{_t_s_i___p_d_d_8h_a9572bc0edd6ee4fd83e3266b9c8ea51a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}{TSI\_PDD\_GetInterruptFlags}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & TSI\_AVAILABLE\_FLAGS\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a9572bc0edd6ee4fd83e3266b9c8ea51a}{TSI\_PDD\_GetInterruptFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a1798a6365f1b3f8720e8d787c8c7ee13}\label{_t_s_i___p_d_d_8h_a1798a6365f1b3f8720e8d787c8c7ee13}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Mask@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Mask}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Mask@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Mask}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Mask}{TSI\_PDD\_GetMask}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & TSI\_AVAILABLE\_INTERRUPT\_MASK \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a1798a6365f1b3f8720e8d787c8c7ee13}{TSI\_PDD\_GetMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a1370245b654d71a98fc96c04b9e4d21f}\label{_t_s_i___p_d_d_8h_a1370245b654d71a98fc96c04b9e4d21f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Scan\+Progress\+Status@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Scan\+Progress\+Status}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Scan\+Progress\+Status@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Scan\+Progress\+Status}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Scan\+Progress\+Status}{TSI\_PDD\_GetScanProgressStatus}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Get\+Scan\+Progress\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase) & \hyperlink{group___t_s_i___register___masks_gaf7212a89bc45902f2ed4cee12a1ceb92}{TSI\_GENCS\_SCNIP\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the scan in progress status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Scan in progress status constants.\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_s_i___p_d_d_8h_a1370245b654d71a98fc96c04b9e4d21f}{TSI\_PDD\_GetScanProgressStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a12759bfef3722d6dbb371f8979a8432a}\label{_t_s_i___p_d_d_8h_a12759bfef3722d6dbb371f8979a8432a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}{TSI\_PDD\_HARDWARE\_TRIGGER\_SCAN}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN~0x10U}

Hardware trigger scan mode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2b07692b9d663d458debca1c9404ce31}\label{_t_s_i___p_d_d_8h_a2b07692b9d663d458debca1c9404ce31}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Device\+Enabled@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Device\+Enabled}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Device\+Enabled@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Device\+Enabled}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Device\+Enabled}{TSI\_PDD\_IsDeviceEnabled}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Device\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    testReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), 
      \hyperlink{group___t_s_i___register___masks_gafa7ce02781bc0e3d369d9a00a77b480f}{TSI\_GENCS\_TSIEN\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a2b07692b9d663d458debca1c9404ce31}{TSI\_PDD\_IsDeviceEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a998ce274f112c506754fc07af2833e26}\label{_t_s_i___p_d_d_8h_a998ce274f112c506754fc07af2833e26}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Scan\+In\+Progress@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Scan\+In\+Progress}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Scan\+In\+Progress@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Scan\+In\+Progress}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Scan\+In\+Progress}{TSI\_PDD\_IsScanInProgress}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Is\+Scan\+In\+Progress(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    getReg32(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) &  \hyperlink{group___t_s_i___register___masks_gaf7212a89bc45902f2ed4cee12a1ceb92}{TSI\_GENCS\_SCNIP\_MASK} \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a998ce274f112c506754fc07af2833e26}{TSI\_PDD\_IsScanInProgress}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ad1a3e36bc74c6e53b73121d9131e88f4}\label{_t_s_i___p_d_d_8h_ad1a3e36bc74c6e53b73121d9131e88f4}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}{TSI\_PDD\_NO\_SCAN\_IN\_PROGRESS}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS~0U}

No scan in progress \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ae867ff3ebbf28fe959fbd57e29562aba}\label{_t_s_i___p_d_d_8h_ae867ff3ebbf28fe959fbd57e29562aba}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+N\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+N\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+N\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+N\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+N\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}{TSI\_PDD\_NON\_NOISE\_DETECTION}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+N\+O\+N\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON~0U}

Capacitive sensing(non-\/noise detection) mode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a4b7152dd908674f53eb28f388d348d01}\label{_t_s_i___p_d_d_8h_a4b7152dd908674f53eb28f388d348d01}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+F\+L\+AG@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+F\+L\+AG}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+F\+L\+AG@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+F\+L\+AG}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+F\+L\+AG}{TSI\_PDD\_OUT\_OF\_RANGE\_FLAG}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+F\+L\+AG~\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{T\+S\+I\+\_\+\+G\+E\+N\+C\+S\+\_\+\+O\+U\+T\+R\+G\+F\+\_\+\+M\+A\+SK}}

Out of range flag \mbox{\Hypertarget{_t_s_i___p_d_d_8h_adaa1585a2a060717a75137299ca2bea0}\label{_t_s_i___p_d_d_8h_adaa1585a2a060717a75137299ca2bea0}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}{TSI\_PDD\_OUT\_OF\_RANGE\_INT\_TYPE}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+G\+E\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE~0U}

Out-\/of-\/range interrupt is allowed \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a0e5d7585dc242510f098950302ae432a}\label{_t_s_i___p_d_d_8h_a0e5d7585dc242510f098950302ae432a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE}{TSI\_PDD\_OUT\_OF\_SCAN\_INT\_TYPE}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+PE~0x10000000U}

End-\/of-\/scan interrupt is allowed \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aa44a4f01ace65629820379d1d9d29c2e}\label{_t_s_i___p_d_d_8h_aa44a4f01ace65629820379d1d9d29c2e}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}{TSI\_PDD\_ReadDataReg}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_DATA\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+D\+A\+TA. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_s_i___p_d_d_8h_aa44a4f01ace65629820379d1d9d29c2e}{TSI\_PDD\_ReadDataReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a9293aaafa7efc7bf2637356d0767f308}\label{_t_s_i___p_d_d_8h_a9293aaafa7efc7bf2637356d0767f308}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+General\+Control\+And\+Status\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+General\+Control\+And\+Status\+Reg}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+General\+Control\+And\+Status\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+General\+Control\+And\+Status\+Reg}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+General\+Control\+And\+Status\+Reg}{TSI\_PDD\_ReadGeneralControlAndStatusReg}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+General\+Control\+And\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads general control and status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_t_s_i___p_d_d_8h_a9293aaafa7efc7bf2637356d0767f308}{TSI\_PDD\_ReadGeneralControlAndStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a432ebffc31736fe74da75bc769debf27}\label{_t_s_i___p_d_d_8h_a432ebffc31736fe74da75bc769debf27}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Flags}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Flags@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Flags}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Flags}{TSI\_PDD\_ReadStatusFlags}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(( \(\backslash\)
     \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & ( \(\backslash\)
     (uint32\_t)(\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK} | \hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the status flags. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_s_i___p_d_d_8h_a432ebffc31736fe74da75bc769debf27}{TSI\_PDD\_ReadStatusFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_aa66fcc13433cff74a418fd17a16ec523}\label{_t_s_i___p_d_d_8h_aa66fcc13433cff74a418fd17a16ec523}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Threshold\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Threshold\+Reg}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Threshold\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Threshold\+Reg}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Threshold\+Reg}{TSI\_PDD\_ReadThresholdReg}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Read\+Threshold\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_TSHD\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads threshold register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+T\+S\+HD. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_s_i___p_d_d_8h_aa66fcc13433cff74a418fd17a16ec523}{TSI\_PDD\_ReadThresholdReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a0b1b272f7095bf38ac0f28c44597b253}\label{_t_s_i___p_d_d_8h_a0b1b272f7095bf38ac0f28c44597b253}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_16uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+16uA~0x\+A00000U}

Reference oscillator charge current is 16uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_af4bdeb38929fbde1eddeb97b2947e037}\label{_t_s_i___p_d_d_8h_af4bdeb38929fbde1eddeb97b2947e037}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_1uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+1uA~0x200000U}

Reference oscillator charge current is 1uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a089daf528a68794b3f3e77c960d50381}\label{_t_s_i___p_d_d_8h_a089daf528a68794b3f3e77c960d50381}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_2uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+2uA~0x400000U}

Reference oscillator charge current is 2uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a1f839447fc4e6ef0082188e2b112c7eb}\label{_t_s_i___p_d_d_8h_a1f839447fc4e6ef0082188e2b112c7eb}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_32uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+32uA~0x\+C00000U}

Reference oscillator charge current is 32uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a96d5bb639681187c474dab37dc73f312}\label{_t_s_i___p_d_d_8h_a96d5bb639681187c474dab37dc73f312}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_4uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+4uA~0x600000U}

Reference oscillator charge current is 4uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a56f64b69617a80407816be29d063e680}\label{_t_s_i___p_d_d_8h_a56f64b69617a80407816be29d063e680}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_500nA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+500nA~0U}

Reference oscillator charge current is 500nA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ab6a9b3bce1dccd9ec638e36175fd2f79}\label{_t_s_i___p_d_d_8h_ab6a9b3bce1dccd9ec638e36175fd2f79}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_64uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+64uA~0x\+E00000U}

Reference oscillator charge current is 64uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a18d771918c3c87d8c9a795b31573f368}\label{_t_s_i___p_d_d_8h_a18d771918c3c87d8c9a795b31573f368}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_8uA}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+O\+S\+C\+\_\+\+C\+H\+A\+R\+G\+E\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+8uA~0x800000U}

Reference oscillator charge current is 8uA \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a6c524b8b887c1ee37b719bbe8a256f63}\label{_t_s_i___p_d_d_8h_a6c524b8b887c1ee37b719bbe8a256f63}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}{TSI\_PDD\_SCAN\_IN\_PROGRESS}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS~0x8U}

Scan in progress. \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a309e58431208b59eaaa8e6cd17fb778c}\label{_t_s_i___p_d_d_8h_a309e58431208b59eaaa8e6cd17fb778c}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+1@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+1}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+1@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+1}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+1}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_1}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+1~0U}

Once per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_acad7740a2d64ee9568d1f3fc8ecce707}\label{_t_s_i___p_d_d_8h_acad7740a2d64ee9568d1f3fc8ecce707}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+10@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+10}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+10@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+10}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+10}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_10}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+10~0x900U}

10 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ae3196ba514787d52edba87c42e0127f7}\label{_t_s_i___p_d_d_8h_ae3196ba514787d52edba87c42e0127f7}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+11@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+11}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+11@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+11}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+11}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_11}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+11~0x\+A00U}

11 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a873f8387dc1acba3a79999a921e7223a}\label{_t_s_i___p_d_d_8h_a873f8387dc1acba3a79999a921e7223a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+12@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+12}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+12@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+12}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+12}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_12}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+12~0x\+B00U}

12 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a949d07ce274861758b660b61f4385450}\label{_t_s_i___p_d_d_8h_a949d07ce274861758b660b61f4385450}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+13@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+13}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+13@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+13}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+13}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_13}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+13~0x\+C00U}

13 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ac90aa0e14350328c6afd0dd337af73a6}\label{_t_s_i___p_d_d_8h_ac90aa0e14350328c6afd0dd337af73a6}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+14@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+14}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+14@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+14}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+14}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_14}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+14~0x\+D00U}

14 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a1c8f01fc992d9dc83d68e5037fd796be}\label{_t_s_i___p_d_d_8h_a1c8f01fc992d9dc83d68e5037fd796be}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+15@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+15}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+15@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+15}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+15}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_15}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+15~0x\+E00U}

15 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aa2d80cdad3b629de8200dfba6d32c447}\label{_t_s_i___p_d_d_8h_aa2d80cdad3b629de8200dfba6d32c447}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+16@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+16}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+16@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+16}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+16}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_16}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+16~0x\+F00U}

16 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a679f1450002ae589ea17a957130355e3}\label{_t_s_i___p_d_d_8h_a679f1450002ae589ea17a957130355e3}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+17@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+17}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+17@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+17}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+17}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_17}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+17~0x1000U}

17 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aaff6ae055c2ec24314bf83a9b1836343}\label{_t_s_i___p_d_d_8h_aaff6ae055c2ec24314bf83a9b1836343}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+18@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+18}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+18@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+18}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+18}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_18}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+18~0x1100U}

18 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aacd2aeab8c77a7c7424b679400f0689d}\label{_t_s_i___p_d_d_8h_aacd2aeab8c77a7c7424b679400f0689d}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+19@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+19}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+19@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+19}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+19}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_19}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+19~0x1200U}

19 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ae9c59ae831b563e5cf41f4070926ceb0}\label{_t_s_i___p_d_d_8h_ae9c59ae831b563e5cf41f4070926ceb0}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+2@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+2}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+2@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+2}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+2}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_2}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+2~0x100U}

Twice per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a577fa70fe7c279e8c623c8d6f6c20129}\label{_t_s_i___p_d_d_8h_a577fa70fe7c279e8c623c8d6f6c20129}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+20@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+20}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+20@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+20}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+20}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_20}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+20~0x1300U}

20 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_abdc5d66785c6988fbe9d0988a5617a85}\label{_t_s_i___p_d_d_8h_abdc5d66785c6988fbe9d0988a5617a85}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+21@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+21}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+21@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+21}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+21}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_21}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+21~0x1400U}

21 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a04acb98372c8c8cf6aac9b8aefc530bb}\label{_t_s_i___p_d_d_8h_a04acb98372c8c8cf6aac9b8aefc530bb}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+22@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+22}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+22@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+22}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+22}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_22}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+22~0x1500U}

22 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_aea6e212a020163ce21a6a071e3c10873}\label{_t_s_i___p_d_d_8h_aea6e212a020163ce21a6a071e3c10873}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+23@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+23}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+23@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+23}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+23}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_23}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+23~0x1600U}

23 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2365626c27dd0c286b5b2238db8b954e}\label{_t_s_i___p_d_d_8h_a2365626c27dd0c286b5b2238db8b954e}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+24@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+24}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+24@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+24}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+24}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_24}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+24~0x1700U}

24 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a70c58c18fdeb8315784d445a9baea739}\label{_t_s_i___p_d_d_8h_a70c58c18fdeb8315784d445a9baea739}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+25@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+25}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+25@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+25}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+25}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_25}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+25~0x1800U}

25 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a7c89c5c0f25e61f88694e1edafe6044f}\label{_t_s_i___p_d_d_8h_a7c89c5c0f25e61f88694e1edafe6044f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+26@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+26}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+26@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+26}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+26}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_26}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+26~0x1900U}

26 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a14e5dd55cb85b0915008d9515626e763}\label{_t_s_i___p_d_d_8h_a14e5dd55cb85b0915008d9515626e763}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+27@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+27}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+27@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+27}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+27}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_27}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+27~0x1\+A00U}

27 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a5f9f0c2c9a274b7709d1e5dbdfc508ef}\label{_t_s_i___p_d_d_8h_a5f9f0c2c9a274b7709d1e5dbdfc508ef}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+28@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+28}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+28@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+28}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+28}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_28}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+28~0x1\+B00U}

28 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a33f3f4979838dc624a2f6dab00c175cf}\label{_t_s_i___p_d_d_8h_a33f3f4979838dc624a2f6dab00c175cf}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+29@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+29}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+29@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+29}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+29}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_29}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+29~0x1\+C00U}

29 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ab09e1613fdde88db68a3d7446bdc4098}\label{_t_s_i___p_d_d_8h_ab09e1613fdde88db68a3d7446bdc4098}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+3@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+3}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+3@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+3}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+3}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_3}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+3~0x200U}

3 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ab31b577fa6aef6715346039a4ebe7351}\label{_t_s_i___p_d_d_8h_ab31b577fa6aef6715346039a4ebe7351}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+30@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+30}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+30@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+30}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+30}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_30}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+30~0x1\+D00U}

30 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a383e2aeffeb5c8f21497c21e79df9680}\label{_t_s_i___p_d_d_8h_a383e2aeffeb5c8f21497c21e79df9680}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+31@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+31}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+31@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+31}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+31}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_31}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+31~0x1\+E00U}

31 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_adb5160bb20f618c108557c8f2cbe77dd}\label{_t_s_i___p_d_d_8h_adb5160bb20f618c108557c8f2cbe77dd}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+32@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+32}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+32@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+32}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+32}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_32}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+32~0x1\+F00U}

32 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2ffc7c07cda2141a2edb664b3e63348b}\label{_t_s_i___p_d_d_8h_a2ffc7c07cda2141a2edb664b3e63348b}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+4@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+4}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+4@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+4}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+4}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_4}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+4~0x300U}

4 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a5abf74c7668598cb8fb903c8b630e01b}\label{_t_s_i___p_d_d_8h_a5abf74c7668598cb8fb903c8b630e01b}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+5@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+5}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+5@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+5}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+5}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_5}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+5~0x400U}

5 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a42901e1f16e9aea311a8750c4c6bcda7}\label{_t_s_i___p_d_d_8h_a42901e1f16e9aea311a8750c4c6bcda7}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+6@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+6}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+6@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+6}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+6}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_6}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+6~0x500U}

6 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_ad60e49f2672b844858ae479ac9843ebe}\label{_t_s_i___p_d_d_8h_ad60e49f2672b844858ae479ac9843ebe}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+7@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+7}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+7@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+7}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+7}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_7}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+7~0x600U}

7 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_abf75b8956aaa690ef261a9313478a64b}\label{_t_s_i___p_d_d_8h_abf75b8956aaa690ef261a9313478a64b}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+8@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+8}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+8@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+8}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+8}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_8}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+8~0x700U}

8 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a30a90649f0bae6707b6c3967e0bbd60c}\label{_t_s_i___p_d_d_8h_a30a90649f0bae6707b6c3967e0bbd60c}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+9@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+9}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+9@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+9}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+9}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_9}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+N\+\_\+\+P\+E\+R\+\_\+\+E\+L\+E\+C\+T\+R\+O\+D\+E\+\_\+9~0x800U}

9 times per electrode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a98e8a152d048fd2bc53ff7fa4d8d7253}\label{_t_s_i___p_d_d_8h_a98e8a152d048fd2bc53ff7fa4d8d7253}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Initial\+Channel@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Initial\+Channel}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Initial\+Channel@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Initial\+Channel}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Initial\+Channel}{TSI\_PDD\_SelectInitialChannel}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Select\+Initial\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Num }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_DATA\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_s_i___register___accessor___macros_gaff76941d6e8fe865f4526e5a183e0d53}{TSI\_DATA\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___t_s_i___register___masks_ga4e8ebbde2df6b54d7056eb509d23dcf6}{TSI\_DATA\_TSICH\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(ChannelNum) << \hyperlink{group___t_s_i___register___masks_ga93e49d0e44e5be77fbf39e45d5b9b9f0}{TSI\_DATA\_TSICH\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Selects current channel to be measured. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Num} & Channel number value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+D\+A\+TA. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a98e8a152d048fd2bc53ff7fa4d8d7253}{TSI\_PDD\_SelectInitialChannel}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a680a4a25354daef33b7f9460f23047eb}\label{_t_s_i___p_d_d_8h_a680a4a25354daef33b7f9460f23047eb}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Divider@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Divider}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Divider@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Divider}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Divider}{TSI\_PDD\_Set\_ClockDivider}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{div }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_AMCLKDIV\_MASK, div) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em div} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a680a4a25354daef33b7f9460f23047eb}{TSI\_PDD\_Set\_ClockDivider}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a0ffa04d3a35d310adaf51d3e02509a65}\label{_t_s_i___p_d_d_8h_a0ffa04d3a35d310adaf51d3e02509a65}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Source@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Source}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Source@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Source}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Source}{TSI\_PDD\_Set\_ClockSource}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_AMCLKS\_MASK, source) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em source} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a0ffa04d3a35d310adaf51d3e02509a65}{TSI\_PDD\_Set\_ClockSource}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a674b340c7faf76cc47355784b2c3e307}\label{_t_s_i___p_d_d_8h_a674b340c7faf76cc47355784b2c3e307}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Delta\+Voltage@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Delta\+Voltage}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Delta\+Voltage@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Delta\+Voltage}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Delta\+Voltage}{TSI\_PDD\_Set\_DeltaVoltage}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Delta\+Voltage(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{delta }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_DELVOL\_MASK, delta) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em delta} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a674b340c7faf76cc47355784b2c3e307}{TSI\_PDD\_Set\_DeltaVoltage}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_aeffda56cdaf1b31681ee77763683b3a1}\label{_t_s_i___p_d_d_8h_aeffda56cdaf1b31681ee77763683b3a1}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Electrode\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Electrode\+Prescaler}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Electrode\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Electrode\+Prescaler}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Electrode\+Prescaler}{TSI\_PDD\_Set\_ElectrodePrescaler}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Electrode\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), 
      \hyperlink{group___t_s_i___register___masks_ga3c608c250c31872d206e9c18eea97799}{TSI\_GENCS\_PS\_MASK}, divider) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em divider} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_aeffda56cdaf1b31681ee77763683b3a1}{TSI\_PDD\_Set\_ElectrodePrescaler}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a6677a5d6cd23532786b2cc695309aa05}\label{_t_s_i___p_d_d_8h_a6677a5d6cd23532786b2cc695309aa05}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ext\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ext\+Osc\+Charge\+Current}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ext\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ext\+Osc\+Charge\+Current}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ext\+Osc\+Charge\+Current}{TSI\_PDD\_Set\_ExtOscChargeCurrent}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ext\+Osc\+Charge\+Current(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{current }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_EXTCHRG\_MASK, current) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em current} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a6677a5d6cd23532786b2cc695309aa05}{TSI\_PDD\_Set\_ExtOscChargeCurrent}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a439ff410bc28912d1a28df5e431bc7bf}\label{_t_s_i___p_d_d_8h_a439ff410bc28912d1a28df5e431bc7bf}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Internal\+Capacitance@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Internal\+Capacitance}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Internal\+Capacitance@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Internal\+Capacitance}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Internal\+Capacitance}{TSI\_PDD\_Set\_InternalCapacitance}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Internal\+Capacitance(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{farads }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_CAPTRM\_MASK, farads) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em farads} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a439ff410bc28912d1a28df5e431bc7bf}{TSI\_PDD\_Set\_InternalCapacitance}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a1affc510baaa2289b6441ca2376e88ed}\label{_t_s_i___p_d_d_8h_a1affc510baaa2289b6441ca2376e88ed}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Clock@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Clock}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Clock@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Clock}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Clock}{TSI\_PDD\_Set\_LPM\_Clock}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Clock(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{clock }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), TSI\_GENCS\_LPCLKS\_MASK, clock) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em clock} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a1affc510baaa2289b6441ca2376e88ed}{TSI\_PDD\_Set\_LPM\_Clock}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a634efe3660aa73ea099f7e99303300ec}\label{_t_s_i___p_d_d_8h_a634efe3660aa73ea099f7e99303300ec}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval}{TSI\_PDD\_Set\_LPM\_ScanInterval}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Interval(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{interval }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), TSI\_GENCS\_LPSCNITV\_MASK, interval) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em interval} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a634efe3660aa73ea099f7e99303300ec}{TSI\_PDD\_Set\_LPM\_ScanInterval}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a218597eeaf2a9f78ebf5f4e6dca12d33}\label{_t_s_i___p_d_d_8h_a218597eeaf2a9f78ebf5f4e6dca12d33}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection}{TSI\_PDD\_Set\_LPM\_ScanPinSelection}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+L\+P\+M\+\_\+\+Scan\+Pin\+Selection(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{pin }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_PEN\_REG(PeripheralBase), TSI\_PEN\_LPSP\_MASK, pin) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em pin} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a218597eeaf2a9f78ebf5f4e6dca12d33}{TSI\_PDD\_Set\_LPM\_ScanPinSelection}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a3adbe2284fe39e7d0f0978d4ccfa6d80}\label{_t_s_i___p_d_d_8h_a3adbe2284fe39e7d0f0978d4ccfa6d80}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Num\+Scans\+Per\+Electrode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Num\+Scans\+Per\+Electrode}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Num\+Scans\+Per\+Electrode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Num\+Scans\+Per\+Electrode}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Num\+Scans\+Per\+Electrode}{TSI\_PDD\_Set\_NumScansPerElectrode}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Num\+Scans\+Per\+Electrode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{scans }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), 
      \hyperlink{group___t_s_i___register___masks_ga3a420e0ae200374eca1a185b535cc0ba}{TSI\_GENCS\_NSCN\_MASK}, scans) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em scans} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a3adbe2284fe39e7d0f0978d4ccfa6d80}{TSI\_PDD\_Set\_NumScansPerElectrode}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ad92895dfe07a78f5f966c9942b84904f}\label{_t_s_i___p_d_d_8h_ad92895dfe07a78f5f966c9942b84904f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Pins@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Pins}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Pins@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Pins}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Pins}{TSI\_PDD\_Set\_Pins}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Pins(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{pins\+\_\+mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_PEN\_REG(PeripheralBase), TSI\_PEN\_PENX, pins\_mask) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em pins\+\_\+mask} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ad92895dfe07a78f5f966c9942b84904f}{TSI\_PDD\_Set\_Pins}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a78b1d83b46418b6cba443b31742cc73a}\label{_t_s_i___p_d_d_8h_a78b1d83b46418b6cba443b31742cc73a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Prescaler}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Prescaler}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Prescaler}{TSI\_PDD\_Set\_Prescaler}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{prescaler }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_AMPSC\_MASK, prescaler) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em prescaler} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a78b1d83b46418b6cba443b31742cc73a}{TSI\_PDD\_Set\_Prescaler}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2b5220d10f7c2ea214eab2271cfd9f2d}\label{_t_s_i___p_d_d_8h_a2b5220d10f7c2ea214eab2271cfd9f2d}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ref\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ref\+Osc\+Charge\+Current}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ref\+Osc\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ref\+Osc\+Charge\+Current}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ref\+Osc\+Charge\+Current}{TSI\_PDD\_Set\_RefOscChargeCurrent}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Ref\+Osc\+Charge\+Current(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{current }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_REFCHRG\_MASK, current) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em current} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a2b5220d10f7c2ea214eab2271cfd9f2d}{TSI\_PDD\_Set\_RefOscChargeCurrent}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_abde32d8afb184e3018cf1b93ab39d4c0}\label{_t_s_i___p_d_d_8h_abde32d8afb184e3018cf1b93ab39d4c0}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Mode}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Mode}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Mode}{TSI\_PDD\_Set\_ScanMode}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), 
      \hyperlink{group___t_s_i___register___masks_ga490fa9afb2591596712216cc7031cd47}{TSI\_GENCS\_STM\_MASK}, mode) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em mode} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_abde32d8afb184e3018cf1b93ab39d4c0}{TSI\_PDD\_Set\_ScanMode}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_afa59ea7417ce68284c26bcc01b1f426a}\label{_t_s_i___p_d_d_8h_afa59ea7417ce68284c26bcc01b1f426a}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Module@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Module}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Module@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Module}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Module}{TSI\_PDD\_Set\_ScanModule}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Scan\+Module(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{scan }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(TSI\_SCANC\_REG(PeripheralBase), TSI\_SCANC\_SMOD\_MASK, scan) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em scan} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_afa59ea7417ce68284c26bcc01b1f426a}{TSI\_PDD\_Set\_ScanModule}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a4613511e624484c3ebdd246b19ecf944}\label{_t_s_i___p_d_d_8h_a4613511e624484c3ebdd246b19ecf944}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Threshold@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Threshold}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Threshold@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Threshold}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Threshold}{TSI\_PDD\_Set\_Threshold}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+\_\+\+Threshold(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{threshold,  }\item[{}]{index }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    setReg32(TSI\_THRESHLD\_REG(PeripheralBase, index), threshold) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em threshold} & This parameter is a 32-\/bit value. \\
\hline
{\em index} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a4613511e624484c3ebdd246b19ecf944}{TSI\_PDD\_Set\_Threshold}(<peripheral>\_BASE\_PTR, 1, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a7acb5e2b938d1f9489a4f7d44ecebd1e}\label{_t_s_i___p_d_d_8h_a7acb5e2b938d1f9489a4f7d44ecebd1e}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Analog\+Mode\+Setup@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Analog\+Mode\+Setup}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Analog\+Mode\+Setup@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Analog\+Mode\+Setup}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Analog\+Mode\+Setup}{TSI\_PDD\_SetAnalogModeSetup}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Analog\+Mode\+Setup(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gab587591eee9153b51aca25177a129404}{TSI\_GENCS\_MODE\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets the analog mode setup. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Analog mode setup. This parameter is of \char`\"{}\+Analog mode setup
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a7acb5e2b938d1f9489a4f7d44ecebd1e}{TSI\_PDD\_SetAnalogModeSetup}(<peripheral>\_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_ae867ff3ebbf28fe959fbd57e29562aba}{TSI\_PDD\_NON\_NOISE\_DETECTION});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_aaaacc64e5a2e186317e4a2451343577c}\label{_t_s_i___p_d_d_8h_aaaacc64e5a2e186317e4a2451343577c}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delta\+Voltage@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delta\+Voltage}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delta\+Voltage@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delta\+Voltage}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delta\+Voltage}{TSI\_PDD\_SetDeltaVoltage}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Delta\+Voltage(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga5f993b291aa5098c00c7ca603d76fa8c}{TSI\_GENCS\_DVOLT\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the delta voltage value applied to electrode oscilator. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Delta voltage value. This parameter is of \char`\"{}\+Delta voltage
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_aaaacc64e5a2e186317e4a2451343577c}{TSI\_PDD\_SetDeltaVoltage}(<peripheral>\_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_a5fad3d2e6fb49fb915e6245eb4473c18}{TSI\_PDD\_DELTA\_VOLTAGE\_1030mV});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a47b5196566516d03c2c0169c4a1a4381}\label{_t_s_i___p_d_d_8h_a47b5196566516d03c2c0169c4a1a4381}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Charge\+Current}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Charge\+Current}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Charge\+Current}{TSI\_PDD\_SetExternalOscillatorChargeCurrent}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Charge\+Current(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga14b70379252ea633e8c97c1ab13553c6}{TSI\_GENCS\_EXTCHRG\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the external (electrode) oscillator charge and discharge current value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Charge and discharge current value. This parameter is of \char`\"{}\+External oscillator charge and discharge current value constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a47b5196566516d03c2c0169c4a1a4381}{TSI\_PDD\_SetExternalOscillatorChargeCurrent}(<peripheral>\_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_a4a4b49f944e49588e981b562e0962480}{TSI\_PDD\_EXTERNAL\_OSC\_CHARGE\_CURRENT\_500nA});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a04c47d6f1d4a95368ed1be56cfe7f69c}\label{_t_s_i___p_d_d_8h_a04c47d6f1d4a95368ed1be56cfe7f69c}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Prescaler}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Prescaler@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Prescaler}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Prescaler}{TSI\_PDD\_SetExternalOscillatorPrescaler}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Oscillator\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga3c608c250c31872d206e9c18eea97799}{TSI\_GENCS\_PS\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the external (electrode) oscillator prescaler value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Prescaler value. This parameter is of \char`\"{}\+External oscillator
       prescaler value constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a04c47d6f1d4a95368ed1be56cfe7f69c}{TSI\_PDD\_SetExternalOscillatorPrescaler}(<peripheral>\_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_aac321c2cb81aa3f60bcd3ff570c31db4}{TSI\_PDD\_EXTERNAL\_OSC\_DIVIDED\_BY\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_aca16d576852eb0be9f3099e6e761d132}\label{_t_s_i___p_d_d_8h_aca16d576852eb0be9f3099e6e761d132}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Mask@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Mask}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Mask@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Mask}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Mask}{TSI\_PDD\_SetMask}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrSetReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), TSI\_AVAILABLE\_INTERRUPT\_MASK, mask) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em mask} & This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_aca16d576852eb0be9f3099e6e761d132}{TSI\_PDD\_SetMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a9d2165e1e493a57a5816df53f17264d6}\label{_t_s_i___p_d_d_8h_a9d2165e1e493a57a5816df53f17264d6}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Number\+Of\+Scan\+Times\+Per\+Electrode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Number\+Of\+Scan\+Times\+Per\+Electrode}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Number\+Of\+Scan\+Times\+Per\+Electrode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Number\+Of\+Scan\+Times\+Per\+Electrode}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Number\+Of\+Scan\+Times\+Per\+Electrode}{TSI\_PDD\_SetNumberOfScanTimesPerElectrode}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Number\+Of\+Scan\+Times\+Per\+Electrode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga3a420e0ae200374eca1a185b535cc0ba}{TSI\_GENCS\_NSCN\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Type))) \(\backslash\)
  )
\end{DoxyCode}


Sets the the scan number for each electrode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Type} & Prescaler value. This parameter is of \char`\"{}\+Number of scan times per
       electrode constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a9d2165e1e493a57a5816df53f17264d6}{TSI\_PDD\_SetNumberOfScanTimesPerElectrode}(<peripheral>\_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_a309e58431208b59eaaa8e6cd17fb778c}{TSI\_PDD\_SCAN\_PER\_ELECTRODE\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ab57f0fc85a562ccb187cbae38c17554f}\label{_t_s_i___p_d_d_8h_ab57f0fc85a562ccb187cbae38c17554f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Reference\+Oscillator\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Reference\+Oscillator\+Charge\+Current}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Reference\+Oscillator\+Charge\+Current@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Reference\+Oscillator\+Charge\+Current}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Reference\+Oscillator\+Charge\+Current}{TSI\_PDD\_SetReferenceOscillatorChargeCurrent}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Reference\+Oscillator\+Charge\+Current(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga497b1a716e54da9ae1f89fe866c9dfec}{TSI\_GENCS\_REFCHRG\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the reference oscillator charge and discharge current value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Charge and discharge current value. This parameter is of \char`\"{}\+Reference oscillator charge and discharge current value constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ab57f0fc85a562ccb187cbae38c17554f}{TSI\_PDD\_SetReferenceOscillatorChargeCurrent}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_a56f64b69617a80407816be29d063e680}{TSI\_PDD\_REFERENCE\_OSC\_CHARGE\_CURRENT\_500nA});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a5976d0f7e056d10278cdba087228a1e9}\label{_t_s_i___p_d_d_8h_a5976d0f7e056d10278cdba087228a1e9}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Scan\+Trigger\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Scan\+Trigger\+Mode}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Scan\+Trigger\+Mode@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Scan\+Trigger\+Mode}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Scan\+Trigger\+Mode}{TSI\_PDD\_SetScanTriggerMode}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Scan\+Trigger\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga490fa9afb2591596712216cc7031cd47}{TSI\_GENCS\_STM\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets the scan trigger mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Trigger mode. This parameter is of \char`\"{}\+External scan trigger mode
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a5976d0f7e056d10278cdba087228a1e9}{TSI\_PDD\_SetScanTriggerMode}(<peripheral>\_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_a8bb2361db40002fb966402bd9ec5986f}{TSI\_PDD\_SOFTWARE\_TRIGGER\_SCAN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a1c75f4540a2675fb553d5bc9ea4e6c09}\label{_t_s_i___p_d_d_8h_a1c75f4540a2675fb553d5bc9ea4e6c09}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Touch\+Sensiting\+Interrupt\+Type@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Touch\+Sensiting\+Interrupt\+Type}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Touch\+Sensiting\+Interrupt\+Type@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Touch\+Sensiting\+Interrupt\+Type}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Touch\+Sensiting\+Interrupt\+Type}{TSI\_PDD\_SetTouchSensitingInterruptType}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Touch\+Sensiting\+Interrupt\+Type(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga1036a1740b9fd85ac9a7ee8c7b31fbc5}{TSI\_GENCS\_ESOR\_MASK})) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_ga820de7fe1ecba9a42260e304554b389f}{TSI\_GENCS\_EOSF\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_s_i___register___masks_gae0670e2e8c0eb55717171acb5a2bebfe}{TSI\_GENCS\_OUTRGF\_MASK})))))) | ( \(\backslash\)
      (uint32\_t)(Type))) \(\backslash\)
  )
\end{DoxyCode}


Sets the touch sensiting interrupt type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Type} & Touch sensiting interrupt type. This parameter is of \char`\"{}\+Touch
       sensiting interrupt type constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a1c75f4540a2675fb553d5bc9ea4e6c09}{TSI\_PDD\_SetTouchSensitingInterruptType}(<peripheral>\_BASE\_PTR,
\hyperlink{_t_s_i___p_d_d_8h_adaa1585a2a060717a75137299ca2bea0}{TSI\_PDD\_OUT\_OF\_RANGE\_INT\_TYPE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a753ba8b7328d07646b0c2b9f93a53358}\label{_t_s_i___p_d_d_8h_a753ba8b7328d07646b0c2b9f93a53358}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+High\+Tresholed\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+High\+Tresholed\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+High\+Tresholed\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+High\+Tresholed\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+High\+Tresholed\+Value}{TSI\_PDD\_SetWakeupHighTresholedValue}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+High\+Tresholed\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_TSHD\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_s_i___register___accessor___macros_gac1d48eafdd0182d91ea6578926c038e9}{TSI\_TSHD\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___t_s_i___register___masks_ga0600b952fc2faf25682e507b91ce4a15}{TSI\_TSHD\_THRESH\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << \hyperlink{group___t_s_i___register___masks_gaf35f3c8f797b62c3b5dba24c5035255a}{TSI\_TSHD\_THRESH\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Sets the wakeup channel High-\/threshold value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & High-\/threshold value\mbox{[}0..65535\mbox{]}. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+T\+S\+HD. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a753ba8b7328d07646b0c2b9f93a53358}{TSI\_PDD\_SetWakeupHighTresholedValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a0ea4f8e4e15506c4e21580d229920364}\label{_t_s_i___p_d_d_8h_a0ea4f8e4e15506c4e21580d229920364}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Low\+Tresholed\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Low\+Tresholed\+Value}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Low\+Tresholed\+Value@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Low\+Tresholed\+Value}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Low\+Tresholed\+Value}{TSI\_PDD\_SetWakeupLowTresholedValue}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Low\+Tresholed\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_TSHD\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_s_i___register___accessor___macros_gac1d48eafdd0182d91ea6578926c038e9}{TSI\_TSHD\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___t_s_i___register___masks_ga9b69d87b18f8791e9b8d97d67b3bc6d7}{TSI\_TSHD\_THRESL\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the wakeup channel Low-\/threshold value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Low-\/threshold value\mbox{[}0..65535\mbox{]}. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+T\+S\+HD. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a0ea4f8e4e15506c4e21580d229920364}{TSI\_PDD\_SetWakeupLowTresholedValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a45bcd33d5cafd318d088d355b55b49aa}\label{_t_s_i___p_d_d_8h_a45bcd33d5cafd318d088d355b55b49aa}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}{TSI\_PDD\_SINGLE\_THRESHOLD\_NOISE\_DETECTION}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON~0x4000000U}

Single threshold noise detection mode and the frequency limitation circuit is disabled \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a9fde31369398382ba7fb386938c6e814}\label{_t_s_i___p_d_d_8h_a9fde31369398382ba7fb386938c6e814}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+O\+N\+\_\+\+A\+N\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+L\+I\+M\+I\+T\+A\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+O\+N\+\_\+\+A\+N\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+L\+I\+M\+I\+T\+A\+T\+I\+ON}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+O\+N\+\_\+\+A\+N\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+L\+I\+M\+I\+T\+A\+T\+I\+ON@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+O\+N\+\_\+\+A\+N\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+L\+I\+M\+I\+T\+A\+T\+I\+ON}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+O\+N\+\_\+\+A\+N\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+L\+I\+M\+I\+T\+A\+T\+I\+ON}{TSI\_PDD\_SINGLE\_THRESHOLD\_NOISE\_DETECTION\_AND\_FREQUENCY\_LIMITATION}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+N\+O\+I\+S\+E\+\_\+\+D\+E\+T\+E\+C\+T\+I\+O\+N\+\_\+\+A\+N\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+L\+I\+M\+I\+T\+A\+T\+I\+ON~0x8000000U}

single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a8bb2361db40002fb966402bd9ec5986f}\label{_t_s_i___p_d_d_8h_a8bb2361db40002fb966402bd9ec5986f}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN}{TSI\_PDD\_SOFTWARE\_TRIGGER\_SCAN}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+C\+AN~0U}

Software trigger scan mode \mbox{\Hypertarget{_t_s_i___p_d_d_8h_a2323b52773b9baa57ed1ef30c4c6bfda}\label{_t_s_i___p_d_d_8h_a2323b52773b9baa57ed1ef30c4c6bfda}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Start\+Electrode\+Channel\+Scan@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Start\+Electrode\+Channel\+Scan}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Start\+Electrode\+Channel\+Scan@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Start\+Electrode\+Channel\+Scan}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Start\+Electrode\+Channel\+Scan}{TSI\_PDD\_SoftwareStartElectrodeChannelScan}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Start\+Electrode\+Channel\+Scan(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_DATA\_REG(PeripheralBase) |= \(\backslash\)
     TSI\_DATA\_SWTS\_MASK \(\backslash\)
  )
\end{DoxyCode}


Starts the electrode channel scan. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+D\+A\+TA. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a2323b52773b9baa57ed1ef30c4c6bfda}{TSI\_PDD\_SoftwareStartElectrodeChannelScan}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a6df49a82b712415cc78029d0323234c5}\label{_t_s_i___p_d_d_8h_a6df49a82b712415cc78029d0323234c5}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Trigger@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Trigger}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Trigger@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Trigger}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Trigger}{TSI\_PDD\_SoftwareTrigger}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Software\+Trigger(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    setReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), TSI\_GENCS\_SWTS\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a6df49a82b712415cc78029d0323234c5}{TSI\_PDD\_SoftwareTrigger}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_aeb8492abce8a3f594697e350884b1624}\label{_t_s_i___p_d_d_8h_aeb8492abce8a3f594697e350884b1624}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Disable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Disable}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Disable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Disable}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Disable}{TSI\_PDD\_Stop\_Disable}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Disable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    clrReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), \hyperlink{group___t_s_i___register___masks_ga83a2e8e8965873c67507422e6e9a9b8e}{TSI\_GENCS\_STPE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_aeb8492abce8a3f594697e350884b1624}{TSI\_PDD\_Stop\_Disable}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_ad22af1c249b8e2b4834b8f8eb6a8c542}\label{_t_s_i___p_d_d_8h_ad22af1c249b8e2b4834b8f8eb6a8c542}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Enable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Enable}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Enable@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Enable}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Enable}{TSI\_PDD\_Stop\_Enable}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Stop\+\_\+\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    setReg32Bits(\hyperlink{group___t_s_i___register___accessor___macros_ga71c97f61d42d8b0ec0b77a23ca06b9f1}{TSI\_GENCS\_REG}(PeripheralBase), \hyperlink{group___t_s_i___register___masks_ga83a2e8e8965873c67507422e6e9a9b8e}{TSI\_GENCS\_STPE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Inputs are not checked (invalid value will cause undefined behavior). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_ad22af1c249b8e2b4834b8f8eb6a8c542}{TSI\_PDD\_Stop\_Enable}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a3be3811c7a175545e8a38574eb8bea70}\label{_t_s_i___p_d_d_8h_a3be3811c7a175545e8a38574eb8bea70}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}{TSI\_PDD\_WriteDataReg}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_DATA\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the data register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+D\+A\+TA. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a3be3811c7a175545e8a38574eb8bea70}{TSI\_PDD\_WriteDataReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_a12a05fbec3f8245e6baaeeea2d824201}\label{_t_s_i___p_d_d_8h_a12a05fbec3f8245e6baaeeea2d824201}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+General\+Control\+And\+Status\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+General\+Control\+And\+Status\+Reg}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+General\+Control\+And\+Status\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+General\+Control\+And\+Status\+Reg}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+General\+Control\+And\+Status\+Reg}{TSI\_PDD\_WriteGeneralControlAndStatusReg}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+General\+Control\+And\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_GENCS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into general control and status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the general control and status register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+G\+E\+N\+CS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_a12a05fbec3f8245e6baaeeea2d824201}{TSI\_PDD\_WriteGeneralControlAndStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_s_i___p_d_d_8h_abea40368c59fd83e66e84eed9dc69725}\label{_t_s_i___p_d_d_8h_abea40368c59fd83e66e84eed9dc69725}} 
\index{T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}!T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Threshold\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Threshold\+Reg}}
\index{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Threshold\+Reg@{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Threshold\+Reg}!T\+S\+I\+\_\+\+P\+D\+D.\+h@{T\+S\+I\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Threshold\+Reg}{TSI\_PDD\_WriteThresholdReg}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+P\+D\+D\+\_\+\+Write\+Threshold\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TSI\_TSHD\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into threshold register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the threshold register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+S\+I0\+\_\+\+T\+S\+HD. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_s_i___p_d_d_8h_abea40368c59fd83e66e84eed9dc69725}{TSI\_PDD\_WriteThresholdReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
