{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 22 00:49:56 2020 " "Info: Processing started: Fri May 22 00:49:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[4\] " "Info: Assuming node \"B\[4\]\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 192 -144 24 208 "B\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A\[4\] " "Info: Assuming node \"A\[4\]\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 128 -144 24 144 "A\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "start " "Info: Assuming node \"start\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 312 72 240 328 "start" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "generator:inst\|inst16 " "Info: Detected ripple clock \"generator:inst\|inst16\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 96 160 256 "inst16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "generator:inst\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "normMain:inst1\|main:inst\|inst22 " "Info: Detected gated clock \"normMain:inst1\|main:inst\|inst22\" as buffer" {  } { { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "normMain:inst1\|main:inst\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "generator:inst\|inst2 " "Info: Detected ripple clock \"generator:inst\|inst2\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 328 552 616 408 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "generator:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "generator:inst\|inst3 " "Info: Detected ripple clock \"generator:inst\|inst3\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 416 552 616 496 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "generator:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "generator:inst\|inst " "Info: Detected ripple clock \"generator:inst\|inst\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 112 416 480 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "generator:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register generator:inst\|lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|cntr_csh:auto_generated\|safe_q\[2\] register normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 65.89 MHz 15.176 ns Internal " "Info: Clock \"clock\" has Internal fmax of 65.89 MHz between source register \"generator:inst\|lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|cntr_csh:auto_generated\|safe_q\[2\]\" and destination register \"normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" (period= 15.176 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.981 ns + Longest register register " "Info: + Longest register to register delay is 2.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns generator:inst\|lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|cntr_csh:auto_generated\|safe_q\[2\] 1 REG LCFF_X7_Y21_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y21_N5; Fanout = 5; REG Node = 'generator:inst\|lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|cntr_csh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_csh.tdf" "" { Text "C:/TAproj/db/cntr_csh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.053 ns) 1.612 ns normMain:inst1\|main:inst\|inst9 2 COMB LCCOMB_X22_Y16_N28 14 " "Info: 2: + IC(1.559 ns) + CELL(0.053 ns) = 1.612 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 14; COMB Node = 'normMain:inst1\|main:inst\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] normMain:inst1|main:inst|inst9 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 312 24 88 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.746 ns) 2.981 ns normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 3 REG LCFF_X22_Y19_N5 3 " "Info: 3: + IC(0.623 ns) + CELL(0.746 ns) = 2.981 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { normMain:inst1|main:inst|inst9 normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 26.80 % ) " "Info: Total cell delay = 0.799 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.182 ns ( 73.20 % ) " "Info: Total interconnect delay = 2.182 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] normMain:inst1|main:inst|inst9 normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] {} normMain:inst1|main:inst|inst9 {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 1.559ns 0.623ns } { 0.000ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.423 ns - Smallest " "Info: - Smallest clock skew is -4.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.473 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 3 REG LCFF_X22_Y19_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.896 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.712 ns) 3.013 ns generator:inst\|inst 2 REG LCFF_X2_Y23_N31 3 " "Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { clock generator:inst|inst } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 112 416 480 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(0.000 ns) 5.627 ns generator:inst\|inst~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(2.614 ns) + CELL(0.000 ns) = 5.627 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'generator:inst\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { generator:inst|inst generator:inst|inst~clkctrl } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 112 416 480 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 6.896 ns generator:inst\|lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|cntr_csh:auto_generated\|safe_q\[2\] 4 REG LCFF_X7_Y21_N5 5 " "Info: 4: + IC(0.651 ns) + CELL(0.618 ns) = 6.896 ns; Loc. = LCFF_X7_Y21_N5; Fanout = 5; REG Node = 'generator:inst\|lpm_counter1:inst14\|lpm_counter:lpm_counter_component\|cntr_csh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { generator:inst|inst~clkctrl generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_csh.tdf" "" { Text "C:/TAproj/db/cntr_csh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 31.67 % ) " "Info: Total cell delay = 2.184 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.712 ns ( 68.33 % ) " "Info: Total interconnect delay = 4.712 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { clock generator:inst|inst generator:inst|inst~clkctrl generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst~clkctrl {} generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.447ns 2.614ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { clock generator:inst|inst generator:inst|inst~clkctrl generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst~clkctrl {} generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.447ns 2.614ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_csh.tdf" "" { Text "C:/TAproj/db/cntr_csh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_csh.tdf" "" { Text "C:/TAproj/db/cntr_csh.tdf" 60 8 0 } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] normMain:inst1|main:inst|inst9 normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] {} normMain:inst1|main:inst|inst9 {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 1.559ns 0.623ns } { 0.000ns 0.053ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { clock generator:inst|inst generator:inst|inst~clkctrl generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst~clkctrl {} generator:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.447ns 2.614ns 0.651ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "B\[4\] register normMain:inst1\|main:inst\|reg:inst6\|inst3 register normMain:inst1\|main:inst\|reg:inst6\|inst7 335.8 MHz 2.978 ns Internal " "Info: Clock \"B\[4\]\" has Internal fmax of 335.8 MHz between source register \"normMain:inst1\|main:inst\|reg:inst6\|inst3\" and destination register \"normMain:inst1\|main:inst\|reg:inst6\|inst7\" (period= 2.978 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.794 ns + Longest register register " "Info: + Longest register to register delay is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst1\|main:inst\|reg:inst6\|inst3 1 REG LCFF_X22_Y17_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.309 ns) 0.683 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14 2 COMB LCCOMB_X22_Y17_N22 2 " "Info: 2: + IC(0.374 ns) + CELL(0.309 ns) = 0.683 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.808 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17 3 COMB LCCOMB_X22_Y17_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.808 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.350 ns) 1.760 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58 4 COMB LCCOMB_X22_Y16_N12 2 " "Info: 4: + IC(0.602 ns) + CELL(0.350 ns) = 1.760 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.856 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62 5 COMB LCCOMB_X22_Y16_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.856 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.891 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66 6 COMB LCCOMB_X22_Y16_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.891 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.016 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~69 7 COMB LCCOMB_X22_Y16_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.016 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.053 ns) 2.639 ns normMain:inst1\|main:inst\|muxCor1:inst20\|inst23 8 COMB LCCOMB_X22_Y17_N2 1 " "Info: 8: + IC(0.570 ns) + CELL(0.053 ns) = 2.639 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|muxCor1:inst20\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 } "NODE_NAME" } } { "muxCor1.bdf" "" { Schematic "C:/TAproj/muxCor1.bdf" { { 328 448 512 376 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.794 ns normMain:inst1\|main:inst\|reg:inst6\|inst7 9 REG LCFF_X22_Y17_N3 3 " "Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 2.794 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 44.67 % ) " "Info: Total cell delay = 1.248 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 55.33 % ) " "Info: Total interconnect delay = 1.546 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 {} normMain:inst1|main:inst|muxCor1:inst20|inst23 {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.374ns 0.000ns 0.602ns 0.000ns 0.000ns 0.000ns 0.570ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.350ns 0.096ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B\[4\] destination 4.793 ns + Shortest register " "Info: + Shortest clock path from clock \"B\[4\]\" to destination register is 4.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns B\[4\] 1 CLK PIN_K18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 10; CLK Node = 'B\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 192 -144 24 208 "B\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.272 ns) 2.129 ns normMain:inst1\|main:inst\|inst22 2 COMB LCCOMB_X2_Y23_N20 1 " "Info: 2: + IC(1.057 ns) + CELL(0.272 ns) = 2.129 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { B[4] normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.525 ns normMain:inst1\|main:inst\|inst22~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.525 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 4.793 ns normMain:inst1\|main:inst\|reg:inst6\|inst7 4 REG LCFF_X22_Y17_N3 3 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.793 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 35.26 % ) " "Info: Total cell delay = 1.690 ns ( 35.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.103 ns ( 64.74 % ) " "Info: Total interconnect delay = 3.103 ns ( 64.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { B[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.793 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 1.057ns 1.396ns 0.650ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B\[4\] source 4.793 ns - Longest register " "Info: - Longest clock path from clock \"B\[4\]\" to source register is 4.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns B\[4\] 1 CLK PIN_K18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 10; CLK Node = 'B\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 192 -144 24 208 "B\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.272 ns) 2.129 ns normMain:inst1\|main:inst\|inst22 2 COMB LCCOMB_X2_Y23_N20 1 " "Info: 2: + IC(1.057 ns) + CELL(0.272 ns) = 2.129 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { B[4] normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.525 ns normMain:inst1\|main:inst\|inst22~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.525 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 4.793 ns normMain:inst1\|main:inst\|reg:inst6\|inst3 4 REG LCFF_X22_Y17_N13 3 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.793 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 35.26 % ) " "Info: Total cell delay = 1.690 ns ( 35.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.103 ns ( 64.74 % ) " "Info: Total interconnect delay = 3.103 ns ( 64.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { B[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.793 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 1.057ns 1.396ns 0.650ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { B[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.793 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 1.057ns 1.396ns 0.650ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { B[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.793 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 1.057ns 1.396ns 0.650ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 {} normMain:inst1|main:inst|muxCor1:inst20|inst23 {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.374ns 0.000ns 0.602ns 0.000ns 0.000ns 0.000ns 0.570ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.350ns 0.096ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { B[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.793 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 1.057ns 1.396ns 0.650ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { B[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.793 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 1.057ns 1.396ns 0.650ns } { 0.000ns 0.800ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A\[4\] register normMain:inst1\|main:inst\|reg:inst6\|inst3 register normMain:inst1\|main:inst\|reg:inst6\|inst7 335.8 MHz 2.978 ns Internal " "Info: Clock \"A\[4\]\" has Internal fmax of 335.8 MHz between source register \"normMain:inst1\|main:inst\|reg:inst6\|inst3\" and destination register \"normMain:inst1\|main:inst\|reg:inst6\|inst7\" (period= 2.978 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.794 ns + Longest register register " "Info: + Longest register to register delay is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst1\|main:inst\|reg:inst6\|inst3 1 REG LCFF_X22_Y17_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.309 ns) 0.683 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14 2 COMB LCCOMB_X22_Y17_N22 2 " "Info: 2: + IC(0.374 ns) + CELL(0.309 ns) = 0.683 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.808 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17 3 COMB LCCOMB_X22_Y17_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.808 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.350 ns) 1.760 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58 4 COMB LCCOMB_X22_Y16_N12 2 " "Info: 4: + IC(0.602 ns) + CELL(0.350 ns) = 1.760 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.856 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62 5 COMB LCCOMB_X22_Y16_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.856 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.891 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66 6 COMB LCCOMB_X22_Y16_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.891 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.016 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~69 7 COMB LCCOMB_X22_Y16_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.016 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.053 ns) 2.639 ns normMain:inst1\|main:inst\|muxCor1:inst20\|inst23 8 COMB LCCOMB_X22_Y17_N2 1 " "Info: 8: + IC(0.570 ns) + CELL(0.053 ns) = 2.639 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|muxCor1:inst20\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 } "NODE_NAME" } } { "muxCor1.bdf" "" { Schematic "C:/TAproj/muxCor1.bdf" { { 328 448 512 376 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.794 ns normMain:inst1\|main:inst\|reg:inst6\|inst7 9 REG LCFF_X22_Y17_N3 3 " "Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 2.794 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 44.67 % ) " "Info: Total cell delay = 1.248 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 55.33 % ) " "Info: Total interconnect delay = 1.546 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 {} normMain:inst1|main:inst|muxCor1:inst20|inst23 {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.374ns 0.000ns 0.602ns 0.000ns 0.000ns 0.000ns 0.570ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.350ns 0.096ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[4\] destination 4.694 ns + Shortest register " "Info: + Shortest clock path from clock \"A\[4\]\" to destination register is 4.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A\[4\] 1 CLK PIN_D20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 10; CLK Node = 'A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 128 -144 24 144 "A\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.272 ns) 2.030 ns normMain:inst1\|main:inst\|inst22 2 COMB LCCOMB_X2_Y23_N20 1 " "Info: 2: + IC(0.901 ns) + CELL(0.272 ns) = 2.030 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { A[4] normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.426 ns normMain:inst1\|main:inst\|inst22~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.426 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 4.694 ns normMain:inst1\|main:inst\|reg:inst6\|inst7 4 REG LCFF_X22_Y17_N3 3 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.694 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.747 ns ( 37.22 % ) " "Info: Total cell delay = 1.747 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.947 ns ( 62.78 % ) " "Info: Total interconnect delay = 2.947 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { A[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { A[4] {} A[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 0.901ns 1.396ns 0.650ns } { 0.000ns 0.857ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[4\] source 4.694 ns - Longest register " "Info: - Longest clock path from clock \"A\[4\]\" to source register is 4.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A\[4\] 1 CLK PIN_D20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 10; CLK Node = 'A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 128 -144 24 144 "A\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.272 ns) 2.030 ns normMain:inst1\|main:inst\|inst22 2 COMB LCCOMB_X2_Y23_N20 1 " "Info: 2: + IC(0.901 ns) + CELL(0.272 ns) = 2.030 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { A[4] normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.426 ns normMain:inst1\|main:inst\|inst22~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.426 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 4.694 ns normMain:inst1\|main:inst\|reg:inst6\|inst3 4 REG LCFF_X22_Y17_N13 3 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.694 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.747 ns ( 37.22 % ) " "Info: Total cell delay = 1.747 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.947 ns ( 62.78 % ) " "Info: Total interconnect delay = 2.947 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { A[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { A[4] {} A[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 0.901ns 1.396ns 0.650ns } { 0.000ns 0.857ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { A[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { A[4] {} A[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 0.901ns 1.396ns 0.650ns } { 0.000ns 0.857ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { A[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { A[4] {} A[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 0.901ns 1.396ns 0.650ns } { 0.000ns 0.857ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 {} normMain:inst1|main:inst|muxCor1:inst20|inst23 {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.374ns 0.000ns 0.602ns 0.000ns 0.000ns 0.000ns 0.570ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.350ns 0.096ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { A[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { A[4] {} A[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 0.901ns 1.396ns 0.650ns } { 0.000ns 0.857ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { A[4] normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { A[4] {} A[4]~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 0.901ns 1.396ns 0.650ns } { 0.000ns 0.857ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "start register normMain:inst1\|main:inst\|reg:inst6\|inst3 register normMain:inst1\|main:inst\|reg:inst6\|inst7 335.8 MHz 2.978 ns Internal " "Info: Clock \"start\" has Internal fmax of 335.8 MHz between source register \"normMain:inst1\|main:inst\|reg:inst6\|inst3\" and destination register \"normMain:inst1\|main:inst\|reg:inst6\|inst7\" (period= 2.978 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.794 ns + Longest register register " "Info: + Longest register to register delay is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst1\|main:inst\|reg:inst6\|inst3 1 REG LCFF_X22_Y17_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.309 ns) 0.683 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14 2 COMB LCCOMB_X22_Y17_N22 2 " "Info: 2: + IC(0.374 ns) + CELL(0.309 ns) = 0.683 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.808 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17 3 COMB LCCOMB_X22_Y17_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.808 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.350 ns) 1.760 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58 4 COMB LCCOMB_X22_Y16_N12 2 " "Info: 4: + IC(0.602 ns) + CELL(0.350 ns) = 1.760 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.856 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62 5 COMB LCCOMB_X22_Y16_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.856 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.891 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66 6 COMB LCCOMB_X22_Y16_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.891 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.016 ns normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~69 7 COMB LCCOMB_X22_Y16_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.016 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.053 ns) 2.639 ns normMain:inst1\|main:inst\|muxCor1:inst20\|inst23 8 COMB LCCOMB_X22_Y17_N2 1 " "Info: 8: + IC(0.570 ns) + CELL(0.053 ns) = 2.639 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|muxCor1:inst20\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 } "NODE_NAME" } } { "muxCor1.bdf" "" { Schematic "C:/TAproj/muxCor1.bdf" { { 328 448 512 376 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.794 ns normMain:inst1\|main:inst\|reg:inst6\|inst7 9 REG LCFF_X22_Y17_N3 3 " "Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 2.794 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 44.67 % ) " "Info: Total cell delay = 1.248 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 55.33 % ) " "Info: Total interconnect delay = 1.546 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 {} normMain:inst1|main:inst|muxCor1:inst20|inst23 {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.374ns 0.000ns 0.602ns 0.000ns 0.000ns 0.000ns 0.570ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.350ns 0.096ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 4.830 ns + Shortest register " "Info: + Shortest clock path from clock \"start\" to destination register is 4.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns start 1 CLK PIN_E18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 4; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 312 72 240 328 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.378 ns) 2.166 ns normMain:inst1\|main:inst\|inst22 2 COMB LCCOMB_X2_Y23_N20 1 " "Info: 2: + IC(0.951 ns) + CELL(0.378 ns) = 2.166 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { start normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.562 ns normMain:inst1\|main:inst\|inst22~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.562 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 4.830 ns normMain:inst1\|main:inst\|reg:inst6\|inst7 4 REG LCFF_X22_Y17_N3 3 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.830 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.833 ns ( 37.95 % ) " "Info: Total cell delay = 1.833 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.997 ns ( 62.05 % ) " "Info: Total interconnect delay = 2.997 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { start normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.830 ns" { start {} start~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 0.951ns 1.396ns 0.650ns } { 0.000ns 0.837ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 4.830 ns - Longest register " "Info: - Longest clock path from clock \"start\" to source register is 4.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns start 1 CLK PIN_E18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 4; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 312 72 240 328 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.378 ns) 2.166 ns normMain:inst1\|main:inst\|inst22 2 COMB LCCOMB_X2_Y23_N20 1 " "Info: 2: + IC(0.951 ns) + CELL(0.378 ns) = 2.166 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { start normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.562 ns normMain:inst1\|main:inst\|inst22~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.562 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 4.830 ns normMain:inst1\|main:inst\|reg:inst6\|inst3 4 REG LCFF_X22_Y17_N13 3 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 4.830 ns; Loc. = LCFF_X22_Y17_N13; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.833 ns ( 37.95 % ) " "Info: Total cell delay = 1.833 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.997 ns ( 62.05 % ) " "Info: Total interconnect delay = 2.997 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { start normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.830 ns" { start {} start~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 0.951ns 1.396ns 0.650ns } { 0.000ns 0.837ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { start normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.830 ns" { start {} start~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 0.951ns 1.396ns 0.650ns } { 0.000ns 0.837ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { start normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.830 ns" { start {} start~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 0.951ns 1.396ns 0.650ns } { 0.000ns 0.837ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 448 512 512 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 432 664 728 512 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 normMain:inst1|main:inst|muxCor1:inst20|inst23 normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { normMain:inst1|main:inst|reg:inst6|inst3 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~62 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~66 {} normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~69 {} normMain:inst1|main:inst|muxCor1:inst20|inst23 {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.374ns 0.000ns 0.602ns 0.000ns 0.000ns 0.000ns 0.570ns 0.000ns } { 0.000ns 0.309ns 0.125ns 0.350ns 0.096ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { start normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.830 ns" { start {} start~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst7 {} } { 0.000ns 0.000ns 0.951ns 1.396ns 0.650ns } { 0.000ns 0.837ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { start normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.830 ns" { start {} start~combout {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst3 {} } { 0.000ns 0.000ns 0.951ns 1.396ns 0.650ns } { 0.000ns 0.837ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 121 " "Warning: Circuit may not operate. Detected 121 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] generator:inst\|inst15 clock 3.952 ns " "Info: Found hold time violation between source  pin or register \"normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination pin or register \"generator:inst\|inst15\" for clock \"clock\" (Hold time is 3.952 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.415 ns + Largest " "Info: + Largest clock skew is 4.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.888 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.712 ns) 3.013 ns generator:inst\|inst 2 REG LCFF_X2_Y23_N31 3 " "Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { clock generator:inst|inst } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 112 416 480 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(0.000 ns) 5.627 ns generator:inst\|inst~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(2.614 ns) + CELL(0.000 ns) = 5.627 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'generator:inst\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { generator:inst|inst generator:inst|inst~clkctrl } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 112 416 480 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 6.888 ns generator:inst\|inst15 4 REG LCFF_X22_Y19_N19 1 " "Info: 4: + IC(0.643 ns) + CELL(0.618 ns) = 6.888 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'generator:inst\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { generator:inst|inst~clkctrl generator:inst|inst15 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 31.71 % ) " "Info: Total cell delay = 2.184 ns ( 31.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.704 ns ( 68.29 % ) " "Info: Total interconnect delay = 4.704 ns ( 68.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { clock generator:inst|inst generator:inst|inst~clkctrl generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst~clkctrl {} generator:inst|inst15 {} } { 0.000ns 0.000ns 1.447ns 2.614ns 0.643ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X22_Y19_N23 1 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y19_N23; Fanout = 1; REG Node = 'normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { clock generator:inst|inst generator:inst|inst~clkctrl generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst~clkctrl {} generator:inst|inst15 {} } { 0.000ns 0.000ns 1.447ns 2.614ns 0.643ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.518 ns - Shortest register register " "Info: - Shortest register to register delay is 0.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG LCFF_X22_Y19_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N23; Fanout = 1; REG Node = 'normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.309 ns) 0.518 ns generator:inst\|inst15 2 REG LCFF_X22_Y19_N19 1 " "Info: 2: + IC(0.209 ns) + CELL(0.309 ns) = 0.518 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'generator:inst\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] generator:inst|inst15 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 59.65 % ) " "Info: Total cell delay = 0.309 ns ( 59.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.209 ns ( 40.35 % ) " "Info: Total interconnect delay = 0.209 ns ( 40.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.518 ns" { normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} generator:inst|inst15 {} } { 0.000ns 0.209ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { clock generator:inst|inst generator:inst|inst~clkctrl generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst~clkctrl {} generator:inst|inst15 {} } { 0.000ns 0.000ns 1.447ns 2.614ns 0.643ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.518 ns" { normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} generator:inst|inst15 {} } { 0.000ns 0.209ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] start clock 5.391 ns register " "Info: tsu for register \"normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" (data pin = \"start\", clock pin = \"clock\") is 5.391 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.774 ns + Longest pin register " "Info: + Longest pin to register delay is 7.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns start 1 CLK PIN_E18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 4; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 312 72 240 328 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.222 ns) + CELL(0.346 ns) 6.405 ns normMain:inst1\|main:inst\|inst9 2 COMB LCCOMB_X22_Y16_N28 14 " "Info: 2: + IC(5.222 ns) + CELL(0.346 ns) = 6.405 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 14; COMB Node = 'normMain:inst1\|main:inst\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { start normMain:inst1|main:inst|inst9 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 312 24 88 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.746 ns) 7.774 ns normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 3 REG LCFF_X22_Y19_N5 3 " "Info: 3: + IC(0.623 ns) + CELL(0.746 ns) = 7.774 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { normMain:inst1|main:inst|inst9 normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 24.81 % ) " "Info: Total cell delay = 1.929 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.845 ns ( 75.19 % ) " "Info: Total interconnect delay = 5.845 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.774 ns" { start normMain:inst1|main:inst|inst9 normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.774 ns" { start {} start~combout {} normMain:inst1|main:inst|inst9 {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 5.222ns 0.623ns } { 0.000ns 0.837ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 3 REG LCFF_X22_Y19_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|lpm_shiftreg3:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.774 ns" { start normMain:inst1|main:inst|inst9 normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.774 ns" { start {} start~combout {} normMain:inst1|main:inst|inst9 {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 5.222ns 0.623ns } { 0.000ns 0.837ns 0.346ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock res\[0\] normMain:inst1\|main:inst\|reg:inst6\|inst9 12.932 ns register " "Info: tco from clock \"clock\" to destination pin \"res\[0\]\" through register \"normMain:inst1\|main:inst\|reg:inst6\|inst9\" is 12.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.002 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.712 ns) 3.013 ns generator:inst\|inst 2 REG LCFF_X2_Y23_N31 3 " "Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { clock generator:inst|inst } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 112 416 480 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.712 ns) 3.964 ns generator:inst\|inst16 3 REG LCFF_X2_Y23_N9 2 " "Info: 3: + IC(0.239 ns) + CELL(0.712 ns) = 3.964 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 2; REG Node = 'generator:inst\|inst16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { generator:inst|inst generator:inst|inst16 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 96 160 256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 4.335 ns normMain:inst1\|main:inst\|inst22 4 COMB LCCOMB_X2_Y23_N20 1 " "Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 4.335 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { generator:inst|inst16 normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 5.731 ns normMain:inst1\|main:inst\|inst22~clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.396 ns) + CELL(0.000 ns) = 5.731 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 7.002 ns normMain:inst1\|main:inst\|reg:inst6\|inst9 6 REG LCFF_X22_Y16_N27 11 " "Info: 6: + IC(0.653 ns) + CELL(0.618 ns) = 7.002 ns; Loc. = LCFF_X22_Y16_N27; Fanout = 11; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 232 824 888 312 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 43.56 % ) " "Info: Total cell delay = 3.050 ns ( 43.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.952 ns ( 56.44 % ) " "Info: Total interconnect delay = 3.952 ns ( 56.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { clock generator:inst|inst generator:inst|inst16 normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.002 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst16 {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst9 {} } { 0.000ns 0.000ns 1.447ns 0.239ns 0.217ns 1.396ns 0.653ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 232 824 888 312 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.836 ns + Longest register pin " "Info: + Longest register to pin delay is 5.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns normMain:inst1\|main:inst\|reg:inst6\|inst9 1 REG LCFF_X22_Y16_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N27; Fanout = 11; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 232 824 888 312 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.346 ns) 1.598 ns B10toF9:inst11\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X34_Y14_N12 1 " "Info: 2: + IC(1.252 ns) + CELL(0.346 ns) = 1.598 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 1; COMB Node = 'B10toF9:inst11\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { normMain:inst1|main:inst|reg:inst6|inst9 B10toF9:inst11|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_94e.tdf" "" { Text "C:/TAproj/db/mux_94e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(2.134 ns) 5.836 ns res\[0\] 3 PIN PIN_R19 0 " "Info: 3: + IC(2.104 ns) + CELL(2.134 ns) = 5.836 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'res\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { B10toF9:inst11|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 res[0] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 224 984 1160 240 "res\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.480 ns ( 42.49 % ) " "Info: Total cell delay = 2.480 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.356 ns ( 57.51 % ) " "Info: Total interconnect delay = 3.356 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.836 ns" { normMain:inst1|main:inst|reg:inst6|inst9 B10toF9:inst11|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 res[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.836 ns" { normMain:inst1|main:inst|reg:inst6|inst9 {} B10toF9:inst11|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 {} res[0] {} } { 0.000ns 1.252ns 2.104ns } { 0.000ns 0.346ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { clock generator:inst|inst generator:inst|inst16 normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.002 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst16 {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst9 {} } { 0.000ns 0.000ns 1.447ns 0.239ns 0.217ns 1.396ns 0.653ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.836 ns" { normMain:inst1|main:inst|reg:inst6|inst9 B10toF9:inst11|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 res[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.836 ns" { normMain:inst1|main:inst|reg:inst6|inst9 {} B10toF9:inst11|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0 {} res[0] {} } { 0.000ns 1.252ns 2.104ns } { 0.000ns 0.346ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Bexp\[4\] Cexp\[3\] 14.568 ns Longest " "Info: Longest tpd from source pin \"Bexp\[4\]\" to destination pin \"Cexp\[3\]\" is 14.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Bexp\[4\] 1 PIN PIN_C12 12 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 12; PIN Node = 'Bexp\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bexp[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 360 -136 32 376 "Bexp\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.516 ns) 6.459 ns normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~2 2 COMB LCCOMB_X34_Y4_N0 2 " "Info: 2: + IC(5.134 ns) + CELL(0.516 ns) = 6.459 ns; Loc. = LCCOMB_X34_Y4_N0; Fanout = 2; COMB Node = 'normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.650 ns" { Bexp[4] normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.584 ns normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~5 3 COMB LCCOMB_X34_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.584 ns; Loc. = LCCOMB_X34_Y4_N2; Fanout = 2; COMB Node = 'normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.617 ns) 7.513 ns normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~30 4 COMB LCCOMB_X34_Y4_N14 2 " "Info: 4: + IC(0.312 ns) + CELL(0.617 ns) = 7.513 ns; Loc. = LCCOMB_X34_Y4_N14; Fanout = 2; COMB Node = 'normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.548 ns normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~34 5 COMB LCCOMB_X34_Y4_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.548 ns; Loc. = LCCOMB_X34_Y4_N16; Fanout = 2; COMB Node = 'normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.583 ns normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~38 6 COMB LCCOMB_X34_Y4_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.583 ns; Loc. = LCCOMB_X34_Y4_N18; Fanout = 1; COMB Node = 'normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.618 ns normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~42 7 COMB LCCOMB_X34_Y4_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.618 ns; Loc. = LCCOMB_X34_Y4_N20; Fanout = 1; COMB Node = 'normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.743 ns normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~45 8 COMB LCCOMB_X34_Y4_N22 5 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 7.743 ns; Loc. = LCCOMB_X34_Y4_N22; Fanout = 5; COMB Node = 'normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.346 ns) 8.403 ns B6toF5:inst12\|lpm_mux1:inst4\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l1_w3_n0_mux_dataout~0 9 COMB LCCOMB_X34_Y4_N24 1 " "Info: 9: + IC(0.314 ns) + CELL(0.346 ns) = 8.403 ns; Loc. = LCCOMB_X34_Y4_N24; Fanout = 1; COMB Node = 'B6toF5:inst12\|lpm_mux1:inst4\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 B6toF5:inst12|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_54e.tdf" "" { Text "C:/TAproj/db/mux_54e.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.011 ns) + CELL(2.154 ns) 14.568 ns Cexp\[3\] 10 PIN PIN_C21 0 " "Info: 10: + IC(4.011 ns) + CELL(2.154 ns) = 14.568 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'Cexp\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.165 ns" { B6toF5:inst12|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0 Cexp[3] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 240 984 1160 256 "Cexp\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.797 ns ( 32.93 % ) " "Info: Total cell delay = 4.797 ns ( 32.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.771 ns ( 67.07 % ) " "Info: Total interconnect delay = 9.771 ns ( 67.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.568 ns" { Bexp[4] normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 B6toF5:inst12|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0 Cexp[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.568 ns" { Bexp[4] {} Bexp[4]~combout {} normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 {} normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 {} normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 {} normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 {} normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 {} normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 {} normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 {} B6toF5:inst12|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w3_n0_mux_dataout~0 {} Cexp[3] {} } { 0.000ns 0.000ns 5.134ns 0.000ns 0.312ns 0.000ns 0.000ns 0.000ns 0.000ns 0.314ns 4.011ns } { 0.000ns 0.809ns 0.516ns 0.125ns 0.617ns 0.035ns 0.035ns 0.035ns 0.125ns 0.346ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "normMain:inst1\|main:inst\|reg:inst6\|inst B\[4\] clock 0.668 ns register " "Info: th for register \"normMain:inst1\|main:inst\|reg:inst6\|inst\" (data pin = \"B\[4\]\", clock pin = \"clock\") is 0.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.999 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 264 72 240 280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.712 ns) 3.013 ns generator:inst\|inst 2 REG LCFF_X2_Y23_N31 3 " "Info: 2: + IC(1.447 ns) + CELL(0.712 ns) = 3.013 ns; Loc. = LCFF_X2_Y23_N31; Fanout = 3; REG Node = 'generator:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { clock generator:inst|inst } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 112 416 480 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.712 ns) 3.964 ns generator:inst\|inst16 3 REG LCFF_X2_Y23_N9 2 " "Info: 3: + IC(0.239 ns) + CELL(0.712 ns) = 3.964 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 2; REG Node = 'generator:inst\|inst16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { generator:inst|inst generator:inst|inst16 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 96 160 256 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 4.335 ns normMain:inst1\|main:inst\|inst22 4 COMB LCCOMB_X2_Y23_N20 1 " "Info: 4: + IC(0.217 ns) + CELL(0.154 ns) = 4.335 ns; Loc. = LCCOMB_X2_Y23_N20; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { generator:inst|inst16 normMain:inst1|main:inst|inst22 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 5.731 ns normMain:inst1\|main:inst\|inst22~clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.396 ns) + CELL(0.000 ns) = 5.731 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'normMain:inst1\|main:inst\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 392 960 1024 440 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 6.999 ns normMain:inst1\|main:inst\|reg:inst6\|inst 6 REG LCFF_X22_Y17_N1 3 " "Info: 6: + IC(0.650 ns) + CELL(0.618 ns) = 6.999 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 43.58 % ) " "Info: Total cell delay = 3.050 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.949 ns ( 56.42 % ) " "Info: Total interconnect delay = 3.949 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.999 ns" { clock generator:inst|inst generator:inst|inst16 normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.999 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst16 {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.447ns 0.239ns 0.217ns 1.396ns 0.650ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.480 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns B\[4\] 1 CLK PIN_K18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 10; CLK Node = 'B\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/TAproj/full.bdf" { { 192 -144 24 208 "B\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.119 ns) + CELL(0.346 ns) 5.265 ns normMain:inst1\|main:inst\|inst10~0 2 COMB LCCOMB_X22_Y19_N4 16 " "Info: 2: + IC(4.119 ns) + CELL(0.346 ns) = 5.265 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 16; COMB Node = 'normMain:inst1\|main:inst\|inst10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.465 ns" { B[4] normMain:inst1|main:inst|inst10~0 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 256 176 240 304 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.366 ns) 6.325 ns normMain:inst1\|main:inst\|muxCor1:inst20\|inst30 3 COMB LCCOMB_X22_Y17_N0 1 " "Info: 3: + IC(0.694 ns) + CELL(0.366 ns) = 6.325 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 1; COMB Node = 'normMain:inst1\|main:inst\|muxCor1:inst20\|inst30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { normMain:inst1|main:inst|inst10~0 normMain:inst1|main:inst|muxCor1:inst20|inst30 } "NODE_NAME" } } { "muxCor1.bdf" "" { Schematic "C:/TAproj/muxCor1.bdf" { { 664 448 512 712 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.480 ns normMain:inst1\|main:inst\|reg:inst6\|inst 4 REG LCFF_X22_Y17_N1 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.480 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 3; REG Node = 'normMain:inst1\|main:inst\|reg:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { normMain:inst1|main:inst|muxCor1:inst20|inst30 normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 25.73 % ) " "Info: Total cell delay = 1.667 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.813 ns ( 74.27 % ) " "Info: Total interconnect delay = 4.813 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { B[4] normMain:inst1|main:inst|inst10~0 normMain:inst1|main:inst|muxCor1:inst20|inst30 normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst10~0 {} normMain:inst1|main:inst|muxCor1:inst20|inst30 {} normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 4.119ns 0.694ns 0.000ns } { 0.000ns 0.800ns 0.346ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.999 ns" { clock generator:inst|inst generator:inst|inst16 normMain:inst1|main:inst|inst22 normMain:inst1|main:inst|inst22~clkctrl normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.999 ns" { clock {} clock~combout {} generator:inst|inst {} generator:inst|inst16 {} normMain:inst1|main:inst|inst22 {} normMain:inst1|main:inst|inst22~clkctrl {} normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.447ns 0.239ns 0.217ns 1.396ns 0.650ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { B[4] normMain:inst1|main:inst|inst10~0 normMain:inst1|main:inst|muxCor1:inst20|inst30 normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { B[4] {} B[4]~combout {} normMain:inst1|main:inst|inst10~0 {} normMain:inst1|main:inst|muxCor1:inst20|inst30 {} normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 4.119ns 0.694ns 0.000ns } { 0.000ns 0.800ns 0.346ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 22 00:49:57 2020 " "Info: Processing ended: Fri May 22 00:49:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
