{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712743125449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712743125449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 13:58:45 2024 " "Processing started: Wed Apr 10 13:58:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712743125449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712743125449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712743125449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712743125733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712743125733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Verilog-Projects/midterm3/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712743131199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712743131199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712743131200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712743131200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Verilog-Projects/midterm3/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712743131201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712743131201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712743131219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:uut " "Elaborating entity \"encoder\" for hierarchy \"encoder:uut\"" {  } { { "tb.v" "uut" { Text "C:/Verilog-Projects/midterm3/tb.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712743131224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 encoder.v(8) " "Verilog HDL assignment warning at encoder.v(8): truncated value with size 32 to match size of target (3)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 encoder.v(9) " "Verilog HDL assignment warning at encoder.v(9): truncated value with size 32 to match size of target (3)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 encoder.v(10) " "Verilog HDL assignment warning at encoder.v(10): truncated value with size 32 to match size of target (3)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 encoder.v(11) " "Verilog HDL assignment warning at encoder.v(11): truncated value with size 32 to match size of target (3)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 encoder.v(12) " "Verilog HDL assignment warning at encoder.v(12): truncated value with size 32 to match size of target (3)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 encoder.v(13) " "Verilog HDL assignment warning at encoder.v(13): truncated value with size 32 to match size of target (3)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "encoder.v(5) " "Verilog HDL Case Statement warning at encoder.v(5): incomplete case statement has no default case item" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder.v(5) " "Verilog HDL Case Statement information at encoder.v(5): all case item expressions in this case statement are onehot" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out encoder.v(4) " "Verilog HDL Always Construct warning at encoder.v(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] encoder.v(4) " "Inferred latch for \"out\[0\]\" at encoder.v(4)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] encoder.v(4) " "Inferred latch for \"out\[1\]\" at encoder.v(4)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] encoder.v(4) " "Inferred latch for \"out\[2\]\" at encoder.v(4)" {  } { { "encoder.v" "" { Text "C:/Verilog-Projects/midterm3/encoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712743131225 "|tb|encoder:uut"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1712743131247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712743131266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 13:58:51 2024 " "Processing ended: Wed Apr 10 13:58:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712743131266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712743131266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712743131266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712743131266 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 10 s " "Quartus Prime Flow was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712743131865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712743132207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712743132207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 13:58:52 2024 " "Processing started: Wed Apr 10 13:58:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712743132207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1712743132207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim midterm midterm " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim midterm midterm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1712743132207 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim midterm midterm " "Quartus(args): --rtl_sim midterm midterm" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1712743132207 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1712743132299 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1712743132363 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1712743132364 ""}
{ "Warning" "0" "" "Warning: File midterm_run_msim_rtl_verilog.do already exists - backing up current file as midterm_run_msim_rtl_verilog.do.bak2" {  } {  } 0 0 "Warning: File midterm_run_msim_rtl_verilog.do already exists - backing up current file as midterm_run_msim_rtl_verilog.do.bak2" 0 0 "Shell" 0 0 1712743132427 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Verilog-Projects/midterm3/simulation/modelsim/midterm_run_msim_rtl_verilog.do" {  } { { "C:/Verilog-Projects/midterm3/simulation/modelsim/midterm_run_msim_rtl_verilog.do" "0" { Text "C:/Verilog-Projects/midterm3/simulation/modelsim/midterm_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Verilog-Projects/midterm3/simulation/modelsim/midterm_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1712743132433 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1712743132433 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1712743132436 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1712743132437 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Verilog-Projects/midterm3/midterm_nativelink_simulation.rpt" {  } { { "C:/Verilog-Projects/midterm3/midterm_nativelink_simulation.rpt" "0" { Text "C:/Verilog-Projects/midterm3/midterm_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Verilog-Projects/midterm3/midterm_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1712743132437 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1712743132437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712743132437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 13:58:52 2024 " "Processing ended: Wed Apr 10 13:58:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712743132437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712743132437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712743132437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712743132437 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712743155920 ""}
