Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  6 17:52:36 2018
| Host         : DESKTOP-7MRF67A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              15 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------+----------------------------+------------------+----------------+
|      Clock Signal     |    Enable Signal    |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------+---------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG        | MUXX/segmSelect     | MUXX/segmSelect[2]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG        | MUXX/segmSelect     | MUXX/segmSelect[1]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG        | MUXX/segmSelect     | MUXX/segmSelect[3]_i_1_n_0 |                1 |              1 |
|  FSM/watchRunning_n_0 |                     |                            |                1 |              2 |
|  clk_IBUF_BUFG        | FSM/nextState_n_0   | btnSysReset_IBUF           |                1 |              3 |
|  clk_IBUF_BUFG        | MUXX/segmSelect     |                            |                3 |              5 |
|  clk_IBUF_BUFG        | WS/tMins            | FSM/SR[0]                  |                1 |              6 |
|  clk_IBUF_BUFG        | WS/tSecs[5]_i_2_n_0 | WS/tSecs[5]_i_1_n_0        |                2 |              6 |
|  clk_IBUF_BUFG        |                     |                            |               13 |             47 |
+-----------------------+---------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 3      |                     1 |
| 5      |                     1 |
| 6      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


