/* AUTOGENERATED DO NOT MODIFY */

/**
  ******************************************************************************
  * @file    network.c
  * @brief   NN Code autogenerated DO NOT MODIFY IT
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2023 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */

/*
 * GIT_SHA         "0307e413493a9893cb1f0a1266b856e2af3bba2b"
 * GIT_BRANCH      "STAI-2.0"
 * GIT_DESCRIPTION "STAI-2.0-RC1-1-1-g0307e413"
 *
 * Command Line options:
 * --onnx-input = "C:/ST/CurrentDev/GS_AED_N6_RC2/Projects/X-CUBE-AI/models/st_ai_output/stft_tcnn_medium_sigmoid_nonorm_qdq_pc_ff_257x40_int8_OE_3_1_0.onnx"
 * --out-dir-prefix = "C:/ST/CurrentDev/GS_AED_N6_RC2/Projects/X-CUBE-AI/models/st_ai_ws/neural_art__network/"
 * --all-buffers-info = true
 * --mvei = true
 * --load-mdesc-file = "C:/ST/stedgeai-windows-10.0.0-RC1-16-signed/Utilities/configs/stm32n6"
 * --load-mpool-file = "C:/ST/CurrentDev/GS_AED_N6_RC2/Projects/X-CUBE-AI/models/stm32n6"
 * --cache-maintenance = true
 * --native-float = true
 * --json-quant-file = "C:/ST/CurrentDev/GS_AED_N6_RC2/Projects/X-CUBE-AI/models/st_ai_output/stft_tcnn_medium_sigmoid_nonorm_qdq_pc_ff_257x40_int8_OE_3_1_0_Q.json"
 * --optimization = 3
 * --Os = true
 * --Omax-ca-pipe = 4
 * --Ocache-opt = true
 * --csv-file = "network"
 * --output-info-file = "c_info"
 */

#include "ll_aton_NN_interface.h"
#include "ll_aton.h"
#include "ll_aton_lib.h"
#include "ll_aton_version.h"
#include "ll_sw.h"

#if LL_ATON_VERSION_MAJOR != 1 || LL_ATON_VERSION_MINOR != 0 || LL_ATON_VERSION_MICRO != 0 || LL_ATON_VERSION_DEV != 16
#  warning "Possible mismatch in ll_aton library used"
#endif

#if !defined(LL_ATON_DBG_BUFFER_INFO_EXCLUDED)
#  define LL_ATON_DBG_BUFFER_INFO_EXCLUDED 0
#endif

/* global pool 4 is ? */
/* index=4 file postfix=xSPI1 name=hyperRAM offset=0x90000000  absolute_mode size=16777208 READ_WRITE THROUGHPUT=MID LATENCY=HIGH byte width=2 freq ratio=5 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=ON read_power=380 write_power=340 use4initializers=YES score=82  */
/* global pool 5 is 1.59 MB */
/* index=5 file postfix=xSPI2 name=octoFlash offset=0x70180000  absolute_mode size=66060280 READ_ONLY THROUGHPUT=MID LATENCY=HIGH byte width=1 freq ratio=6 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=ON read_power=110 write_power=400 use4initializers=YES score=50  */
/* global pool 0 is 100.09 KB */
/* index=0 file postfix=AXISRAM6 name=npuRAM6 offset=0x34350000  absolute_mode size=458744 READ_WRITE THROUGHPUT=HIGH LATENCY=LOW byte width=8 freq ratio=1.25 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=19.006 write_power=15.79 use4initializers=NO score=94  */
/* global pool 1 is ? */
/* index=1 file postfix=AXISRAM2 name=cpuRAM2 offset=0x34100000  absolute_mode size=1048568 READ_WRITE THROUGHPUT=MID LATENCY=MID byte width=8 freq ratio=2.5 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=17.324 write_power=15.321 use4initializers=NO score=84  */
/* global pool 2 is ? */
/* index=2 file postfix=AXIFLEXMEM name=flexMEM offset=0x34000000  absolute_mode size=0 READ_WRITE THROUGHPUT=MID LATENCY=MID byte width=8 freq ratio=2.5 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=9.381 write_power=8.569 use4initializers=NO score=84  */
/* global pool 3 is ? */
/* index=3 file postfix=AXISRAM1 name=cpuRAM1 offset=0x34000000  absolute_mode size=0 READ_WRITE THROUGHPUT=MID LATENCY=MID byte width=8 freq ratio=2.5 burst max length=MAXINT burst penalty=0 pipelined=ON cacheable=OFF read_power=16.616 write_power=14.522 use4initializers=NO score=84  */

LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_Default(uint32_t num, void* buffer, uint32_t size)
{
  { 
    return LL_ATON_User_IO_WRONG_INDEX;
  }
}

void *LL_ATON_Get_User_Input_Buffer_Default(uint32_t num)
{
  { 
    return NULL;
  }
}

LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_Default(uint32_t num, void* buffer, uint32_t size)
{
  { 
    return LL_ATON_User_IO_WRONG_INDEX;
  }
}

void *LL_ATON_Get_User_Output_Buffer_Default(uint32_t num)
{
  { 
    return NULL;
  }
}

bool LL_ATON_EC_Network_Init_Default(void)
{
  return true;
}

bool LL_ATON_EC_Inference_Init_Default(void)
{
  return true;
}

/* scheduling epoch=0    nodes=99  ------------------------------------------------------------------- */

/* scheduling epoch=1    nodes=1   ------------------------------------------------------------------- */

/* scheduling epoch=2    nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Identity_inserted_id300 */

static void LL_ATON_Start_EpochBlock_2(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Identity_inserted_id300 */
  /* node=Identity_inserted_id300 satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id300 input ports=0 range=0[0,10280] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id300_dma_init_in_0_2 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_4_out_0_inserted_in300 */
    .offset_start = 0,
    .offset_end = 40,
    .offset_limit = 10344,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Identity_inserted_id300_dma_init_in_0_2, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 10280 */

  /* Dma output units from cycle: */
  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id300 output ports=0 range=0[30768,41048] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id300_dma_init_out_0_2 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_4_out_0_inserted_out300 */
    .offset_start = 30768,
    .offset_limit = 41112,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 1,
    .batch_offset = 257,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 10280,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Identity_inserted_id300_dma_init_out_0_2, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_2[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id300 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=2 */
  LL_Switch_Init(switch_init_in_2, 1);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30752) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41056) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30752) /* Equivalent hex address = 0x34357820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41056) /* Equivalent hex address = 0x3435a060UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_2_all_units[] = {
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_2_all_units, 2);

}

static void LL_ATON_End_EpochBlock_2(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_2[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id300 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=2 */
  LL_Switch_Deinit(switch_deinit_in_2, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_2_all_units[] = {
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_2_all_units, 2);

}


/* scheduling epoch=3    nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_3(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer start address (first line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 10272) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 10304) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 10272) /* Equivalent hex address = 0x34352820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 10304) /* Equivalent hex address = 0x34352840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer end address (last line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30752) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30752) /* Equivalent hex address = 0x34357820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) /* Equivalent hex address = 0x34357840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer start address (first line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51264) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) /* Equivalent hex address = 0x3435c820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51264) /* Equivalent hex address = 0x3435c840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer end address (last line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56384) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56384) /* Equivalent hex address = 0x3435dc40UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) /* Equivalent hex address = 0x3435dc60UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=Conv node=Conv2D_5 */
  Conv_integer_sw_info conv_integer1_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 40,
    .general.input.dim.tensor_w = 1,
    .general.input.dim.tensor_c = 257,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 10280,
    .general.input.stride.h = 257,
    .general.input.stride.w = 257,
    .general.input.stride.c = 1,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30768) /* Equivalent hex address = 0x34357830UL */,
    .general.input.format.is_signed = 1,
    /* "weights" tensor-related info: */
    .weights.dim.tensor_b = 512,
    .weights.dim.tensor_h = 1,
    .weights.dim.tensor_w = 1,
    .weights.dim.tensor_c = 257,
    .weights.dim.num_elem = 131584,
    .weights.stride.b = 257,
    .weights.stride.h = 257,
    .weights.stride.w = 257,
    .weights.stride.c = 1,
    .weights.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 795744) /* Equivalent hex address = 0x70242460UL */,
    .weights.format.is_signed = 1,
    /* "bias" tensor-related info: */
    .bias.dim.tensor_b = 1,
    .bias.dim.tensor_h = 1,
    .bias.dim.tensor_w = 1,
    .bias.dim.tensor_c = 512,
    .bias.dim.num_elem = 512,
    .bias.stride.b = 2048,
    .bias.stride.h = 2048,
    .bias.stride.w = 4,
    .bias.stride.c = 4,
    .bias.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1622112) /* Equivalent hex address = 0x7030c060UL */,
    .bias.format.is_signed = 1,
    /* "is" tensor-related info: */
    .is.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665216) /* Equivalent hex address = 0x703168c0UL */,
    .is.format.is_signed = 0,
    .is.dim.num_elem = 1,
    /* "izp" tensor-related info: */
    .izp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665712) /* Equivalent hex address = 0x70316ab0UL */,
    .izp.format.is_signed = 1,
    .izp.dim.num_elem = 1,
    /* "ws" tensor-related info: */
    .ws.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1624160) /* Equivalent hex address = 0x7030c860UL */,
    .ws.format.is_signed = 0,
    .ws.dim.num_elem = 512,
    /* "wzp" tensor-related info: */
    .wzp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1662144) /* Equivalent hex address = 0x70315cc0UL */,
    .wzp.format.is_signed = 1,
    .wzp.dim.num_elem = 512,
    /* "os" tensor-related info: */
    .os.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665232) /* Equivalent hex address = 0x703168d0UL */,
    .os.format.is_signed = 0,
    .os.dim.num_elem = 1,
    /* "ozp" tensor-related info: */
    .ozp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665728) /* Equivalent hex address = 0x70316ac0UL */,
    .ozp.format.is_signed = 1,
    .ozp.dim.num_elem = 1,
    /* "scratch" tensor-related info: */
    .scratch.dim.tensor_b = 1,
    .scratch.dim.tensor_h = 1,
    .scratch.dim.tensor_w = 1,
    .scratch.dim.tensor_c = 5155,
    .scratch.dim.num_elem = 5155,
    .scratch.stride.b = 5155,
    .scratch.stride.h = 5155,
    .scratch.stride.w = 5155,
    .scratch.stride.c = 1,
    .scratch.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51248) /* Equivalent hex address = 0x3435c830UL */,
    .scratch.format.is_signed = 1,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 40,
    .general.output.dim.tensor_w = 1,
    .general.output.dim.tensor_c = 512,
    .general.output.dim.num_elem = 20480,
    .general.output.stride.b = 20480,
    .general.output.stride.h = 512,
    .general.output.stride.w = 512,
    .general.output.stride.c = 1,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 10288) /* Equivalent hex address = 0x34352830UL */,
    .general.output.format.is_signed = 1,
    /* Node-specific Hyper-parameters: */
    .ngroup = 1,
    .pads = {0, 0, 0, 0},
    .strides = {1, 1},
    .dilations = {1, 1},
    .fwd_func = LL_SW_SSSA_PW_CONV,
    .general.type = LL_SW_CONV,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node Conv2D_5 mapped on EmbedNets (INTEGER) as Conv | Category: Computational */
  ll_sw_forward_conv_integer(&conv_integer1_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 10272) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 10272) /* Equivalent hex address = 0x34352820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) /* Equivalent hex address = 0x34357840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) /* Equivalent hex address = 0x3435c820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) /* Equivalent hex address = 0x3435dc60UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=4    nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_4(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Sub node=Conv2D_8_suboff_0 */
  static const LL_Arithacc_InitTypeDef Conv2D_8_suboff_0_init4 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_8_suboff_0_init4);


  /* Dma inputs units to cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_8_suboff_0 input ports=0 range=0[10288,30768] */

  static const LL_Streng_TensorInitTypeDef Conv2D_8_suboff_0_dma_init_in_0_4 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_7_out_0 */
    .offset_start = 10288,
    .offset_end = 30768,
    .offset_limit = 30832,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Conv2D_8_suboff_0_dma_init_in_0_4, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_8_suboff_0 output ports=0 range=0[30768,51248] */

  static const LL_Streng_TensorInitTypeDef Conv2D_8_suboff_0_dma_init_out_0_4 = {
    /* to memory from canonical with batch=8 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_8_zero_off_out_1 */
    .offset_start = 30768,
    .offset_limit = 51312,
    .frame_count = 0,
    .fwidth = 64,
    .fheight = 1,
    .batch_depth = 8,
    .batch_offset = 320,
    .frame_offset = 8,
    .line_offset = 8,
    .loop_offset = 20480,
    .frame_loop_cnt = 40,
    .frame_tot_cnt = 40,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Conv2D_8_suboff_0_dma_init_out_0_4, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_4[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_suboff_0 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_suboff_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
  };


  /* epoch=4 */
  LL_Switch_Init(switch_init_in_4, 2);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_4_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_4_all_units, 3);

}

static void LL_ATON_End_EpochBlock_4(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_4[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_suboff_0 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_suboff_0 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
  };


  /* epoch=4 */
  LL_Switch_Deinit(switch_deinit_in_4, 2);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_4_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_4_all_units, 3);

}


/* scheduling epoch=5    nodes=4   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_5(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_8 */
  static const LL_Convacc_InitTypeDef Conv2D_8_init5 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 0,
    .dss2mode = 0,
    .kseten = 0,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 2,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 2,
    .raw_o = 0,
    .fWidth = 40,
    .fHeight = 1,
    .kernelWidth = 3,
    .kernelHeight = 1,
    .nKernels = 8,
    .batchDepth = 8,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 1,
    .right_padding = 1,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 39,
    .top_crop = 0,
    .bot_crop = 0,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_8_init5);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Mul node=Conv2D_8_mul_scale_3 */
  static const LL_Arithacc_InitTypeDef Conv2D_8_mul_scale_3_init5 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 4,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 8,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1652832) /* Equivalent hex address = 0x70313860UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Conv2D_8_mul_scale_3_init5);


  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Add node=Conv2D_8_off_bias_6 */
  static const LL_Arithacc_InitTypeDef Conv2D_8_off_bias_6_init5 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 8,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 23618,
    .B_scalar = 0,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1609824) /* Equivalent hex address = 0x70309060UL */},
    .vec_precision = {16, 16, 32},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_8_off_bias_6_init5);


  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Sub node=Conv2D_11_suboff_9 */
  static const LL_Arithacc_InitTypeDef Conv2D_11_suboff_9_init5 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 8,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_11_suboff_9_init5);


  /* Dma inputs units to cycle: */
  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_8 input ports=0 range=0[30768,51248] */

  static const LL_Streng_TensorInitTypeDef Conv2D_8_dma_init_in_0_5 = {
    /* 40x1x8(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_8_zero_off_out_1 */
    .offset_start = 30768,
    .offset_end = 31088,
    .offset_limit = 51312,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 320,
    .frame_loop_cnt = 1,
    .frame_tot_cnt = 64,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Conv2D_8_dma_init_in_0_5, 1);

  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_8 input ports=1 range=5[1585248,1597536] */

  static const LL_Streng_TensorInitTypeDef Conv2D_8_dma_init_in_1_5 = {
    /* 512x3x1x8(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_8_weights_inflated_109 */
    .offset_start = 1585248,
    .offset_end = 1597536,
    .offset_limit = 1597600,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Conv2D_8_dma_init_in_1_5, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */
  /* octoFlash -> 12288 */

  /* Dma output units from cycle: */
  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_suboff_9 output ports=0 range=0[10288,30768] */

  static const LL_Streng_TensorInitTypeDef Conv2D_11_suboff_9_dma_init_out_0_5 = {
    /* to memory canonical from batch=8 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_11_zero_off_out_10 */
    .offset_start = 10288,
    .offset_limit = 30832,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 8,
    .batch_offset = 512,
    .frame_offset = 8,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 64,
    .frame_tot_cnt = 64,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_11_suboff_9_dma_init_out_0_5, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_5[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_mul_scale_3 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_off_bias_6 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_9 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_9 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=5 */
  LL_Switch_Init(switch_init_in_5, 6);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_5_all_units[] = {
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_5_all_units, 7);

}

static void LL_ATON_End_EpochBlock_5(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_5[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_mul_scale_3 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_8_off_bias_6 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_9 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_9 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=5 */
  LL_Switch_Deinit(switch_deinit_in_5, 6);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_5_all_units[] = {
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_5_all_units, 7);

}


/* scheduling epoch=6    nodes=9   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_6(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 11 [CONV_ACC_V2 1] */
  /* kind=Conv node=Conv2D_11 */
  static const LL_Convacc_InitTypeDef Conv2D_11_init6 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .kfilt_tot = 4,
    .kfilt_first = 0,
    .kfilt_last = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 5,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(1, &Conv2D_11_init6);


  /* Unit= 12 [CONV_ACC_V2 2] */
  /* kind=Conv node=Conv2D_11_ca_pipe_1 */
  static const LL_Convacc_InitTypeDef Conv2D_11_ca_pipe_1_init6 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 1,
    .kfilt_last = 1,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(2, &Conv2D_11_ca_pipe_1_init6);


  /* Unit= 13 [CONV_ACC_V2 3] */
  /* kind=Conv node=Conv2D_11_ca_pipe_2 */
  static const LL_Convacc_InitTypeDef Conv2D_11_ca_pipe_2_init6 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 2,
    .kfilt_last = 2,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(3, &Conv2D_11_ca_pipe_2_init6);


  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_11_ca_pipe_3 */
  static const LL_Convacc_InitTypeDef Conv2D_11_ca_pipe_3_init6 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 3,
    .kfilt_last = 3,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 5,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_11_ca_pipe_3_init6);


  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Mul node=Conv2D_11_mul_scale_12 */
  static const LL_Arithacc_InitTypeDef Conv2D_11_mul_scale_12_init6 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 12,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1658976) /* Equivalent hex address = 0x70315060UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_11_mul_scale_12_init6);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Conv2D_11_off_bias_15 */
  static const LL_Arithacc_InitTypeDef Conv2D_11_off_bias_15_init6 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 19649,
    .B_scalar = 256,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Conv2D_11_off_bias_15_init6);


  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Add node=Add_15 */
  static const LL_Arithacc_InitTypeDef Add_15_init6 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 15,
    .scalar = 1,
    .dualinput = 1,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_NONE,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 6,
    .fWidth = 40,
    .fHeight = 257,
    .fChannels = 1,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 27350,
    .B_scalar = 23029,
    .C_scalar = 31540,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Add_15_init6);


  /* Dma inputs units to cycle: */
  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_11 input ports=0 range=0[10288,30768] */

  static const LL_Streng_TensorInitTypeDef Conv2D_11_dma_init_in_0_6 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_11_zero_off_out_10 */
    .offset_start = 10288,
    .offset_limit = 30832,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_11_dma_init_in_0_6, 1);

  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_11 input ports=1 range=5[0,132612] */

  static const LL_Streng_TensorInitTypeDef Conv2D_11_dma_init_in_1_6 = {
    /* 257x1x1x512(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_11_weights */
    .offset_start = 0,
    .offset_end = 129,
    .offset_limit = 132680,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 129,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1028,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_11_dma_init_in_1_6, 1);

  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_ca_pipe_1 input ports=0 range=0[10288,30768] */

  static const LL_Streng_TensorInitTypeDef Conv2D_11_ca_pipe_1_dma_init_in_0_6 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_11_zero_off_out_10_copy_in_1 ca pipe offset=1 */
    .offset_start = 10416,
    .offset_limit = 30832,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_11_ca_pipe_1_dma_init_in_0_6, 1);

  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_ca_pipe_2 input ports=0 range=0[10288,30768] */

  static const LL_Streng_TensorInitTypeDef Conv2D_11_ca_pipe_2_dma_init_in_0_6 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_11_zero_off_out_10_copy_in_2 ca pipe offset=2 */
    .offset_start = 10544,
    .offset_limit = 30832,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_11_ca_pipe_2_dma_init_in_0_6, 1);

  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_ca_pipe_3 input ports=0 range=0[10288,30768] */

  static const LL_Streng_TensorInitTypeDef Conv2D_11_ca_pipe_3_dma_init_in_0_6 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_11_zero_off_out_10_copy_in_3 ca pipe offset=3 */
    .offset_start = 10672,
    .offset_limit = 30832,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Conv2D_11_ca_pipe_3_dma_init_in_0_6, 1);

  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Add_15 input ports=1 range=0[0,10280] */

  static const LL_Streng_TensorInitTypeDef Add_15_dma_init_in_1_6 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_3_out_0 */
    .offset_start = 0,
    .offset_end = 10280,
    .offset_limit = 10344,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Add_15_dma_init_in_1_6, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 5273640 */
  /* octoFlash -> 131584 */

  /* Dma output units from cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Add_15 output ports=0 range=0[81920,92200] */

  static const LL_Streng_TensorInitTypeDef Add_15_dma_init_out_0_6 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Add_15_out_0 */
    .offset_start = 81920,
    .offset_end = 92200,
    .offset_limit = 92264,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Add_15_dma_init_out_0_6, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_6[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_12 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_15 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_15 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_15 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_15 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=6 */
  LL_Switch_Init(switch_init_in_6, 16);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_6_all_units[] = {
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_6_all_units, 14);

}

static void LL_ATON_End_EpochBlock_6(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_6[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_12 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_15 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_15 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_15 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_15 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=6 */
  LL_Switch_Deinit(switch_deinit_in_6, 16);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_6_all_units[] = {
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_6_all_units, 14);

}


/* scheduling epoch=7    nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Identity_inserted_id304 */

static void LL_ATON_Start_EpochBlock_7(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Identity_inserted_id304 */
  /* node=Identity_inserted_id304 satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id304 input ports=0 range=0[81920,92200] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id304_dma_init_in_0_7 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_18_out_0_inserted_in304 */
    .offset_start = 81920,
    .offset_end = 81960,
    .offset_limit = 92264,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Identity_inserted_id304_dma_init_in_0_7, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 10280 */

  /* Dma output units from cycle: */
  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id304 output ports=0 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id304_dma_init_out_0_7 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_18_out_0_inserted_out304 */
    .offset_start = 92208,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 1,
    .batch_offset = 257,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 10280,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Identity_inserted_id304_dma_init_out_0_7, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_7[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id304 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
  };


  /* epoch=7 */
  LL_Switch_Init(switch_init_in_7, 1);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 92192) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 102496) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 92192) /* Equivalent hex address = 0x34366820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 102496) /* Equivalent hex address = 0x34369060UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_7_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_7_all_units, 2);

}

static void LL_ATON_End_EpochBlock_7(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_7[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id304 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
  };


  /* epoch=7 */
  LL_Switch_Deinit(switch_deinit_in_7, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_7_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_7_all_units, 2);

}


/* scheduling epoch=8    nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_8(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer end address (last line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) /* Equivalent hex address = 0x3435b420UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=Conv node=Conv2D_19 */
  Conv_integer_sw_info conv_integer2_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 40,
    .general.input.dim.tensor_w = 1,
    .general.input.dim.tensor_c = 257,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 10280,
    .general.input.stride.h = 257,
    .general.input.stride.w = 257,
    .general.input.stride.c = 1,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 92208) /* Equivalent hex address = 0x34366830UL */,
    .general.input.format.is_signed = 1,
    /* "weights" tensor-related info: */
    .weights.dim.tensor_b = 512,
    .weights.dim.tensor_h = 1,
    .weights.dim.tensor_w = 1,
    .weights.dim.tensor_c = 257,
    .weights.dim.num_elem = 131584,
    .weights.stride.b = 257,
    .weights.stride.h = 257,
    .weights.stride.w = 257,
    .weights.stride.c = 1,
    .weights.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 927328) /* Equivalent hex address = 0x70262660UL */,
    .weights.format.is_signed = 1,
    /* "bias" tensor-related info: */
    .bias.dim.tensor_b = 1,
    .bias.dim.tensor_h = 1,
    .bias.dim.tensor_w = 1,
    .bias.dim.tensor_c = 512,
    .bias.dim.num_elem = 512,
    .bias.stride.b = 2048,
    .bias.stride.h = 2048,
    .bias.stride.w = 4,
    .bias.stride.c = 4,
    .bias.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1626208) /* Equivalent hex address = 0x7030d060UL */,
    .bias.format.is_signed = 1,
    /* "is" tensor-related info: */
    .is.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665248) /* Equivalent hex address = 0x703168e0UL */,
    .is.format.is_signed = 0,
    .is.dim.num_elem = 1,
    /* "izp" tensor-related info: */
    .izp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665744) /* Equivalent hex address = 0x70316ad0UL */,
    .izp.format.is_signed = 1,
    .izp.dim.num_elem = 1,
    /* "ws" tensor-related info: */
    .ws.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1628256) /* Equivalent hex address = 0x7030d860UL */,
    .ws.format.is_signed = 0,
    .ws.dim.num_elem = 512,
    /* "wzp" tensor-related info: */
    .wzp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1662656) /* Equivalent hex address = 0x70315ec0UL */,
    .wzp.format.is_signed = 1,
    .wzp.dim.num_elem = 512,
    /* "os" tensor-related info: */
    .os.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665264) /* Equivalent hex address = 0x703168f0UL */,
    .os.format.is_signed = 0,
    .os.dim.num_elem = 1,
    /* "ozp" tensor-related info: */
    .ozp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665760) /* Equivalent hex address = 0x70316ae0UL */,
    .ozp.format.is_signed = 1,
    .ozp.dim.num_elem = 1,
    /* "scratch" tensor-related info: */
    .scratch.dim.tensor_b = 1,
    .scratch.dim.tensor_h = 1,
    .scratch.dim.tensor_w = 1,
    .scratch.dim.tensor_c = 5155,
    .scratch.dim.num_elem = 5155,
    .scratch.stride.b = 5155,
    .scratch.stride.h = 5155,
    .scratch.stride.w = 5155,
    .scratch.stride.c = 1,
    .scratch.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */,
    .scratch.format.is_signed = 1,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 40,
    .general.output.dim.tensor_w = 1,
    .general.output.dim.tensor_c = 512,
    .general.output.dim.num_elem = 20480,
    .general.output.stride.b = 20480,
    .general.output.stride.h = 512,
    .general.output.stride.w = 512,
    .general.output.stride.c = 1,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.output.format.is_signed = 1,
    /* Node-specific Hyper-parameters: */
    .ngroup = 1,
    .pads = {0, 0, 0, 0},
    .strides = {1, 1},
    .dilations = {1, 1},
    .fwd_func = LL_SW_SSSA_PW_CONV,
    .general.type = LL_SW_CONV,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node Conv2D_19 mapped on EmbedNets (INTEGER) as Conv | Category: Computational */
  ll_sw_forward_conv_integer(&conv_integer2_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=9    nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_9(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Sub node=Conv2D_22_suboff_18 */
  static const LL_Arithacc_InitTypeDef Conv2D_22_suboff_18_init9 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_22_suboff_18_init9);


  /* Dma inputs units to cycle: */
  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22_suboff_18 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_suboff_18_dma_init_in_0_9 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_21_out_0 */
    .offset_start = 0,
    .offset_end = 20480,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_22_suboff_18_dma_init_in_0_9, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22_suboff_18 output ports=0 range=0[20480,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_suboff_18_dma_init_out_0_9 = {
    /* to memory with batch=512 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_22_zero_off_out_19 */
    .offset_start = 20480,
    .offset_end = 40960,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_22_suboff_18_dma_init_out_0_9, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_9[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_suboff_18 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_suboff_18 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=9 */
  LL_Switch_Init(switch_init_in_9, 2);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_9_all_units[] = {
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_9_all_units, 3);

}

static void LL_ATON_End_EpochBlock_9(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_9[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_suboff_18 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_suboff_18 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=9 */
  LL_Switch_Deinit(switch_deinit_in_9, 2);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_9_all_units[] = {
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_9_all_units, 3);

}


/* scheduling epoch=10   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_10(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=SpaceToDepth node=SpaceToDepth_inserted_id305 */
  static const uint32_t SpaceToDepth_inserted_id305_tensor_info_in_10__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t SpaceToDepth_inserted_id305_tensor_info_in_10__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const float SpaceToDepth_inserted_id305_tensor_info_in_10_Conv2D_22_zero_off_out_19_inserted_in305_quant_scale[] = { 0.129065006971359 };
  static const int16_t SpaceToDepth_inserted_id305_tensor_info_in_10_Conv2D_22_zero_off_out_19_inserted_in305_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id305_tensor_info_in_10[] = {
    {
      .name = "Conv2D_22_zero_off_out_19_inserted_in305",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 20480,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 10,
      .batch = 512,
      .mem_shape = SpaceToDepth_inserted_id305_tensor_info_in_10__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id305_tensor_info_in_10__shape_1_512_40_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id305_tensor_info_in_10_Conv2D_22_zero_off_out_19_inserted_in305_quant_scale,
      .offset = SpaceToDepth_inserted_id305_tensor_info_in_10_Conv2D_22_zero_off_out_19_inserted_in305_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t SpaceToDepth_inserted_id305_tensor_info_out_10__shape_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const uint32_t SpaceToDepth_inserted_id305_tensor_info_out_10__mem_shape_L_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const float SpaceToDepth_inserted_id305_tensor_info_out_10_Conv2D_22_zero_off_out_19_inserted_out305_quant_scale[] = { 0.129065006971359 };
  static const int16_t SpaceToDepth_inserted_id305_tensor_info_out_10_Conv2D_22_zero_off_out_19_inserted_out305_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id305_tensor_info_out_10[] = {
    {
      .name = "Conv2D_22_zero_off_out_19_inserted_out305",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 20480,
      .offset_limit = 20544,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 10,
      .batch = 1024,
      .mem_shape = SpaceToDepth_inserted_id305_tensor_info_out_10__mem_shape_L_1_1024_20_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id305_tensor_info_out_10__shape_1_1024_20_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id305_tensor_info_out_10_Conv2D_22_zero_off_out_19_inserted_out305_quant_scale,
      .offset = SpaceToDepth_inserted_id305_tensor_info_out_10_Conv2D_22_zero_off_out_19_inserted_out305_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_SpaceToDepth(SpaceToDepth_inserted_id305_tensor_info_in_10, 1, SpaceToDepth_inserted_id305_tensor_info_out_10, 2, 1, 1, 2);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=11   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Conv2D_22_conv_identity */

static void LL_ATON_Start_EpochBlock_11(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Conv2D_22_conv_identity */
  /* node=Conv2D_22_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22_conv_identity input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_conv_identity_dma_init_in_0_11 = {
    /* memory canonical to batch=1 */
    .dir = 0,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_22_zero_off_out_19_copy_in_31 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 20,
    .batch_depth = 1,
    .batch_offset = 1024,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 1024,
    .frame_tot_cnt = 1024,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Conv2D_22_conv_identity_dma_init_in_0_11, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22_conv_identity output ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_conv_identity_dma_init_out_0_11 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_22_zero_off_out_19_inserted_out305_cp_in_31 */
    .offset_start = 40960,
    .offset_end = 40980,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1024,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Conv2D_22_conv_identity_dma_init_out_0_11, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_11[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
  };


  /* epoch=11 */
  LL_Switch_Init(switch_init_in_11, 1);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_11_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_11_all_units, 2);

}

static void LL_ATON_End_EpochBlock_11(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_11[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
  };


  /* epoch=11 */
  LL_Switch_Deinit(switch_deinit_in_11, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_11_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_11_all_units, 2);

}


/* scheduling epoch=12   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_12(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_22 */
  static const LL_Convacc_InitTypeDef Conv2D_22_init12 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 0,
    .dss2mode = 0,
    .kseten = 0,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 2,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 2,
    .raw_o = 0,
    .fWidth = 20,
    .fHeight = 1,
    .kernelWidth = 3,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 1,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 1,
    .right_padding = 1,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 19,
    .top_crop = 0,
    .bot_crop = 0,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_22_init12);


  /* Dma inputs units to cycle: */
  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22 input ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_dma_init_in_0_12 = {
    /* 20x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_22_zero_off_out_19 */
    .offset_start = 40960,
    .offset_end = 40980,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20,
    .frame_loop_cnt = 1,
    .frame_tot_cnt = 1024,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_22_dma_init_in_0_12, 1);

  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22 input ports=1 range=5[1646688,1648224] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_dma_init_in_1_12 = {
    /* 512x3x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_22_weights */
    .offset_start = 1646688,
    .offset_end = 1648224,
    .offset_limit = 1648288,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 2,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_22_dma_init_in_1_12, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */
  /* octoFlash -> 3072 */

  /* Dma output units from cycle: */
  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22 output ports=0 range=0[0,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_dma_init_out_0_12 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_22_out_0 */
    .offset_start = 0,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 20,
    .batch_depth = 1,
    .batch_offset = 2048,
    .frame_offset = 2,
    .line_offset = 0,
    .loop_offset = 40960,
    .frame_loop_cnt = 1024,
    .frame_tot_cnt = 1024,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_22_dma_init_out_0_12, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_12[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=12 */
  LL_Switch_Init(switch_init_in_12, 3);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_12_all_units[] = {
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_12_all_units, 4);

}

static void LL_ATON_End_EpochBlock_12(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_12[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=12 */
  LL_Switch_Deinit(switch_deinit_in_12, 3);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_12_all_units[] = {
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_12_all_units, 4);

}


/* scheduling epoch=13   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_13(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=DepthToSpace node=DepthToSpace_inserted_id308 */
  static const uint32_t DepthToSpace_inserted_id308_tensor_info_in_13__shape_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const uint32_t DepthToSpace_inserted_id308_tensor_info_in_13__mem_shape_L_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id308_tensor_info_in_13[] = {
    {
      .name = "Conv2D_22_out_0_copy_in_5",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 13,
      .batch = 1024,
      .mem_shape = DepthToSpace_inserted_id308_tensor_info_in_13__mem_shape_L_1_1024_20_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id308_tensor_info_in_13__shape_1_1024_20_1,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t DepthToSpace_inserted_id308_tensor_info_out_13__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t DepthToSpace_inserted_id308_tensor_info_out_13__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id308_tensor_info_out_13[] = {
    {
      .name = "Conv2D_22_out_0_cp_in_4_cp_in_5",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 40960,
      .offset_end = 81920,
      .offset_limit = 81984,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 13,
      .batch = 512,
      .mem_shape = DepthToSpace_inserted_id308_tensor_info_out_13__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id308_tensor_info_out_13__shape_1_512_40_1,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_DepthToSpace(DepthToSpace_inserted_id308_tensor_info_in_13, 1, DepthToSpace_inserted_id308_tensor_info_out_13, 2, 1, 5, 0);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=14   nodes=3   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_14(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Mul node=Conv2D_22_mul_scale_21 */
  static const LL_Arithacc_InitTypeDef Conv2D_22_mul_scale_21_init14 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 2,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1653856) /* Equivalent hex address = 0x70313c60UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_22_mul_scale_21_init14);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Conv2D_22_off_bias_24 */
  static const LL_Arithacc_InitTypeDef Conv2D_22_off_bias_24_init14 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 31428,
    .B_scalar = 0,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1611872) /* Equivalent hex address = 0x70309860UL */},
    .vec_precision = {16, 16, 32},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Conv2D_22_off_bias_24_init14);


  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Sub node=Conv2D_25_suboff_27 */
  static const LL_Arithacc_InitTypeDef Conv2D_25_suboff_27_init14 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_25_suboff_27_init14);


  /* Dma inputs units to cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_22_mul_scale_21 input ports=0 range=0[40960,81920] */

  static const LL_Streng_TensorInitTypeDef Conv2D_22_mul_scale_21_dma_init_in_0_14 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_22_out_0 */
    .offset_start = 40960,
    .offset_end = 81920,
    .offset_limit = 81984,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40960,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_22_mul_scale_21_dma_init_in_0_14, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 40960 */

  /* Dma output units from cycle: */
  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_25_suboff_27 output ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_25_suboff_27_dma_init_out_0_14 = {
    /* to memory from canonical with batch=128 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_25_zero_off_out_28 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 4,
    .fheight = 1,
    .batch_depth = 128,
    .batch_offset = 5120,
    .frame_offset = 128,
    .line_offset = 128,
    .loop_offset = 20480,
    .frame_loop_cnt = 40,
    .frame_tot_cnt = 40,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_25_suboff_27_dma_init_out_0_14, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_14[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_mul_scale_21 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_off_bias_24 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_suboff_27 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_suboff_27 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=14 */
  LL_Switch_Init(switch_init_in_14, 4);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_14_all_units[] = {
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_14_all_units, 5);

}

static void LL_ATON_End_EpochBlock_14(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_14[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_mul_scale_21 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_22_off_bias_24 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_suboff_27 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_suboff_27 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=14 */
  LL_Switch_Deinit(switch_deinit_in_14, 4);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_14_all_units[] = {
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_14_all_units, 5);

}


/* scheduling epoch=15   nodes=9   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_15(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 11 [CONV_ACC_V2 1] */
  /* kind=Conv node=Conv2D_25 */
  static const LL_Convacc_InitTypeDef Conv2D_25_init15 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .kfilt_tot = 4,
    .kfilt_first = 0,
    .kfilt_last = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 5,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(1, &Conv2D_25_init15);


  /* Unit= 12 [CONV_ACC_V2 2] */
  /* kind=Conv node=Conv2D_25_ca_pipe_1 */
  static const LL_Convacc_InitTypeDef Conv2D_25_ca_pipe_1_init15 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 1,
    .kfilt_last = 1,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(2, &Conv2D_25_ca_pipe_1_init15);


  /* Unit= 13 [CONV_ACC_V2 3] */
  /* kind=Conv node=Conv2D_25_ca_pipe_2 */
  static const LL_Convacc_InitTypeDef Conv2D_25_ca_pipe_2_init15 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 2,
    .kfilt_last = 2,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(3, &Conv2D_25_ca_pipe_2_init15);


  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_25_ca_pipe_3 */
  static const LL_Convacc_InitTypeDef Conv2D_25_ca_pipe_3_init15 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 3,
    .kfilt_last = 3,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 5,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_25_ca_pipe_3_init15);


  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Mul node=Conv2D_25_mul_scale_30 */
  static const LL_Arithacc_InitTypeDef Conv2D_25_mul_scale_30_init15 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 12,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1659504) /* Equivalent hex address = 0x70315270UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_25_mul_scale_30_init15);


  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Add node=Conv2D_25_off_bias_33 */
  static const LL_Arithacc_InitTypeDef Conv2D_25_off_bias_33_init15 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 27630,
    .B_scalar = 256,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_25_off_bias_33_init15);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Add_29 */
  static const LL_Arithacc_InitTypeDef Add_29_init15 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 15,
    .scalar = 1,
    .dualinput = 1,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_NONE,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 4,
    .fWidth = 40,
    .fHeight = 257,
    .fChannels = 1,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 18014,
    .B_scalar = 30349,
    .C_scalar = 26822,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Add_29_init15);


  /* Dma inputs units to cycle: */
  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_25 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_25_dma_init_in_0_15 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_25_zero_off_out_28 */
    .offset_start = 0,
    .offset_end = 5121,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_25_dma_init_in_0_15, 1);

  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_25 input ports=1 range=5[132624,265236] */

  static const LL_Streng_TensorInitTypeDef Conv2D_25_dma_init_in_1_15 = {
    /* 257x1x1x512(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_25_weights */
    .offset_start = 132624,
    .offset_end = 132753,
    .offset_limit = 265304,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 129,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1028,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_25_dma_init_in_1_15, 1);

  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_25_ca_pipe_1 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_25_ca_pipe_1_dma_init_in_0_15 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_25_zero_off_out_28_copy_in_7 ca pipe offset=1 */
    .offset_start = 5120,
    .offset_end = 10241,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_25_ca_pipe_1_dma_init_in_0_15, 1);

  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_25_ca_pipe_2 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_25_ca_pipe_2_dma_init_in_0_15 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_25_zero_off_out_28_copy_in_8 ca pipe offset=2 */
    .offset_start = 10240,
    .offset_end = 15361,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Conv2D_25_ca_pipe_2_dma_init_in_0_15, 1);

  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_25_ca_pipe_3 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_25_ca_pipe_3_dma_init_in_0_15 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_25_zero_off_out_28_copy_in_9 ca pipe offset=3 */
    .offset_start = 15360,
    .offset_end = 20481,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Conv2D_25_ca_pipe_3_dma_init_in_0_15, 1);

  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Add_29 input ports=1 range=0[81920,92200] */

  static const LL_Streng_TensorInitTypeDef Add_29_dma_init_in_1_15 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_17_out_0 */
    .offset_start = 81920,
    .offset_end = 92200,
    .offset_limit = 92264,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Add_29_dma_init_in_1_15, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 5273640 */
  /* octoFlash -> 131584 */

  /* Dma output units from cycle: */
  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Add_29 output ports=0 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Add_29_dma_init_out_0_15 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Add_29_out_0 */
    .offset_start = 92208,
    .offset_end = 102488,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Add_29_dma_init_out_0_15, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_15[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_mul_scale_30 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_off_bias_33 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_29 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_29 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_29 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=15 */
  LL_Switch_Init(switch_init_in_15, 16);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_15_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_15_all_units, 14);

}

static void LL_ATON_End_EpochBlock_15(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_15[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_mul_scale_30 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_25_off_bias_33 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_29 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_29 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_29 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=15 */
  LL_Switch_Deinit(switch_deinit_in_15, 16);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_15_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_15_all_units, 14);

}


/* scheduling epoch=16   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Identity_inserted_id314 */

static void LL_ATON_Start_EpochBlock_16(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Identity_inserted_id314 */
  /* node=Identity_inserted_id314 satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id314 input ports=0 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id314_dma_init_in_0_16 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_32_out_0_inserted_in314 */
    .offset_start = 92208,
    .offset_end = 92248,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Identity_inserted_id314_dma_init_in_0_16, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 10280 */

  /* Dma output units from cycle: */
  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id314 output ports=0 range=0[20480,30760] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id314_dma_init_out_0_16 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_32_out_0_inserted_out314 */
    .offset_start = 20480,
    .offset_limit = 30824,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 1,
    .batch_offset = 257,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 10280,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Identity_inserted_id314_dma_init_out_0_16, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_16[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id314 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
  };


  /* epoch=16 */
  LL_Switch_Init(switch_init_in_16, 1);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) /* Equivalent hex address = 0x34357840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_16_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_16_all_units, 2);

}

static void LL_ATON_End_EpochBlock_16(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_16[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id314 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
  };


  /* epoch=16 */
  LL_Switch_Deinit(switch_deinit_in_16, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_16_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_16_all_units, 2);

}


/* scheduling epoch=17   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_17(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer end address (last line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) /* Equivalent hex address = 0x3435b420UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=Conv node=Conv2D_33 */
  Conv_integer_sw_info conv_integer3_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 40,
    .general.input.dim.tensor_w = 1,
    .general.input.dim.tensor_c = 257,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 10280,
    .general.input.stride.h = 257,
    .general.input.stride.w = 257,
    .general.input.stride.c = 1,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */,
    .general.input.format.is_signed = 1,
    /* "weights" tensor-related info: */
    .weights.dim.tensor_b = 512,
    .weights.dim.tensor_h = 1,
    .weights.dim.tensor_w = 1,
    .weights.dim.tensor_c = 257,
    .weights.dim.num_elem = 131584,
    .weights.stride.b = 257,
    .weights.stride.h = 257,
    .weights.stride.w = 257,
    .weights.stride.c = 1,
    .weights.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1058912) /* Equivalent hex address = 0x70282860UL */,
    .weights.format.is_signed = 1,
    /* "bias" tensor-related info: */
    .bias.dim.tensor_b = 1,
    .bias.dim.tensor_h = 1,
    .bias.dim.tensor_w = 1,
    .bias.dim.tensor_c = 512,
    .bias.dim.num_elem = 512,
    .bias.stride.b = 2048,
    .bias.stride.h = 2048,
    .bias.stride.w = 4,
    .bias.stride.c = 4,
    .bias.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1630304) /* Equivalent hex address = 0x7030e060UL */,
    .bias.format.is_signed = 1,
    /* "is" tensor-related info: */
    .is.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665280) /* Equivalent hex address = 0x70316900UL */,
    .is.format.is_signed = 0,
    .is.dim.num_elem = 1,
    /* "izp" tensor-related info: */
    .izp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665776) /* Equivalent hex address = 0x70316af0UL */,
    .izp.format.is_signed = 1,
    .izp.dim.num_elem = 1,
    /* "ws" tensor-related info: */
    .ws.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1632352) /* Equivalent hex address = 0x7030e860UL */,
    .ws.format.is_signed = 0,
    .ws.dim.num_elem = 512,
    /* "wzp" tensor-related info: */
    .wzp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1663168) /* Equivalent hex address = 0x703160c0UL */,
    .wzp.format.is_signed = 1,
    .wzp.dim.num_elem = 512,
    /* "os" tensor-related info: */
    .os.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665296) /* Equivalent hex address = 0x70316910UL */,
    .os.format.is_signed = 0,
    .os.dim.num_elem = 1,
    /* "ozp" tensor-related info: */
    .ozp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665792) /* Equivalent hex address = 0x70316b00UL */,
    .ozp.format.is_signed = 1,
    .ozp.dim.num_elem = 1,
    /* "scratch" tensor-related info: */
    .scratch.dim.tensor_b = 1,
    .scratch.dim.tensor_h = 1,
    .scratch.dim.tensor_w = 1,
    .scratch.dim.tensor_c = 5155,
    .scratch.dim.num_elem = 5155,
    .scratch.stride.b = 5155,
    .scratch.stride.h = 5155,
    .scratch.stride.w = 5155,
    .scratch.stride.c = 1,
    .scratch.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */,
    .scratch.format.is_signed = 1,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 40,
    .general.output.dim.tensor_w = 1,
    .general.output.dim.tensor_c = 512,
    .general.output.dim.num_elem = 20480,
    .general.output.stride.b = 20480,
    .general.output.stride.h = 512,
    .general.output.stride.w = 512,
    .general.output.stride.c = 1,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.output.format.is_signed = 1,
    /* Node-specific Hyper-parameters: */
    .ngroup = 1,
    .pads = {0, 0, 0, 0},
    .strides = {1, 1},
    .dilations = {1, 1},
    .fwd_func = LL_SW_SSSA_PW_CONV,
    .general.type = LL_SW_CONV,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node Conv2D_33 mapped on EmbedNets (INTEGER) as Conv | Category: Computational */
  ll_sw_forward_conv_integer(&conv_integer3_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=18   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_18(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Sub node=Conv2D_36_suboff_36 */
  static const LL_Arithacc_InitTypeDef Conv2D_36_suboff_36_init18 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_36_suboff_36_init18);


  /* Dma inputs units to cycle: */
  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36_suboff_36 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_suboff_36_dma_init_in_0_18 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_35_out_0 */
    .offset_start = 0,
    .offset_end = 20480,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Conv2D_36_suboff_36_dma_init_in_0_18, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36_suboff_36 output ports=0 range=0[20480,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_suboff_36_dma_init_out_0_18 = {
    /* to memory with batch=512 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_36_zero_off_out_37 */
    .offset_start = 20480,
    .offset_end = 40960,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_36_suboff_36_dma_init_out_0_18, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_18[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_suboff_36 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_suboff_36 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=18 */
  LL_Switch_Init(switch_init_in_18, 2);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_18_all_units[] = {
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_18_all_units, 3);

}

static void LL_ATON_End_EpochBlock_18(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_18[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_suboff_36 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_suboff_36 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=18 */
  LL_Switch_Deinit(switch_deinit_in_18, 2);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_18_all_units[] = {
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_18_all_units, 3);

}


/* scheduling epoch=19   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_19(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=SpaceToDepth node=SpaceToDepth_inserted_id315 */
  static const uint32_t SpaceToDepth_inserted_id315_tensor_info_in_19__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t SpaceToDepth_inserted_id315_tensor_info_in_19__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const float SpaceToDepth_inserted_id315_tensor_info_in_19_Conv2D_36_zero_off_out_37_inserted_in315_quant_scale[] = { 0.127618014812469 };
  static const int16_t SpaceToDepth_inserted_id315_tensor_info_in_19_Conv2D_36_zero_off_out_37_inserted_in315_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id315_tensor_info_in_19[] = {
    {
      .name = "Conv2D_36_zero_off_out_37_inserted_in315",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 20480,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 19,
      .batch = 512,
      .mem_shape = SpaceToDepth_inserted_id315_tensor_info_in_19__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id315_tensor_info_in_19__shape_1_512_40_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id315_tensor_info_in_19_Conv2D_36_zero_off_out_37_inserted_in315_quant_scale,
      .offset = SpaceToDepth_inserted_id315_tensor_info_in_19_Conv2D_36_zero_off_out_37_inserted_in315_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t SpaceToDepth_inserted_id315_tensor_info_out_19__shape_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const uint32_t SpaceToDepth_inserted_id315_tensor_info_out_19__mem_shape_L_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const float SpaceToDepth_inserted_id315_tensor_info_out_19_Conv2D_36_zero_off_out_37_inserted_out315_quant_scale[] = { 0.127618014812469 };
  static const int16_t SpaceToDepth_inserted_id315_tensor_info_out_19_Conv2D_36_zero_off_out_37_inserted_out315_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id315_tensor_info_out_19[] = {
    {
      .name = "Conv2D_36_zero_off_out_37_inserted_out315",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 20480,
      .offset_limit = 20544,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 19,
      .batch = 2048,
      .mem_shape = SpaceToDepth_inserted_id315_tensor_info_out_19__mem_shape_L_1_2048_10_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id315_tensor_info_out_19__shape_1_2048_10_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id315_tensor_info_out_19_Conv2D_36_zero_off_out_37_inserted_out315_quant_scale,
      .offset = SpaceToDepth_inserted_id315_tensor_info_out_19_Conv2D_36_zero_off_out_37_inserted_out315_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_SpaceToDepth(SpaceToDepth_inserted_id315_tensor_info_in_19, 1, SpaceToDepth_inserted_id315_tensor_info_out_19, 4, 1, 2, 3);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=20   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Conv2D_36_conv_identity */

static void LL_ATON_Start_EpochBlock_20(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Conv2D_36_conv_identity */
  /* node=Conv2D_36_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36_conv_identity input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_conv_identity_dma_init_in_0_20 = {
    /* memory canonical to batch=1 */
    .dir = 0,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_36_zero_off_out_37_copy_in_32 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 10,
    .batch_depth = 1,
    .batch_offset = 2048,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 2048,
    .frame_tot_cnt = 2048,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_36_conv_identity_dma_init_in_0_20, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36_conv_identity output ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_conv_identity_dma_init_out_0_20 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_36_zero_off_out_37_inserted_out315_cp_in_32 */
    .offset_start = 40960,
    .offset_end = 40970,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 2048,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Conv2D_36_conv_identity_dma_init_out_0_20, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_20[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
  };


  /* epoch=20 */
  LL_Switch_Init(switch_init_in_20, 1);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_20_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_20_all_units, 2);

}

static void LL_ATON_End_EpochBlock_20(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_20[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
  };


  /* epoch=20 */
  LL_Switch_Deinit(switch_deinit_in_20, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_20_all_units[] = {
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_20_all_units, 2);

}


/* scheduling epoch=21   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_21(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_36 */
  static const LL_Convacc_InitTypeDef Conv2D_36_init21 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 0,
    .dss2mode = 0,
    .kseten = 0,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 2,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 2,
    .raw_o = 0,
    .fWidth = 10,
    .fHeight = 1,
    .kernelWidth = 3,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 1,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 1,
    .right_padding = 1,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 9,
    .top_crop = 0,
    .bot_crop = 0,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_36_init21);


  /* Dma inputs units to cycle: */
  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36 input ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_dma_init_in_0_21 = {
    /* 10x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_36_zero_off_out_37 */
    .offset_start = 40960,
    .offset_end = 40970,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 10,
    .frame_loop_cnt = 1,
    .frame_tot_cnt = 2048,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Conv2D_36_dma_init_in_0_21, 1);

  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36 input ports=1 range=5[1649760,1651296] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_dma_init_in_1_21 = {
    /* 512x3x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 1,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_36_weights */
    .offset_start = 1649760,
    .offset_end = 1651296,
    .offset_limit = 1651360,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 4,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_36_dma_init_in_1_21, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */
  /* octoFlash -> 1536 */
  /* CACHE -> 4608 */

  /* Dma output units from cycle: */
  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36 output ports=0 range=0[0,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_dma_init_out_0_21 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_36_out_0 */
    .offset_start = 0,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 10,
    .batch_depth = 1,
    .batch_offset = 4096,
    .frame_offset = 2,
    .line_offset = 0,
    .loop_offset = 40960,
    .frame_loop_cnt = 2048,
    .frame_tot_cnt = 2048,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Conv2D_36_dma_init_out_0_21, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_21[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=21 */
  LL_Switch_Init(switch_init_in_21, 3);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_21_all_units[] = {
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_21_all_units, 4);

}

static void LL_ATON_End_EpochBlock_21(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_21[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=21 */
  LL_Switch_Deinit(switch_deinit_in_21, 3);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_21_all_units[] = {
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_21_all_units, 4);

}


/* scheduling epoch=22   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_22(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=DepthToSpace node=DepthToSpace_inserted_id318 */
  static const uint32_t DepthToSpace_inserted_id318_tensor_info_in_22__shape_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const uint32_t DepthToSpace_inserted_id318_tensor_info_in_22__mem_shape_L_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id318_tensor_info_in_22[] = {
    {
      .name = "Conv2D_36_out_0_copy_in_11",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 22,
      .batch = 2048,
      .mem_shape = DepthToSpace_inserted_id318_tensor_info_in_22__mem_shape_L_1_2048_10_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id318_tensor_info_in_22__shape_1_2048_10_1,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t DepthToSpace_inserted_id318_tensor_info_out_22__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t DepthToSpace_inserted_id318_tensor_info_out_22__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id318_tensor_info_out_22[] = {
    {
      .name = "Conv2D_36_out_0_cp_in_10_cp_in_11",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 40960,
      .offset_end = 81920,
      .offset_limit = 81984,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 22,
      .batch = 512,
      .mem_shape = DepthToSpace_inserted_id318_tensor_info_out_22__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id318_tensor_info_out_22__shape_1_512_40_1,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_DepthToSpace(DepthToSpace_inserted_id318_tensor_info_in_22, 1, DepthToSpace_inserted_id318_tensor_info_out_22, 4, 1, 5, 0);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=23   nodes=3   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_23(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Mul node=Conv2D_36_mul_scale_39 */
  static const LL_Arithacc_InitTypeDef Conv2D_36_mul_scale_39_init23 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 1,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1654880) /* Equivalent hex address = 0x70314060UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_36_mul_scale_39_init23);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Conv2D_36_off_bias_42 */
  static const LL_Arithacc_InitTypeDef Conv2D_36_off_bias_42_init23 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 17992,
    .B_scalar = 0,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1613920) /* Equivalent hex address = 0x7030a060UL */},
    .vec_precision = {16, 16, 32},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Conv2D_36_off_bias_42_init23);


  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Sub node=Conv2D_39_suboff_45 */
  static const LL_Arithacc_InitTypeDef Conv2D_39_suboff_45_init23 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_39_suboff_45_init23);


  /* Dma inputs units to cycle: */
  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_36_mul_scale_39 input ports=0 range=0[40960,81920] */

  static const LL_Streng_TensorInitTypeDef Conv2D_36_mul_scale_39_dma_init_in_0_23 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_36_out_0 */
    .offset_start = 40960,
    .offset_end = 81920,
    .offset_limit = 81984,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40960,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_36_mul_scale_39_dma_init_in_0_23, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 40960 */

  /* Dma output units from cycle: */
  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_39_suboff_45 output ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_39_suboff_45_dma_init_out_0_23 = {
    /* to memory from canonical with batch=128 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_39_zero_off_out_46 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 4,
    .fheight = 1,
    .batch_depth = 128,
    .batch_offset = 5120,
    .frame_offset = 128,
    .line_offset = 128,
    .loop_offset = 20480,
    .frame_loop_cnt = 40,
    .frame_tot_cnt = 40,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_39_suboff_45_dma_init_out_0_23, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_23[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_mul_scale_39 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_off_bias_42 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_suboff_45 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_suboff_45 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=23 */
  LL_Switch_Init(switch_init_in_23, 4);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_23_all_units[] = {
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_23_all_units, 5);

}

static void LL_ATON_End_EpochBlock_23(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_23[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_mul_scale_39 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_off_bias_42 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_suboff_45 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_suboff_45 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=23 */
  LL_Switch_Deinit(switch_deinit_in_23, 4);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_23_all_units[] = {
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_23_all_units, 5);

}


/* scheduling epoch=24   nodes=9   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_24(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 11 [CONV_ACC_V2 1] */
  /* kind=Conv node=Conv2D_39 */
  static const LL_Convacc_InitTypeDef Conv2D_39_init24 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .kfilt_tot = 4,
    .kfilt_first = 0,
    .kfilt_last = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 5,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(1, &Conv2D_39_init24);


  /* Unit= 12 [CONV_ACC_V2 2] */
  /* kind=Conv node=Conv2D_39_ca_pipe_1 */
  static const LL_Convacc_InitTypeDef Conv2D_39_ca_pipe_1_init24 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 1,
    .kfilt_last = 1,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(2, &Conv2D_39_ca_pipe_1_init24);


  /* Unit= 13 [CONV_ACC_V2 3] */
  /* kind=Conv node=Conv2D_39_ca_pipe_2 */
  static const LL_Convacc_InitTypeDef Conv2D_39_ca_pipe_2_init24 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 2,
    .kfilt_last = 2,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(3, &Conv2D_39_ca_pipe_2_init24);


  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_39_ca_pipe_3 */
  static const LL_Convacc_InitTypeDef Conv2D_39_ca_pipe_3_init24 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 3,
    .kfilt_last = 3,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 5,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_39_ca_pipe_3_init24);


  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Mul node=Conv2D_39_mul_scale_48 */
  static const LL_Arithacc_InitTypeDef Conv2D_39_mul_scale_48_init24 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 12,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1660032) /* Equivalent hex address = 0x70315480UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_39_mul_scale_48_init24);


  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Add node=Conv2D_39_off_bias_51 */
  static const LL_Arithacc_InitTypeDef Conv2D_39_off_bias_51_init24 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 24338,
    .B_scalar = -112,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_39_off_bias_51_init24);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Add_43 */
  static const LL_Arithacc_InitTypeDef Add_43_init24 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 15,
    .scalar = 1,
    .dualinput = 1,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_NONE,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 4,
    .fWidth = 40,
    .fHeight = 257,
    .fChannels = 1,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 18279,
    .B_scalar = 29288,
    .C_scalar = 32265,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Add_43_init24);


  /* Dma inputs units to cycle: */
  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_39 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_39_dma_init_in_0_24 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_39_zero_off_out_46 */
    .offset_start = 0,
    .offset_end = 5121,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_39_dma_init_in_0_24, 1);

  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_39 input ports=1 range=5[265248,397860] */

  static const LL_Streng_TensorInitTypeDef Conv2D_39_dma_init_in_1_24 = {
    /* 257x1x1x512(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_39_weights */
    .offset_start = 265248,
    .offset_end = 265377,
    .offset_limit = 397928,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 129,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1028,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Conv2D_39_dma_init_in_1_24, 1);

  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_39_ca_pipe_1 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_39_ca_pipe_1_dma_init_in_0_24 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_39_zero_off_out_46_copy_in_13 ca pipe offset=1 */
    .offset_start = 5120,
    .offset_end = 10241,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_39_ca_pipe_1_dma_init_in_0_24, 1);

  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_39_ca_pipe_2 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_39_ca_pipe_2_dma_init_in_0_24 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_39_zero_off_out_46_copy_in_14 ca pipe offset=2 */
    .offset_start = 10240,
    .offset_end = 15361,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_39_ca_pipe_2_dma_init_in_0_24, 1);

  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_39_ca_pipe_3 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_39_ca_pipe_3_dma_init_in_0_24 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_39_zero_off_out_46_copy_in_15 ca pipe offset=3 */
    .offset_start = 15360,
    .offset_end = 20481,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Conv2D_39_ca_pipe_3_dma_init_in_0_24, 1);

  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Add_43 input ports=1 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Add_43_dma_init_in_1_24 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_31_out_0 */
    .offset_start = 92208,
    .offset_end = 102488,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Add_43_dma_init_in_1_24, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 5273640 */
  /* octoFlash -> 131584 */

  /* Dma output units from cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Add_43 output ports=0 range=0[40960,51240] */

  static const LL_Streng_TensorInitTypeDef Add_43_dma_init_out_0_24 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Add_43_out_0 */
    .offset_start = 40960,
    .offset_end = 51240,
    .offset_limit = 51304,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Add_43_dma_init_out_0_24, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_24[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_mul_scale_48 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_off_bias_51 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_43 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_43 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_43 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=24 */
  LL_Switch_Init(switch_init_in_24, 16);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_24_all_units[] = {
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_24_all_units, 14);

}

static void LL_ATON_End_EpochBlock_24(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_24[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_mul_scale_48 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_39_off_bias_51 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_43 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_43 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_43 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=24 */
  LL_Switch_Deinit(switch_deinit_in_24, 16);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_24_all_units[] = {
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_24_all_units, 14);

}


/* scheduling epoch=25   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Identity_inserted_id324 */

static void LL_ATON_Start_EpochBlock_25(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Identity_inserted_id324 */
  /* node=Identity_inserted_id324 satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id324 input ports=0 range=0[40960,51240] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id324_dma_init_in_0_25 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_46_out_0_inserted_in324 */
    .offset_start = 40960,
    .offset_end = 41000,
    .offset_limit = 51304,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Identity_inserted_id324_dma_init_in_0_25, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 10280 */

  /* Dma output units from cycle: */
  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id324 output ports=0 range=0[20480,30760] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id324_dma_init_out_0_25 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_46_out_0_inserted_out324 */
    .offset_start = 20480,
    .offset_limit = 30824,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 1,
    .batch_offset = 257,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 10280,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Identity_inserted_id324_dma_init_out_0_25, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_25[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id324 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
  };


  /* epoch=25 */
  LL_Switch_Init(switch_init_in_25, 1);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) /* Equivalent hex address = 0x34357840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_25_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_25_all_units, 2);

}

static void LL_ATON_End_EpochBlock_25(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_25[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id324 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
  };


  /* epoch=25 */
  LL_Switch_Deinit(switch_deinit_in_25, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_25_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_25_all_units, 2);

}


/* scheduling epoch=26   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_26(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer start address (first line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51264) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) /* Equivalent hex address = 0x3435c820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51264) /* Equivalent hex address = 0x3435c840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer end address (last line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56384) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56384) /* Equivalent hex address = 0x3435dc40UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) /* Equivalent hex address = 0x3435dc60UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=Conv node=Conv2D_47 */
  Conv_integer_sw_info conv_integer4_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 40,
    .general.input.dim.tensor_w = 1,
    .general.input.dim.tensor_c = 257,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 10280,
    .general.input.stride.h = 257,
    .general.input.stride.w = 257,
    .general.input.stride.c = 1,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */,
    .general.input.format.is_signed = 1,
    /* "weights" tensor-related info: */
    .weights.dim.tensor_b = 512,
    .weights.dim.tensor_h = 1,
    .weights.dim.tensor_w = 1,
    .weights.dim.tensor_c = 257,
    .weights.dim.num_elem = 131584,
    .weights.stride.b = 257,
    .weights.stride.h = 257,
    .weights.stride.w = 257,
    .weights.stride.c = 1,
    .weights.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1190496) /* Equivalent hex address = 0x702a2a60UL */,
    .weights.format.is_signed = 1,
    /* "bias" tensor-related info: */
    .bias.dim.tensor_b = 1,
    .bias.dim.tensor_h = 1,
    .bias.dim.tensor_w = 1,
    .bias.dim.tensor_c = 512,
    .bias.dim.num_elem = 512,
    .bias.stride.b = 2048,
    .bias.stride.h = 2048,
    .bias.stride.w = 4,
    .bias.stride.c = 4,
    .bias.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1634400) /* Equivalent hex address = 0x7030f060UL */,
    .bias.format.is_signed = 1,
    /* "is" tensor-related info: */
    .is.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665312) /* Equivalent hex address = 0x70316920UL */,
    .is.format.is_signed = 0,
    .is.dim.num_elem = 1,
    /* "izp" tensor-related info: */
    .izp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665808) /* Equivalent hex address = 0x70316b10UL */,
    .izp.format.is_signed = 1,
    .izp.dim.num_elem = 1,
    /* "ws" tensor-related info: */
    .ws.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1636448) /* Equivalent hex address = 0x7030f860UL */,
    .ws.format.is_signed = 0,
    .ws.dim.num_elem = 512,
    /* "wzp" tensor-related info: */
    .wzp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1663680) /* Equivalent hex address = 0x703162c0UL */,
    .wzp.format.is_signed = 1,
    .wzp.dim.num_elem = 512,
    /* "os" tensor-related info: */
    .os.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665328) /* Equivalent hex address = 0x70316930UL */,
    .os.format.is_signed = 0,
    .os.dim.num_elem = 1,
    /* "ozp" tensor-related info: */
    .ozp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665824) /* Equivalent hex address = 0x70316b20UL */,
    .ozp.format.is_signed = 1,
    .ozp.dim.num_elem = 1,
    /* "scratch" tensor-related info: */
    .scratch.dim.tensor_b = 1,
    .scratch.dim.tensor_h = 1,
    .scratch.dim.tensor_w = 1,
    .scratch.dim.tensor_c = 5155,
    .scratch.dim.num_elem = 5155,
    .scratch.stride.b = 5155,
    .scratch.stride.h = 5155,
    .scratch.stride.w = 5155,
    .scratch.stride.c = 1,
    .scratch.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51248) /* Equivalent hex address = 0x3435c830UL */,
    .scratch.format.is_signed = 1,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 40,
    .general.output.dim.tensor_w = 1,
    .general.output.dim.tensor_c = 512,
    .general.output.dim.num_elem = 20480,
    .general.output.stride.b = 20480,
    .general.output.stride.h = 512,
    .general.output.stride.w = 512,
    .general.output.stride.c = 1,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.output.format.is_signed = 1,
    /* Node-specific Hyper-parameters: */
    .ngroup = 1,
    .pads = {0, 0, 0, 0},
    .strides = {1, 1},
    .dilations = {1, 1},
    .fwd_func = LL_SW_SSSA_PW_CONV,
    .general.type = LL_SW_CONV,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node Conv2D_47 mapped on EmbedNets (INTEGER) as Conv | Category: Computational */
  ll_sw_forward_conv_integer(&conv_integer4_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51232) /* Equivalent hex address = 0x3435c820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 56416) /* Equivalent hex address = 0x3435dc60UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=27   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_27(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Sub node=Conv2D_50_suboff_54 */
  static const LL_Arithacc_InitTypeDef Conv2D_50_suboff_54_init27 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_50_suboff_54_init27);


  /* Dma inputs units to cycle: */
  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_50_suboff_54 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_50_suboff_54_dma_init_in_0_27 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_49_out_0 */
    .offset_start = 0,
    .offset_end = 20480,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_50_suboff_54_dma_init_in_0_27, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_50_suboff_54 output ports=0 range=0[20480,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_50_suboff_54_dma_init_out_0_27 = {
    /* to memory from canonical with batch=8 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_50_zero_off_out_55 */
    .offset_start = 20480,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 64,
    .fheight = 1,
    .batch_depth = 8,
    .batch_offset = 320,
    .frame_offset = 8,
    .line_offset = 8,
    .loop_offset = 20480,
    .frame_loop_cnt = 40,
    .frame_tot_cnt = 40,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_50_suboff_54_dma_init_out_0_27, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_27[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_suboff_54 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_suboff_54 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=27 */
  LL_Switch_Init(switch_init_in_27, 2);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_27_all_units[] = {
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_27_all_units, 3);

}

static void LL_ATON_End_EpochBlock_27(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_27[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_suboff_54 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_suboff_54 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=27 */
  LL_Switch_Deinit(switch_deinit_in_27, 2);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_27_all_units[] = {
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_27_all_units, 3);

}


/* scheduling epoch=28   nodes=4   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_28(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_50 */
  static const LL_Convacc_InitTypeDef Conv2D_50_init28 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 0,
    .dss2mode = 0,
    .kseten = 0,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 2,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 2,
    .raw_o = 0,
    .fWidth = 40,
    .fHeight = 1,
    .kernelWidth = 3,
    .kernelHeight = 1,
    .nKernels = 8,
    .batchDepth = 8,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 1,
    .right_padding = 1,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 39,
    .top_crop = 0,
    .bot_crop = 0,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_50_init28);


  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Mul node=Conv2D_50_mul_scale_57 */
  static const LL_Arithacc_InitTypeDef Conv2D_50_mul_scale_57_init28 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 3,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 8,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1655904) /* Equivalent hex address = 0x70314460UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_50_mul_scale_57_init28);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Conv2D_50_off_bias_60 */
  static const LL_Arithacc_InitTypeDef Conv2D_50_off_bias_60_init28 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 18,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 8,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 21640,
    .B_scalar = 0,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1615968) /* Equivalent hex address = 0x7030a860UL */},
    .vec_precision = {16, 16, 32},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Conv2D_50_off_bias_60_init28);


  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Sub node=Conv2D_53_suboff_63 */
  static const LL_Arithacc_InitTypeDef Conv2D_53_suboff_63_init28 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 8,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_53_suboff_63_init28);


  /* Dma inputs units to cycle: */
  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_50 input ports=0 range=0[20480,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_50_dma_init_in_0_28 = {
    /* 40x1x8(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_50_zero_off_out_55 */
    .offset_start = 20480,
    .offset_end = 20800,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 320,
    .frame_loop_cnt = 1,
    .frame_tot_cnt = 64,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_50_dma_init_in_0_28, 1);

  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_50 input ports=1 range=5[1597536,1609824] */

  static const LL_Streng_TensorInitTypeDef Conv2D_50_dma_init_in_1_28 = {
    /* 512x3x1x8(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_50_weights_inflated_113 */
    .offset_start = 1597536,
    .offset_end = 1609824,
    .offset_limit = 1609888,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Conv2D_50_dma_init_in_1_28, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */
  /* octoFlash -> 12288 */

  /* Dma output units from cycle: */
  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_53_suboff_63 output ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_53_suboff_63_dma_init_out_0_28 = {
    /* to memory canonical from batch=8 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_53_zero_off_out_64 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 8,
    .batch_offset = 512,
    .frame_offset = 8,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 64,
    .frame_tot_cnt = 64,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Conv2D_53_suboff_63_dma_init_out_0_28, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_28[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_mul_scale_57 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_off_bias_60 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_suboff_63 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_suboff_63 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=28 */
  LL_Switch_Init(switch_init_in_28, 6);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_28_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_28_all_units, 7);

}

static void LL_ATON_End_EpochBlock_28(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_28[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_mul_scale_57 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_50_off_bias_60 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_suboff_63 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_suboff_63 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=28 */
  LL_Switch_Deinit(switch_deinit_in_28, 6);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_28_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_28_all_units, 7);

}


/* scheduling epoch=29   nodes=9   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_29(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 11 [CONV_ACC_V2 1] */
  /* kind=Conv node=Conv2D_53 */
  static const LL_Convacc_InitTypeDef Conv2D_53_init29 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .kfilt_tot = 4,
    .kfilt_first = 0,
    .kfilt_last = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 5,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(1, &Conv2D_53_init29);


  /* Unit= 12 [CONV_ACC_V2 2] */
  /* kind=Conv node=Conv2D_53_ca_pipe_1 */
  static const LL_Convacc_InitTypeDef Conv2D_53_ca_pipe_1_init29 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 1,
    .kfilt_last = 1,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(2, &Conv2D_53_ca_pipe_1_init29);


  /* Unit= 13 [CONV_ACC_V2 3] */
  /* kind=Conv node=Conv2D_53_ca_pipe_2 */
  static const LL_Convacc_InitTypeDef Conv2D_53_ca_pipe_2_init29 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 2,
    .kfilt_last = 2,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(3, &Conv2D_53_ca_pipe_2_init29);


  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_53_ca_pipe_3 */
  static const LL_Convacc_InitTypeDef Conv2D_53_ca_pipe_3_init29 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 3,
    .kfilt_last = 3,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 5,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_53_ca_pipe_3_init29);


  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Mul node=Conv2D_53_mul_scale_66 */
  static const LL_Arithacc_InitTypeDef Conv2D_53_mul_scale_66_init29 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 12,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1660560) /* Equivalent hex address = 0x70315690UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_53_mul_scale_66_init29);


  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Add node=Conv2D_53_off_bias_69 */
  static const LL_Arithacc_InitTypeDef Conv2D_53_off_bias_69_init29 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 19670,
    .B_scalar = 272,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_53_off_bias_69_init29);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Add_57 */
  static const LL_Arithacc_InitTypeDef Add_57_init29 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 15,
    .scalar = 1,
    .dualinput = 1,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_NONE,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 1,
    .fWidth = 40,
    .fHeight = 257,
    .fChannels = 1,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 21672,
    .B_scalar = 31399,
    .C_scalar = -23749,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Add_57_init29);


  /* Dma inputs units to cycle: */
  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_53 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_53_dma_init_in_0_29 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_53_zero_off_out_64 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Conv2D_53_dma_init_in_0_29, 1);

  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_53 input ports=1 range=5[397872,530484] */

  static const LL_Streng_TensorInitTypeDef Conv2D_53_dma_init_in_1_29 = {
    /* 257x1x1x512(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_53_weights */
    .offset_start = 397872,
    .offset_end = 398001,
    .offset_limit = 530552,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 129,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1028,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_53_dma_init_in_1_29, 1);

  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_53_ca_pipe_1 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_53_ca_pipe_1_dma_init_in_0_29 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_53_zero_off_out_64_copy_in_16 ca pipe offset=1 */
    .offset_start = 128,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_53_ca_pipe_1_dma_init_in_0_29, 1);

  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_53_ca_pipe_2 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_53_ca_pipe_2_dma_init_in_0_29 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_53_zero_off_out_64_copy_in_17 ca pipe offset=2 */
    .offset_start = 256,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_53_ca_pipe_2_dma_init_in_0_29, 1);

  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_53_ca_pipe_3 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_53_ca_pipe_3_dma_init_in_0_29 = {
    .dir = 0,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_53_zero_off_out_64_copy_in_18 ca pipe offset=3 */
    .offset_start = 384,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 43,
    .batch_offset = 512,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 512,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Conv2D_53_ca_pipe_3_dma_init_in_0_29, 1);

  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Add_57 input ports=1 range=0[40960,51240] */

  static const LL_Streng_TensorInitTypeDef Add_57_dma_init_in_1_29 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_45_out_0 */
    .offset_start = 40960,
    .offset_end = 51240,
    .offset_limit = 51304,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Add_57_dma_init_in_1_29, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 5273640 */
  /* octoFlash -> 131584 */

  /* Dma output units from cycle: */
  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Add_57 output ports=0 range=0[81920,92200] */

  static const LL_Streng_TensorInitTypeDef Add_57_dma_init_out_0_29 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Add_57_out_0 */
    .offset_start = 81920,
    .offset_end = 92200,
    .offset_limit = 92264,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Add_57_dma_init_out_0_29, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_29[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_mul_scale_66 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_off_bias_69 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_57 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_57 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_57 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=29 */
  LL_Switch_Init(switch_init_in_29, 16);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_29_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_29_all_units, 14);

}

static void LL_ATON_End_EpochBlock_29(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_29[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_mul_scale_66 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_53_off_bias_69 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_57 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_57 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_57 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=29 */
  LL_Switch_Deinit(switch_deinit_in_29, 16);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_29_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_29_all_units, 14);

}


/* scheduling epoch=30   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Identity_inserted_id328 */

static void LL_ATON_Start_EpochBlock_30(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Identity_inserted_id328 */
  /* node=Identity_inserted_id328 satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id328 input ports=0 range=0[81920,92200] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id328_dma_init_in_0_30 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_60_out_0_inserted_in328 */
    .offset_start = 81920,
    .offset_end = 81960,
    .offset_limit = 92264,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Identity_inserted_id328_dma_init_in_0_30, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 10280 */

  /* Dma output units from cycle: */
  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id328 output ports=0 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id328_dma_init_out_0_30 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_60_out_0_inserted_out328 */
    .offset_start = 92208,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 1,
    .batch_offset = 257,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 10280,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Identity_inserted_id328_dma_init_out_0_30, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_30[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id328 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=30 */
  LL_Switch_Init(switch_init_in_30, 1);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 92192) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 102496) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 92192) /* Equivalent hex address = 0x34366820UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 102496) /* Equivalent hex address = 0x34369060UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_30_all_units[] = {
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_30_all_units, 2);

}

static void LL_ATON_End_EpochBlock_30(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_30[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id328 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=30 */
  LL_Switch_Deinit(switch_deinit_in_30, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_30_all_units[] = {
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_30_all_units, 2);

}


/* scheduling epoch=31   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_31(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer end address (last line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) /* Equivalent hex address = 0x3435b420UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=Conv node=Conv2D_61 */
  Conv_integer_sw_info conv_integer5_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 40,
    .general.input.dim.tensor_w = 1,
    .general.input.dim.tensor_c = 257,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 10280,
    .general.input.stride.h = 257,
    .general.input.stride.w = 257,
    .general.input.stride.c = 1,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 92208) /* Equivalent hex address = 0x34366830UL */,
    .general.input.format.is_signed = 1,
    /* "weights" tensor-related info: */
    .weights.dim.tensor_b = 512,
    .weights.dim.tensor_h = 1,
    .weights.dim.tensor_w = 1,
    .weights.dim.tensor_c = 257,
    .weights.dim.num_elem = 131584,
    .weights.stride.b = 257,
    .weights.stride.h = 257,
    .weights.stride.w = 257,
    .weights.stride.c = 1,
    .weights.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1322080) /* Equivalent hex address = 0x702c2c60UL */,
    .weights.format.is_signed = 1,
    /* "bias" tensor-related info: */
    .bias.dim.tensor_b = 1,
    .bias.dim.tensor_h = 1,
    .bias.dim.tensor_w = 1,
    .bias.dim.tensor_c = 512,
    .bias.dim.num_elem = 512,
    .bias.stride.b = 2048,
    .bias.stride.h = 2048,
    .bias.stride.w = 4,
    .bias.stride.c = 4,
    .bias.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1638496) /* Equivalent hex address = 0x70310060UL */,
    .bias.format.is_signed = 1,
    /* "is" tensor-related info: */
    .is.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665344) /* Equivalent hex address = 0x70316940UL */,
    .is.format.is_signed = 0,
    .is.dim.num_elem = 1,
    /* "izp" tensor-related info: */
    .izp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665840) /* Equivalent hex address = 0x70316b30UL */,
    .izp.format.is_signed = 1,
    .izp.dim.num_elem = 1,
    /* "ws" tensor-related info: */
    .ws.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1640544) /* Equivalent hex address = 0x70310860UL */,
    .ws.format.is_signed = 0,
    .ws.dim.num_elem = 512,
    /* "wzp" tensor-related info: */
    .wzp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1664192) /* Equivalent hex address = 0x703164c0UL */,
    .wzp.format.is_signed = 1,
    .wzp.dim.num_elem = 512,
    /* "os" tensor-related info: */
    .os.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665360) /* Equivalent hex address = 0x70316950UL */,
    .os.format.is_signed = 0,
    .os.dim.num_elem = 1,
    /* "ozp" tensor-related info: */
    .ozp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665856) /* Equivalent hex address = 0x70316b40UL */,
    .ozp.format.is_signed = 1,
    .ozp.dim.num_elem = 1,
    /* "scratch" tensor-related info: */
    .scratch.dim.tensor_b = 1,
    .scratch.dim.tensor_h = 1,
    .scratch.dim.tensor_w = 1,
    .scratch.dim.tensor_c = 5155,
    .scratch.dim.num_elem = 5155,
    .scratch.stride.b = 5155,
    .scratch.stride.h = 5155,
    .scratch.stride.w = 5155,
    .scratch.stride.c = 1,
    .scratch.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */,
    .scratch.format.is_signed = 1,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 40,
    .general.output.dim.tensor_w = 1,
    .general.output.dim.tensor_c = 512,
    .general.output.dim.num_elem = 20480,
    .general.output.stride.b = 20480,
    .general.output.stride.h = 512,
    .general.output.stride.w = 512,
    .general.output.stride.c = 1,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.output.format.is_signed = 1,
    /* Node-specific Hyper-parameters: */
    .ngroup = 1,
    .pads = {0, 0, 0, 0},
    .strides = {1, 1},
    .dilations = {1, 1},
    .fwd_func = LL_SW_SSSA_PW_CONV,
    .general.type = LL_SW_CONV,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node Conv2D_61 mapped on EmbedNets (INTEGER) as Conv | Category: Computational */
  ll_sw_forward_conv_integer(&conv_integer5_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=32   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_32(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Sub node=Conv2D_64_suboff_72 */
  static const LL_Arithacc_InitTypeDef Conv2D_64_suboff_72_init32 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_64_suboff_72_init32);


  /* Dma inputs units to cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64_suboff_72 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_suboff_72_dma_init_in_0_32 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_63_out_0 */
    .offset_start = 0,
    .offset_end = 20480,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Conv2D_64_suboff_72_dma_init_in_0_32, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64_suboff_72 output ports=0 range=0[20480,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_suboff_72_dma_init_out_0_32 = {
    /* to memory with batch=512 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_64_zero_off_out_73 */
    .offset_start = 20480,
    .offset_end = 40960,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_64_suboff_72_dma_init_out_0_32, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_32[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_suboff_72 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_suboff_72 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=32 */
  LL_Switch_Init(switch_init_in_32, 2);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_32_all_units[] = {
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_32_all_units, 3);

}

static void LL_ATON_End_EpochBlock_32(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_32[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_suboff_72 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_suboff_72 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=32 */
  LL_Switch_Deinit(switch_deinit_in_32, 2);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_32_all_units[] = {
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_32_all_units, 3);

}


/* scheduling epoch=33   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_33(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=SpaceToDepth node=SpaceToDepth_inserted_id329 */
  static const uint32_t SpaceToDepth_inserted_id329_tensor_info_in_33__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t SpaceToDepth_inserted_id329_tensor_info_in_33__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const float SpaceToDepth_inserted_id329_tensor_info_in_33_Conv2D_64_zero_off_out_73_inserted_in329_quant_scale[] = { 0.0817431956529617 };
  static const int16_t SpaceToDepth_inserted_id329_tensor_info_in_33_Conv2D_64_zero_off_out_73_inserted_in329_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id329_tensor_info_in_33[] = {
    {
      .name = "Conv2D_64_zero_off_out_73_inserted_in329",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 20480,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 33,
      .batch = 512,
      .mem_shape = SpaceToDepth_inserted_id329_tensor_info_in_33__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id329_tensor_info_in_33__shape_1_512_40_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id329_tensor_info_in_33_Conv2D_64_zero_off_out_73_inserted_in329_quant_scale,
      .offset = SpaceToDepth_inserted_id329_tensor_info_in_33_Conv2D_64_zero_off_out_73_inserted_in329_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t SpaceToDepth_inserted_id329_tensor_info_out_33__shape_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const uint32_t SpaceToDepth_inserted_id329_tensor_info_out_33__mem_shape_L_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const float SpaceToDepth_inserted_id329_tensor_info_out_33_Conv2D_64_zero_off_out_73_inserted_out329_quant_scale[] = { 0.0817431956529617 };
  static const int16_t SpaceToDepth_inserted_id329_tensor_info_out_33_Conv2D_64_zero_off_out_73_inserted_out329_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id329_tensor_info_out_33[] = {
    {
      .name = "Conv2D_64_zero_off_out_73_inserted_out329",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 20480,
      .offset_limit = 20544,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 33,
      .batch = 1024,
      .mem_shape = SpaceToDepth_inserted_id329_tensor_info_out_33__mem_shape_L_1_1024_20_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id329_tensor_info_out_33__shape_1_1024_20_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id329_tensor_info_out_33_Conv2D_64_zero_off_out_73_inserted_out329_quant_scale,
      .offset = SpaceToDepth_inserted_id329_tensor_info_out_33_Conv2D_64_zero_off_out_73_inserted_out329_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_SpaceToDepth(SpaceToDepth_inserted_id329_tensor_info_in_33, 1, SpaceToDepth_inserted_id329_tensor_info_out_33, 2, 1, 2, 5);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=34   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Conv2D_64_conv_identity */

static void LL_ATON_Start_EpochBlock_34(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Conv2D_64_conv_identity */
  /* node=Conv2D_64_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64_conv_identity input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_conv_identity_dma_init_in_0_34 = {
    /* memory canonical to batch=1 */
    .dir = 0,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_64_zero_off_out_73_copy_in_33 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 20,
    .batch_depth = 1,
    .batch_offset = 1024,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 1024,
    .frame_tot_cnt = 1024,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_64_conv_identity_dma_init_in_0_34, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64_conv_identity output ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_conv_identity_dma_init_out_0_34 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_64_zero_off_out_73_inserted_out329_cp_in_33 */
    .offset_start = 40960,
    .offset_end = 40980,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1024,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Conv2D_64_conv_identity_dma_init_out_0_34, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_34[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
  };


  /* epoch=34 */
  LL_Switch_Init(switch_init_in_34, 1);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_34_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_34_all_units, 2);

}

static void LL_ATON_End_EpochBlock_34(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_34[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
  };


  /* epoch=34 */
  LL_Switch_Deinit(switch_deinit_in_34, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_34_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_34_all_units, 2);

}


/* scheduling epoch=35   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_35(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_64 */
  static const LL_Convacc_InitTypeDef Conv2D_64_init35 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 0,
    .dss2mode = 0,
    .kseten = 0,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 2,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 2,
    .raw_o = 0,
    .fWidth = 20,
    .fHeight = 1,
    .kernelWidth = 3,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 1,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 1,
    .right_padding = 1,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 19,
    .top_crop = 0,
    .bot_crop = 0,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_64_init35);


  /* Dma inputs units to cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64 input ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_dma_init_in_0_35 = {
    /* 20x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_64_zero_off_out_73 */
    .offset_start = 40960,
    .offset_end = 40980,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20,
    .frame_loop_cnt = 1,
    .frame_tot_cnt = 1024,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Conv2D_64_dma_init_in_0_35, 1);

  /* Unit= 1 [STREAM_ENG_V2 1] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64 input ports=1 range=5[1648224,1649760] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_dma_init_in_1_35 = {
    /* 512x3x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_64_weights */
    .offset_start = 1648224,
    .offset_end = 1649760,
    .offset_limit = 1649824,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 2,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(1, &Conv2D_64_dma_init_in_1_35, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */
  /* octoFlash -> 3072 */

  /* Dma output units from cycle: */
  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64 output ports=0 range=0[0,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_dma_init_out_0_35 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_64_out_0 */
    .offset_start = 0,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 20,
    .batch_depth = 1,
    .batch_offset = 2048,
    .frame_offset = 2,
    .line_offset = 0,
    .loop_offset = 40960,
    .frame_loop_cnt = 1024,
    .frame_tot_cnt = 1024,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Conv2D_64_dma_init_out_0_35, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_35[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=35 */
  LL_Switch_Init(switch_init_in_35, 3);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_35_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_35_all_units, 4);

}

static void LL_ATON_End_EpochBlock_35(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_35[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=35 */
  LL_Switch_Deinit(switch_deinit_in_35, 3);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_35_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 1} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_35_all_units, 4);

}


/* scheduling epoch=36   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_36(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=DepthToSpace node=DepthToSpace_inserted_id332 */
  static const uint32_t DepthToSpace_inserted_id332_tensor_info_in_36__shape_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const uint32_t DepthToSpace_inserted_id332_tensor_info_in_36__mem_shape_L_1_1024_20_1[] = { 1, 20, 1, 1024 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id332_tensor_info_in_36[] = {
    {
      .name = "Conv2D_64_out_0_copy_in_20",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 36,
      .batch = 1024,
      .mem_shape = DepthToSpace_inserted_id332_tensor_info_in_36__mem_shape_L_1_1024_20_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id332_tensor_info_in_36__shape_1_1024_20_1,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t DepthToSpace_inserted_id332_tensor_info_out_36__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t DepthToSpace_inserted_id332_tensor_info_out_36__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id332_tensor_info_out_36[] = {
    {
      .name = "Conv2D_64_out_0_cp_in_19_cp_in_20",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 40960,
      .offset_end = 81920,
      .offset_limit = 81984,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 36,
      .batch = 512,
      .mem_shape = DepthToSpace_inserted_id332_tensor_info_out_36__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id332_tensor_info_out_36__shape_1_512_40_1,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_DepthToSpace(DepthToSpace_inserted_id332_tensor_info_in_36, 1, DepthToSpace_inserted_id332_tensor_info_out_36, 2, 1, 3, 0);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=37   nodes=3   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_37(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Mul node=Conv2D_64_mul_scale_75 */
  static const LL_Arithacc_InitTypeDef Conv2D_64_mul_scale_75_init37 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 3,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1656928) /* Equivalent hex address = 0x70314860UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_64_mul_scale_75_init37);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Conv2D_64_off_bias_78 */
  static const LL_Arithacc_InitTypeDef Conv2D_64_off_bias_78_init37 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 19,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 20654,
    .B_scalar = 0,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1618016) /* Equivalent hex address = 0x7030b060UL */},
    .vec_precision = {16, 16, 32},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Conv2D_64_off_bias_78_init37);


  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Sub node=Conv2D_67_suboff_81 */
  static const LL_Arithacc_InitTypeDef Conv2D_67_suboff_81_init37 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_67_suboff_81_init37);


  /* Dma inputs units to cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_64_mul_scale_75 input ports=0 range=0[40960,81920] */

  static const LL_Streng_TensorInitTypeDef Conv2D_64_mul_scale_75_dma_init_in_0_37 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_64_out_0 */
    .offset_start = 40960,
    .offset_end = 81920,
    .offset_limit = 81984,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40960,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_64_mul_scale_75_dma_init_in_0_37, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 40960 */

  /* Dma output units from cycle: */
  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_67_suboff_81 output ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_67_suboff_81_dma_init_out_0_37 = {
    /* to memory from canonical with batch=128 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_67_zero_off_out_82 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 4,
    .fheight = 1,
    .batch_depth = 128,
    .batch_offset = 5120,
    .frame_offset = 128,
    .line_offset = 128,
    .loop_offset = 20480,
    .frame_loop_cnt = 40,
    .frame_tot_cnt = 40,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Conv2D_67_suboff_81_dma_init_out_0_37, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_37[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_mul_scale_75 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_off_bias_78 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_suboff_81 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_suboff_81 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=37 */
  LL_Switch_Init(switch_init_in_37, 4);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_37_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_37_all_units, 5);

}

static void LL_ATON_End_EpochBlock_37(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_37[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_mul_scale_75 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_64_off_bias_78 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_suboff_81 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_suboff_81 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=37 */
  LL_Switch_Deinit(switch_deinit_in_37, 4);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_37_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_37_all_units, 5);

}


/* scheduling epoch=38   nodes=9   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_38(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 11 [CONV_ACC_V2 1] */
  /* kind=Conv node=Conv2D_67 */
  static const LL_Convacc_InitTypeDef Conv2D_67_init38 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .kfilt_tot = 4,
    .kfilt_first = 0,
    .kfilt_last = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 5,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(1, &Conv2D_67_init38);


  /* Unit= 12 [CONV_ACC_V2 2] */
  /* kind=Conv node=Conv2D_67_ca_pipe_1 */
  static const LL_Convacc_InitTypeDef Conv2D_67_ca_pipe_1_init38 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 1,
    .kfilt_last = 1,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(2, &Conv2D_67_ca_pipe_1_init38);


  /* Unit= 13 [CONV_ACC_V2 3] */
  /* kind=Conv node=Conv2D_67_ca_pipe_2 */
  static const LL_Convacc_InitTypeDef Conv2D_67_ca_pipe_2_init38 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 2,
    .kfilt_last = 2,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(3, &Conv2D_67_ca_pipe_2_init38);


  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_67_ca_pipe_3 */
  static const LL_Convacc_InitTypeDef Conv2D_67_ca_pipe_3_init38 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 3,
    .kfilt_last = 3,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 5,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_67_ca_pipe_3_init38);


  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Mul node=Conv2D_67_mul_scale_84 */
  static const LL_Arithacc_InitTypeDef Conv2D_67_mul_scale_84_init38 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 12,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1661088) /* Equivalent hex address = 0x703158a0UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_67_mul_scale_84_init38);


  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Add node=Conv2D_67_off_bias_87 */
  static const LL_Arithacc_InitTypeDef Conv2D_67_off_bias_87_init38 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 17331,
    .B_scalar = 176,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_67_off_bias_87_init38);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Add_71 */
  static const LL_Arithacc_InitTypeDef Add_71_init38 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 15,
    .scalar = 1,
    .dualinput = 1,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_NONE,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 4,
    .fWidth = 40,
    .fHeight = 257,
    .fChannels = 1,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 18414,
    .B_scalar = 24532,
    .C_scalar = 28377,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Add_71_init38);


  /* Dma inputs units to cycle: */
  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_67 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_67_dma_init_in_0_38 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_67_zero_off_out_82 */
    .offset_start = 0,
    .offset_end = 5121,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_67_dma_init_in_0_38, 1);

  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_67 input ports=1 range=5[530496,663108] */

  static const LL_Streng_TensorInitTypeDef Conv2D_67_dma_init_in_1_38 = {
    /* 257x1x1x512(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_67_weights */
    .offset_start = 530496,
    .offset_end = 530625,
    .offset_limit = 663176,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 129,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1028,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Conv2D_67_dma_init_in_1_38, 1);

  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_67_ca_pipe_1 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_67_ca_pipe_1_dma_init_in_0_38 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_67_zero_off_out_82_copy_in_22 ca pipe offset=1 */
    .offset_start = 5120,
    .offset_end = 10241,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Conv2D_67_ca_pipe_1_dma_init_in_0_38, 1);

  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_67_ca_pipe_2 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_67_ca_pipe_2_dma_init_in_0_38 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_67_zero_off_out_82_copy_in_23 ca pipe offset=2 */
    .offset_start = 10240,
    .offset_end = 15361,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_67_ca_pipe_2_dma_init_in_0_38, 1);

  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_67_ca_pipe_3 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_67_ca_pipe_3_dma_init_in_0_38 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_67_zero_off_out_82_copy_in_24 ca pipe offset=3 */
    .offset_start = 15360,
    .offset_end = 20481,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Conv2D_67_ca_pipe_3_dma_init_in_0_38, 1);

  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Add_71 input ports=1 range=0[81920,92200] */

  static const LL_Streng_TensorInitTypeDef Add_71_dma_init_in_1_38 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_59_out_0 */
    .offset_start = 81920,
    .offset_end = 92200,
    .offset_limit = 92264,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Add_71_dma_init_in_1_38, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 5273640 */
  /* octoFlash -> 131584 */

  /* Dma output units from cycle: */
  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Add_71 output ports=0 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Add_71_dma_init_out_0_38 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Add_71_out_0 */
    .offset_start = 92208,
    .offset_end = 102488,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Add_71_dma_init_out_0_38, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_38[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_mul_scale_84 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_off_bias_87 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=38 */
  LL_Switch_Init(switch_init_in_38, 16);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_38_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_38_all_units, 14);

}

static void LL_ATON_End_EpochBlock_38(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_38[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_mul_scale_84 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_67_off_bias_87 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_71 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=38 */
  LL_Switch_Deinit(switch_deinit_in_38, 16);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_38_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_38_all_units, 14);

}


/* scheduling epoch=39   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Identity_inserted_id338 */

static void LL_ATON_Start_EpochBlock_39(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Identity_inserted_id338 */
  /* node=Identity_inserted_id338 satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id338 input ports=0 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id338_dma_init_in_0_39 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_74_out_0_inserted_in338 */
    .offset_start = 92208,
    .offset_end = 92248,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Identity_inserted_id338_dma_init_in_0_39, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 10280 */

  /* Dma output units from cycle: */
  /* Unit= 6 [STREAM_ENG_V2 6] */
  /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id338 output ports=0 range=0[20480,30760] */

  static const LL_Streng_TensorInitTypeDef Identity_inserted_id338_dma_init_out_0_39 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Reshape_74_out_0_inserted_out338 */
    .offset_start = 20480,
    .offset_limit = 30824,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 40,
    .batch_depth = 1,
    .batch_offset = 257,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 10280,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(6, &Identity_inserted_id338_dma_init_out_0_39, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_39[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id338 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=39 */
  LL_Switch_Init(switch_init_in_39, 1);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 30784) /* Equivalent hex address = 0x34357840UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_39_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_39_all_units, 2);

}

static void LL_ATON_End_EpochBlock_39(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_39[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id338 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=39 */
  LL_Switch_Deinit(switch_deinit_in_39, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_39_all_units[] = {
    { {STRENG, 6} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_39_all_units, 2);

}


/* scheduling epoch=40   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_40(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation for unaligned buffer end address (last line) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46112) /* Equivalent hex address = 0x3435b420UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=Conv node=Conv2D_75 */
  Conv_integer_sw_info conv_integer6_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 40,
    .general.input.dim.tensor_w = 1,
    .general.input.dim.tensor_c = 257,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 10280,
    .general.input.stride.h = 257,
    .general.input.stride.w = 257,
    .general.input.stride.c = 1,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */,
    .general.input.format.is_signed = 1,
    /* "weights" tensor-related info: */
    .weights.dim.tensor_b = 512,
    .weights.dim.tensor_h = 1,
    .weights.dim.tensor_w = 1,
    .weights.dim.tensor_c = 257,
    .weights.dim.num_elem = 131584,
    .weights.stride.b = 257,
    .weights.stride.h = 257,
    .weights.stride.w = 257,
    .weights.stride.c = 1,
    .weights.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1453664) /* Equivalent hex address = 0x702e2e60UL */,
    .weights.format.is_signed = 1,
    /* "bias" tensor-related info: */
    .bias.dim.tensor_b = 1,
    .bias.dim.tensor_h = 1,
    .bias.dim.tensor_w = 1,
    .bias.dim.tensor_c = 512,
    .bias.dim.num_elem = 512,
    .bias.stride.b = 2048,
    .bias.stride.h = 2048,
    .bias.stride.w = 4,
    .bias.stride.c = 4,
    .bias.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1642592) /* Equivalent hex address = 0x70311060UL */,
    .bias.format.is_signed = 1,
    /* "is" tensor-related info: */
    .is.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665376) /* Equivalent hex address = 0x70316960UL */,
    .is.format.is_signed = 0,
    .is.dim.num_elem = 1,
    /* "izp" tensor-related info: */
    .izp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665872) /* Equivalent hex address = 0x70316b50UL */,
    .izp.format.is_signed = 1,
    .izp.dim.num_elem = 1,
    /* "ws" tensor-related info: */
    .ws.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1644640) /* Equivalent hex address = 0x70311860UL */,
    .ws.format.is_signed = 0,
    .ws.dim.num_elem = 512,
    /* "wzp" tensor-related info: */
    .wzp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1664704) /* Equivalent hex address = 0x703166c0UL */,
    .wzp.format.is_signed = 1,
    .wzp.dim.num_elem = 512,
    /* "os" tensor-related info: */
    .os.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665392) /* Equivalent hex address = 0x70316970UL */,
    .os.format.is_signed = 0,
    .os.dim.num_elem = 1,
    /* "ozp" tensor-related info: */
    .ozp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665888) /* Equivalent hex address = 0x70316b60UL */,
    .ozp.format.is_signed = 1,
    .ozp.dim.num_elem = 1,
    /* "scratch" tensor-related info: */
    .scratch.dim.tensor_b = 1,
    .scratch.dim.tensor_h = 1,
    .scratch.dim.tensor_w = 1,
    .scratch.dim.tensor_c = 5155,
    .scratch.dim.num_elem = 5155,
    .scratch.stride.b = 5155,
    .scratch.stride.h = 5155,
    .scratch.stride.w = 5155,
    .scratch.stride.c = 1,
    .scratch.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */,
    .scratch.format.is_signed = 1,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 40,
    .general.output.dim.tensor_w = 1,
    .general.output.dim.tensor_c = 512,
    .general.output.dim.num_elem = 20480,
    .general.output.stride.b = 20480,
    .general.output.stride.h = 512,
    .general.output.stride.w = 512,
    .general.output.stride.c = 1,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.output.format.is_signed = 1,
    /* Node-specific Hyper-parameters: */
    .ngroup = 1,
    .pads = {0, 0, 0, 0},
    .strides = {1, 1},
    .dilations = {1, 1},
    .fwd_func = LL_SW_SSSA_PW_CONV,
    .general.type = LL_SW_CONV,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node Conv2D_75 mapped on EmbedNets (INTEGER) as Conv | Category: Computational */
  ll_sw_forward_conv_integer(&conv_integer6_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 46144) /* Equivalent hex address = 0x3435b440UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=41   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_41(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Sub node=Conv2D_78_suboff_90 */
  static const LL_Arithacc_InitTypeDef Conv2D_78_suboff_90_init41 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_78_suboff_90_init41);


  /* Dma inputs units to cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_suboff_90 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_suboff_90_dma_init_in_0_41 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_77_out_0 */
    .offset_start = 0,
    .offset_end = 20480,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_78_suboff_90_dma_init_in_0_41, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_suboff_90 output ports=0 range=0[20480,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_suboff_90_dma_init_out_0_41 = {
    /* to memory with batch=512 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_78_zero_off_out_91 */
    .offset_start = 20480,
    .offset_end = 40960,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 20480,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_78_suboff_90_dma_init_out_0_41, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_41[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_suboff_90 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_suboff_90 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=41 */
  LL_Switch_Init(switch_init_in_41, 2);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_41_all_units[] = {
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_41_all_units, 3);

}

static void LL_ATON_End_EpochBlock_41(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_41[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_suboff_90 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_suboff_90 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
  };


  /* epoch=41 */
  LL_Switch_Deinit(switch_deinit_in_41, 2);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_41_all_units[] = {
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_41_all_units, 3);

}


/* scheduling epoch=42   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_42(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=SpaceToDepth node=SpaceToDepth_inserted_id339 */
  static const uint32_t SpaceToDepth_inserted_id339_tensor_info_in_42__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t SpaceToDepth_inserted_id339_tensor_info_in_42__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const float SpaceToDepth_inserted_id339_tensor_info_in_42_Conv2D_78_zero_off_out_91_inserted_in339_quant_scale[] = { 0.0563026890158653 };
  static const int16_t SpaceToDepth_inserted_id339_tensor_info_in_42_Conv2D_78_zero_off_out_91_inserted_in339_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id339_tensor_info_in_42[] = {
    {
      .name = "Conv2D_78_zero_off_out_91_inserted_in339",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 20480,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 42,
      .batch = 512,
      .mem_shape = SpaceToDepth_inserted_id339_tensor_info_in_42__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id339_tensor_info_in_42__shape_1_512_40_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id339_tensor_info_in_42_Conv2D_78_zero_off_out_91_inserted_in339_quant_scale,
      .offset = SpaceToDepth_inserted_id339_tensor_info_in_42_Conv2D_78_zero_off_out_91_inserted_in339_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t SpaceToDepth_inserted_id339_tensor_info_out_42__shape_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const uint32_t SpaceToDepth_inserted_id339_tensor_info_out_42__mem_shape_L_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const float SpaceToDepth_inserted_id339_tensor_info_out_42_Conv2D_78_zero_off_out_91_inserted_out339_quant_scale[] = { 0.0563026890158653 };
  static const int16_t SpaceToDepth_inserted_id339_tensor_info_out_42_Conv2D_78_zero_off_out_91_inserted_out339_quant_offset[] = { 0 };
  static const LL_Buffer_InfoTypeDef SpaceToDepth_inserted_id339_tensor_info_out_42[] = {
    {
      .name = "Conv2D_78_zero_off_out_91_inserted_out339",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 20480,
      .offset_limit = 20544,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 42,
      .batch = 2048,
      .mem_shape = SpaceToDepth_inserted_id339_tensor_info_out_42__mem_shape_L_1_2048_10_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 8,
      .Qn = 0,
      .Qunsigned = 1,
      .type = DataType_UINT8,
      .nbits = 8,
      .ndims = 4,
      .shape = SpaceToDepth_inserted_id339_tensor_info_out_42__shape_1_2048_10_1,
      .per_channel = 0,
      .scale = SpaceToDepth_inserted_id339_tensor_info_out_42_Conv2D_78_zero_off_out_91_inserted_out339_quant_scale,
      .offset = SpaceToDepth_inserted_id339_tensor_info_out_42_Conv2D_78_zero_off_out_91_inserted_out339_quant_offset,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_SpaceToDepth(SpaceToDepth_inserted_id339_tensor_info_in_42, 1, SpaceToDepth_inserted_id339_tensor_info_out_42, 4, 1, 1, 5);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 20480) /* Equivalent hex address = 0x34355000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=43   nodes=1   ------------------------------------------------------------------- */
/* no resources allocated to kind=Identity node=Conv2D_78_conv_identity */

static void LL_ATON_Start_EpochBlock_43(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 28 [NULL_UNIT 0] */
  /* kind=Identity node=Conv2D_78_conv_identity */
  /* node=Conv2D_78_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

  /* Dma inputs units to cycle: */
  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_conv_identity input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_conv_identity_dma_init_in_0_43 = {
    /* memory canonical to batch=1 */
    .dir = 0,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_78_zero_off_out_91_copy_in_34 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 10,
    .batch_depth = 1,
    .batch_offset = 2048,
    .frame_offset = 1,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 2048,
    .frame_tot_cnt = 2048,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Conv2D_78_conv_identity_dma_init_in_0_43, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */

  /* Dma output units from cycle: */
  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_conv_identity output ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_conv_identity_dma_init_out_0_43 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_78_zero_off_out_91_inserted_out339_cp_in_34 */
    .offset_start = 40960,
    .offset_end = 40970,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 2048,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_78_conv_identity_dma_init_out_0_43, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_43[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=43 */
  LL_Switch_Init(switch_init_in_43, 1);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_43_all_units[] = {
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_43_all_units, 2);

}

static void LL_ATON_End_EpochBlock_43(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_43[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
  };


  /* epoch=43 */
  LL_Switch_Deinit(switch_deinit_in_43, 1);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_43_all_units[] = {
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_43_all_units, 2);

}


/* scheduling epoch=44   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_44(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_78 */
  static const LL_Convacc_InitTypeDef Conv2D_78_init44 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 0,
    .dss2mode = 0,
    .kseten = 0,
    .zfbias = 0,
    .inbytes_f = 1,
    .shift_f = 0,
    .shift_a = 2,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 2,
    .raw_o = 0,
    .fWidth = 10,
    .fHeight = 1,
    .kernelWidth = 3,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 1,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 1,
    .right_padding = 1,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 9,
    .top_crop = 0,
    .bot_crop = 0,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_78_init44);


  /* Dma inputs units to cycle: */
  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78 input ports=0 range=0[40960,61440] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_dma_init_in_0_44 = {
    /* 10x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_78_zero_off_out_91 */
    .offset_start = 40960,
    .offset_end = 40970,
    .offset_limit = 61504,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 10,
    .frame_loop_cnt = 1,
    .frame_tot_cnt = 2048,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_78_dma_init_in_0_44, 1);

  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78 input ports=1 range=5[1651296,1652832] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_dma_init_in_1_44 = {
    /* 512x3x1x1(8 bits) */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 1,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_78_weights */
    .offset_start = 1651296,
    .offset_end = 1652832,
    .offset_limit = 1652896,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 4,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_78_dma_init_in_1_44, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 20480 */
  /* octoFlash -> 1536 */
  /* CACHE -> 4608 */

  /* Dma output units from cycle: */
  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78 output ports=0 range=0[0,40960] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_dma_init_out_0_44 = {
    /* to memory canonical from batch=1 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_78_out_0 */
    .offset_start = 0,
    .offset_limit = 41024,
    .frame_count = 0,
    .fwidth = 1,
    .fheight = 10,
    .batch_depth = 1,
    .batch_offset = 4096,
    .frame_offset = 2,
    .line_offset = 0,
    .loop_offset = 40960,
    .frame_loop_cnt = 2048,
    .frame_tot_cnt = 2048,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Conv2D_78_dma_init_out_0_44, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_44[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=44 */
  LL_Switch_Init(switch_init_in_44, 3);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_44_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_44_all_units, 4);

}

static void LL_ATON_End_EpochBlock_44(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_44[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
  };


  /* epoch=44 */
  LL_Switch_Deinit(switch_deinit_in_44, 3);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_44_all_units[] = {
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_44_all_units, 4);

}


/* scheduling epoch=45   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_45(const void *epoch_block)
{
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  LL_ATON_LIB_UNUSED(epoch_block);

  /* Reset the stream switch */
  LL_Switch_Init(NULL, 0);

/* Unit= 27 [PROCESSOR 0] */
/* kind=DepthToSpace node=DepthToSpace_inserted_id342 */
  static const uint32_t DepthToSpace_inserted_id342_tensor_info_in_45__shape_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const uint32_t DepthToSpace_inserted_id342_tensor_info_in_45__mem_shape_L_1_2048_10_1[] = { 1, 10, 1, 2048 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id342_tensor_info_in_45[] = {
    {
      .name = "Conv2D_78_out_0_copy_in_26",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 0,
      .offset_end = 40960,
      .offset_limit = 41024,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 45,
      .batch = 2048,
      .mem_shape = DepthToSpace_inserted_id342_tensor_info_in_45__mem_shape_L_1_2048_10_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id342_tensor_info_in_45__shape_1_2048_10_1,
    },
    {
      .name = NULL,
    }
  };

  static const uint32_t DepthToSpace_inserted_id342_tensor_info_out_45__shape_1_512_40_1[] = { 1, 40, 1, 512 };
  static const uint32_t DepthToSpace_inserted_id342_tensor_info_out_45__mem_shape_L_1_512_40_1[] = { 1, 40, 1, 512 };
  static const LL_Buffer_InfoTypeDef DepthToSpace_inserted_id342_tensor_info_out_45[] = {
    {
      .name = "Conv2D_78_out_0_cp_in_25_cp_in_26",
      .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */},
      .offset_start = 40960,
      .offset_end = 81920,
      .offset_limit = 81984,
      .is_user_allocated = 0,
      .is_param = 0,
      .epoch = 45,
      .batch = 512,
      .mem_shape = DepthToSpace_inserted_id342_tensor_info_out_45__mem_shape_L_1_512_40_1,
      .mem_ndims = 4,
      .chpos = CHPos_Last,
      .Qm = 17,
      .Qn = -2,
      .Qunsigned = 0,
      .type = DataType_FXP,
      .nbits = 16,
      .ndims = 4,
      .shape = DepthToSpace_inserted_id342_tensor_info_out_45__shape_1_512_40_1,
    },
    {
      .name = NULL,
    }
  };

  LL_ATON_LIB_DMA_DepthToSpace(DepthToSpace_inserted_id342_tensor_info_in_45, 1, DepthToSpace_inserted_id342_tensor_info_out_45, 4, 1, 3, 0);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 40960) /* Equivalent hex address = 0x3435a000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 81920) /* Equivalent hex address = 0x34364000UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=46   nodes=3   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_46(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Mul node=Conv2D_78_mul_scale_93 */
  static const LL_Arithacc_InitTypeDef Conv2D_78_mul_scale_93_init46 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 11,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1657952) /* Equivalent hex address = 0x70314c60UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_78_mul_scale_93_init46);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Conv2D_78_off_bias_96 */
  static const LL_Arithacc_InitTypeDef Conv2D_78_off_bias_96_init46 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 18,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 17129,
    .B_scalar = 0,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1620064) /* Equivalent hex address = 0x7030b860UL */},
    .vec_precision = {16, 16, 32},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Conv2D_78_off_bias_96_init46);


  /* Unit= 20 [ARITH_ACC_V2 2] */
  /* kind=Sub node=Conv2D_81_suboff_99 */
  static const LL_Arithacc_InitTypeDef Conv2D_81_suboff_99_init46 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 0,
    .saturation_o = 0,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 512,
    .batchDepth = 512,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 16384,
    .B_scalar = 32,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(2, &Conv2D_81_suboff_99_init46);


  /* Dma inputs units to cycle: */
  /* Unit= 8 [STREAM_ENG_V2 8] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_78_mul_scale_93 input ports=0 range=0[40960,81920] */

  static const LL_Streng_TensorInitTypeDef Conv2D_78_mul_scale_93_dma_init_in_0_46 = {
    /* from memory with batch=512 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_78_out_0 */
    .offset_start = 40960,
    .offset_end = 81920,
    .offset_limit = 81984,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 40960,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 16,
    .nbits_out = 16,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(8, &Conv2D_78_mul_scale_93_dma_init_in_0_46, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 40960 */

  /* Dma output units from cycle: */
  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_81_suboff_99 output ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_81_suboff_99_dma_init_out_0_46 = {
    /* to memory from canonical with batch=128 */
    .dir = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_81_zero_off_out_100 */
    .offset_start = 0,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 4,
    .fheight = 1,
    .batch_depth = 128,
    .batch_offset = 5120,
    .frame_offset = 128,
    .line_offset = 128,
    .loop_offset = 20480,
    .frame_loop_cnt = 40,
    .frame_tot_cnt = 40,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_81_suboff_99_dma_init_out_0_46, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 20480 */

  static const LL_Switch_InitTypeDef switch_init_in_46[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_mul_scale_93 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_off_bias_96 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_suboff_99 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_suboff_99 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=46 */
  LL_Switch_Init(switch_init_in_46, 4);

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_46_all_units[] = {
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_46_all_units, 5);

}

static void LL_ATON_End_EpochBlock_46(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_46[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_mul_scale_93 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_78_off_bias_96 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_suboff_99 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_suboff_99 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
  };


  /* epoch=46 */
  LL_Switch_Deinit(switch_deinit_in_46, 4);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_46_all_units[] = {
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 2} }, /* ARITH_ACC_V2 */
    { {STRENG, 8} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_46_all_units, 5);

}


/* scheduling epoch=47   nodes=8   ------------------------------------------------------------------- */

static void LL_ATON_Start_EpochBlock_47(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  /* Unit= 11 [CONV_ACC_V2 1] */
  /* kind=Conv node=Conv2D_81 */
  static const LL_Convacc_InitTypeDef Conv2D_81_init47 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 0,
    .kfilt_tot = 4,
    .kfilt_first = 0,
    .kfilt_last = 0,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 7,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(1, &Conv2D_81_init47);


  /* Unit= 12 [CONV_ACC_V2 2] */
  /* kind=Conv node=Conv2D_81_ca_pipe_1 */
  static const LL_Convacc_InitTypeDef Conv2D_81_ca_pipe_1_init47 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 1,
    .kfilt_last = 1,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(2, &Conv2D_81_ca_pipe_1_init47);


  /* Unit= 13 [CONV_ACC_V2 3] */
  /* kind=Conv node=Conv2D_81_ca_pipe_2 */
  static const LL_Convacc_InitTypeDef Conv2D_81_ca_pipe_2_init47 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 2,
    .kfilt_last = 2,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 3,
    .shift_o = 0,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(3, &Conv2D_81_ca_pipe_2_init47);


  /* Unit= 10 [CONV_ACC_V2 0] */
  /* kind=Conv node=Conv2D_81_ca_pipe_3 */
  static const LL_Convacc_InitTypeDef Conv2D_81_ca_pipe_3_init47 = {
    .simd = 1,
    .fsub = 0,
    .accumulate = 1,
    .accumulate_first = 1,
    .kfilt_tot = 4,
    .kfilt_first = 3,
    .kfilt_last = 3,
    .rounding_f = 0,
    .saturation_f = 0,
    .round_mode_f = 0,
    .f_unsigned = 1,
    .k_unsigned = 0,
    .deepmode = 1,
    .dss2mode = 0,
    .kseten = 3,
    .zfbias = 0,
    .inbytes_f = 3,
    .shift_f = 0,
    .shift_a = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 7,
    .raw_o = 1,
    .fWidth = 1,
    .fHeight = 40,
    .kernelWidth = 1,
    .kernelHeight = 1,
    .nKernels = 1,
    .batchDepth = 128,
    .hstride = 1,
    .vstride = 1,
    .left_padding = 0,
    .right_padding = 0,
    .top_padding = 0,
    .bot_padding = 0,
    .left_crop = 0,
    .right_crop = 0,
    .top_crop = 0,
    .bot_crop = 39,
  };

  /* Unit=CONV_ACC_V2 */
  LL_Convacc_Init(0, &Conv2D_81_ca_pipe_3_init47);


  /* Unit= 21 [ARITH_ACC_V2 3] */
  /* kind=Mul node=Conv2D_81_mul_scale_102 */
  static const LL_Arithacc_InitTypeDef Conv2D_81_mul_scale_102_init47 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 2,
    .shift_o = 10,
    .scalar = 0,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_CHAN,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 1,
    .B_scalar = 0,
    .C_scalar = 0,
    .A_vector = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1661616) /* Equivalent hex address = 0x70315ab0UL */},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(3, &Conv2D_81_mul_scale_102_init47);


  /* Unit= 18 [ARITH_ACC_V2 0] */
  /* kind=Add node=Conv2D_81_off_bias_105 */
  static const LL_Arithacc_InitTypeDef Conv2D_81_off_bias_105_init47 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 2,
    .outbytes_x = 2,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 2,
    .outbytes_y = 2,
    .combinebc = 1,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 20,
    .scalar = 1,
    .dualinput = 0,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_WIDTH,
    .Ax_shift = 0,
    .By_shift = 0,
    .C_shift = 0,
    .fWidth = 1,
    .fHeight = 40,
    .fChannels = 257,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 21970,
    .B_scalar = 240,
    .C_scalar = (short)0,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {16, 16, 16},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(0, &Conv2D_81_off_bias_105_init47);


  /* Unit= 19 [ARITH_ACC_V2 1] */
  /* kind=Add node=Add_85 */
  static const LL_Arithacc_InitTypeDef Add_85_init47 = {
    .rounding_x = 0,
    .saturation_x = 0,
    .round_mode_x = 0,
    .inbytes_x = 1,
    .outbytes_x = 1,
    .shift_x = 0,
    .rounding_y = 0,
    .saturation_y = 0,
    .round_mode_y = 0,
    .inbytes_y = 1,
    .outbytes_y = 1,
    .combinebc = 0,
    .clipout = 0,
    .shift_y = 0,
    .rounding_o = 1,
    .saturation_o = 1,
    .round_mode_o = 1,
    .relu_mode_o = 0,
    .outbytes_o = 1,
    .shift_o = 14,
    .scalar = 1,
    .dualinput = 1,
    .operation = ARITH_AFFINE,
    .bcast = ARITH_BCAST_NONE,
    .Ax_shift = 0,
    .By_shift = 1,
    .C_shift = 2,
    .fWidth = 40,
    .fHeight = 257,
    .fChannels = 1,
    .batchDepth = 1,
    .clipmin = 0,
    .clipmax = 0,
    .A_scalar = 20900,
    .B_scalar = 23573,
    .C_scalar = -18965,
    .A_vector = {0},
    .B_vector = {0},
    .C_vector = {0},
    .vec_precision = {8, 8, 8},
  };

  /* Unit=ARITH_ACC_V2 */
  LL_Arithacc_Init(1, &Add_85_init47);


  /* Dma inputs units to cycle: */
  /* Unit= 7 [STREAM_ENG_V2 7] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_81 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_81_dma_init_in_0_47 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_81_zero_off_out_100 */
    .offset_start = 0,
    .offset_end = 5121,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(7, &Conv2D_81_dma_init_in_0_47, 1);

  /* Unit= 9 [STREAM_ENG_V2 9] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_81 input ports=1 range=5[663120,795732] */

  static const LL_Streng_TensorInitTypeDef Conv2D_81_dma_init_in_1_47 = {
    /* 257x1x1x512(8 bits) */
    .dir = 0,
    .raw = 1,
    .continuous = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .cacheable = 1,
    .cache_allocate = 0,
    .addr_base = {(unsigned char *)(0x70180000UL) /* Equivalent hex address = 0x70180000UL */}, /* Conv2D_81_weights */
    .offset_start = 663120,
    .offset_end = 663249,
    .offset_limit = 795800,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 129,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1028,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(9, &Conv2D_81_dma_init_in_1_47, 1);

  /* Unit= 0 [STREAM_ENG_V2 0] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_81_ca_pipe_1 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_81_ca_pipe_1_dma_init_in_0_47 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_81_zero_off_out_100_copy_in_28 ca pipe offset=1 */
    .offset_start = 5120,
    .offset_end = 10241,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(0, &Conv2D_81_ca_pipe_1_dma_init_in_0_47, 1);

  /* Unit= 5 [STREAM_ENG_V2 5] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_81_ca_pipe_2 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_81_ca_pipe_2_dma_init_in_0_47 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_81_zero_off_out_100_copy_in_29 ca pipe offset=2 */
    .offset_start = 10240,
    .offset_end = 15361,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(5, &Conv2D_81_ca_pipe_2_dma_init_in_0_47, 1);

  /* Unit= 4 [STREAM_ENG_V2 4] */
  /* Emit conf for STREAM_ENG_V2 node=Conv2D_81_ca_pipe_3 input ports=0 range=0[0,20480] */

  static const LL_Streng_TensorInitTypeDef Conv2D_81_ca_pipe_3_dma_init_in_0_47 = {
    /* 1x40x128(8 bits) */
    .dir = 0,
    .raw = 1,
    .raw_out = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 1,
    .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Conv2D_81_zero_off_out_100_copy_in_30 ca pipe offset=3 */
    .offset_start = 15360,
    .offset_end = 20481,
    .offset_limit = 20544,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 0,
    .line_offset = 0,
    .loop_offset = 20480,
    .frame_loop_cnt = 257,
    .frame_tot_cnt = 257,
    .nbits_in = 24,
    .nbits_out = 24,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(4, &Conv2D_81_ca_pipe_3_dma_init_in_0_47, 1);

  /* Unit= 3 [STREAM_ENG_V2 3] */
  /* Emit conf for STREAM_ENG_V2 node=Add_85 input ports=1 range=0[92208,102488] */

  static const LL_Streng_TensorInitTypeDef Add_85_dma_init_in_1_47 = {
    /* from memory with batch=1 */
    .dir = 0,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Dequantize_73_out_0 */
    .offset_start = 92208,
    .offset_end = 102488,
    .offset_limit = 102552,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(3, &Add_85_dma_init_in_1_47, 1);


  /* Dma input bandwidth from memory pools: */
  /* npuRAM6 -> 5273640 */
  /* octoFlash -> 131584 */

  /* Dma output units from cycle: */
  /* Unit= 2 [STREAM_ENG_V2 2] */
  /* Emit conf for STREAM_ENG_V2 node=Add_85 output ports=0 range=0[41120,51400] */

  static const LL_Streng_TensorInitTypeDef Add_85_dma_init_out_0_47 = {
    /* to memory with batch=1 */
    .dir = 1,
    .raw = 1,
    .noblk = 0,
    .align_right = 0,
    .nbits_unsigned = 0,
    .addr_base = {(unsigned char *)(0x34350000UL) /* Equivalent hex address = 0x34350000UL */}, /* Add_85_out_0 */
    .offset_start = 41120,
    .offset_end = 51400,
    .offset_limit = 51464,
    .frame_count = 0,
    .fwidth = 0,
    .fheight = 0,
    .batch_depth = 0,
    .batch_offset = 0,
    .frame_offset = 10280,
    .line_offset = 0,
    .loop_offset = 0,
    .frame_loop_cnt = 0,
    .frame_tot_cnt = 1,
    .nbits_in = 8,
    .nbits_out = 8,
  };

  /* Unit=STREAM_ENG_V2 */
  LL_Streng_TensorInit(2, &Add_85_dma_init_out_0_47, 1);


  /* Dma output bandwidth to memory pools: */
  /* npuRAM6 <- 10280 */

  static const LL_Switch_InitTypeDef switch_init_in_47[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_mul_scale_102 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_off_bias_105 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=47 */
  LL_Switch_Init(switch_init_in_47, 16);

  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache invalidate (only) operation (HW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41120) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51424) */
  mcu_cache_invalidate_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41120) /* Equivalent hex address = 0x3435a0a0UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 51424) /* Equivalent hex address = 0x3435c8e0UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

  static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_47_all_units[] = {
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_EnableUnits_Init(Enable_epoch_47_all_units, 14);

}

static void LL_ATON_End_EpochBlock_47(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);

  static const LL_Switch_DeinitTypeDef switch_deinit_in_47[] = {
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_mul_scale_102 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_81_off_bias_105 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_85 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
  };


  /* epoch=47 */
  LL_Switch_Deinit(switch_deinit_in_47, 16);

  static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_47_all_units[] = {
    { {STRENG, 2} }, /* STREAM_ENG_V2 */
    { {CONVACC, 0} }, /* CONV_ACC_V2 */
    { {CONVACC, 1} }, /* CONV_ACC_V2 */
    { {CONVACC, 2} }, /* CONV_ACC_V2 */
    { {CONVACC, 3} }, /* CONV_ACC_V2 */
    { {ARITH, 0} }, /* ARITH_ACC_V2 */
    { {ARITH, 1} }, /* ARITH_ACC_V2 */
    { {ARITH, 3} }, /* ARITH_ACC_V2 */
    { {STRENG, 0} }, /* STREAM_ENG_V2 */
    { {STRENG, 3} }, /* STREAM_ENG_V2 */
    { {STRENG, 4} }, /* STREAM_ENG_V2 */
    { {STRENG, 5} }, /* STREAM_ENG_V2 */
    { {STRENG, 7} }, /* STREAM_ENG_V2 */
    { {STRENG, 9} }, /* STREAM_ENG_V2 */
  };


  LL_ATON_DisableUnits_Init(Disable_epoch_47_all_units, 14);

}


/* scheduling epoch=48   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_48(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=DequantizeLinear node=DequantizeLinear_inserted_id348 */
  Dequantizelinear_sw_info dequantizelinear7_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 257,
    .general.input.dim.tensor_w = 40,
    .general.input.dim.tensor_c = 1,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 10280,
    .general.input.stride.h = 40,
    .general.input.stride.w = 1,
    .general.input.stride.c = 1,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41120) /* Equivalent hex address = 0x3435a0a0UL */,
    .general.input.format.is_signed = 1,
    /* "is" tensor-related info: */
    .is.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665408) /* Equivalent hex address = 0x70316980UL */,
    .is.format.is_signed = 0,
    .is.dim.num_elem = 1,
    /* "izp" tensor-related info: */
    .izp.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x70180000UL + 1665904) /* Equivalent hex address = 0x70316b70UL */,
    .izp.format.is_signed = 1,
    .izp.dim.num_elem = 1,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 257,
    .general.output.dim.tensor_w = 40,
    .general.output.dim.tensor_c = 1,
    .general.output.dim.num_elem = 10280,
    .general.output.stride.b = 41120,
    .general.output.stride.h = 160,
    .general.output.stride.w = 4,
    .general.output.stride.c = 4,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.output.format.is_signed = 0,
    .general.type = LL_SW_DEQUANTIZELINEAR,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node DequantizeLinear_inserted_id348 mapped on EmbedNets (INTEGER) as DequantizeLinear | Category: Format-Converter */
  ll_sw_forward_dequantizelinear(&dequantizelinear7_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41120) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41120) /* Equivalent hex address = 0x3435a0a0UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=49   nodes=1   ------------------------------------------------------------------- */

static void LL_ATON_End_EpochBlock_49(const void *epoch_block)
{
  LL_ATON_LIB_UNUSED(epoch_block);


/* Unit= 27 [PROCESSOR 0] */
/* kind=Sigmoid node=Sigmoid_88 */
  Activ_sw_info activ8_sw_info = {
    /* "general.input" tensor-related info: */
    .general.input.dim.tensor_b = 1,
    .general.input.dim.tensor_h = 257,
    .general.input.dim.tensor_w = 40,
    .general.input.dim.tensor_c = 1,
    .general.input.dim.num_elem = 10280,
    .general.input.stride.b = 41120,
    .general.input.stride.h = 160,
    .general.input.stride.w = 4,
    .general.input.stride.c = 4,
    .general.input.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.input.format.is_signed = 0,
    /* "general.output" tensor-related info: */
    .general.output.dim.tensor_b = 1,
    .general.output.dim.tensor_h = 257,
    .general.output.dim.tensor_w = 40,
    .general.output.dim.tensor_c = 1,
    .general.output.dim.num_elem = 10280,
    .general.output.stride.b = 41120,
    .general.output.stride.h = 160,
    .general.output.stride.w = 4,
    .general.output.stride.c = 4,
    .general.output.mem.start_offset = (unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */,
    .general.output.format.is_signed = 1,
    .general.type = LL_SW_SIGMOID,
  };

  /* Low Level SW Layer function invocation. This will exploit EmbedNets libs) */
  /* Node Sigmoid_88 mapped on EmbedNets (FLOAT) as Sigmoid | Category: Computational */
  ll_sw_forward_activ(&activ8_sw_info);
  // Lock MCU cache
  LL_ATON_LOCK_MCU_CACHE();

#if (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)
  /* *** MCU cache clean (only) operation (SW, whole range) *** */
  /*     memory pool: 0 */
  /*     start: (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) */
  /*     end:   (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41120) */
  mcu_cache_clean_range((uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 0) /* Equivalent hex address = 0x34350000UL */, (uintptr_t)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34350000UL + 41120) /* Equivalent hex address = 0x3435a0a0UL */);
#endif // (LL_ATON_PLATFORM == LL_ATON_PLAT_STM32N6)

  // Un-lock MCU cache
  LL_ATON_UNLOCK_MCU_CACHE();

}


/* scheduling epoch=50   nodes=1   ------------------------------------------------------------------- */

/* scheduling DONE                 ------------------------------------------------------------------- */

const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_Default(void) {

  static const EpochBlock_ItemTypeDef ll_atonn_rt_epoch_block_array[] = {
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_2,
      .end_epoch_block = LL_ATON_End_EpochBlock_2,
      .wait_mask = 0x00000200,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 2,
      .last_epoch_num = 2,
      .in_streng_mask = 0x00000008,
      .out_streng_mask = 0x00000200,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_3,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 3,
      .last_epoch_num = 3,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_4,
      .end_epoch_block = LL_ATON_End_EpochBlock_4,
      .wait_mask = 0x00000080,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 4,
      .last_epoch_num = 4,
      .in_streng_mask = 0x00000008,
      .out_streng_mask = 0x00000080,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_5,
      .end_epoch_block = LL_ATON_End_EpochBlock_5,
      .wait_mask = 0x00000100,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 5,
      .last_epoch_num = 5,
      .in_streng_mask = 0x0000000c,
      .out_streng_mask = 0x00000100,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_6,
      .end_epoch_block = LL_ATON_End_EpochBlock_6,
      .wait_mask = 0x00000001,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 6,
      .last_epoch_num = 6,
      .in_streng_mask = 0x0000032e,
      .out_streng_mask = 0x00000001,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_7,
      .end_epoch_block = LL_ATON_End_EpochBlock_7,
      .wait_mask = 0x00000010,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 7,
      .last_epoch_num = 7,
      .in_streng_mask = 0x00000080,
      .out_streng_mask = 0x00000010,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_8,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 8,
      .last_epoch_num = 8,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_9,
      .end_epoch_block = LL_ATON_End_EpochBlock_9,
      .wait_mask = 0x00000002,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 9,
      .last_epoch_num = 9,
      .in_streng_mask = 0x00000200,
      .out_streng_mask = 0x00000002,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_10,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 10,
      .last_epoch_num = 10,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_11,
      .end_epoch_block = LL_ATON_End_EpochBlock_11,
      .wait_mask = 0x00000080,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 11,
      .last_epoch_num = 11,
      .in_streng_mask = 0x00000004,
      .out_streng_mask = 0x00000080,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_12,
      .end_epoch_block = LL_ATON_End_EpochBlock_12,
      .wait_mask = 0x00000002,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 12,
      .last_epoch_num = 12,
      .in_streng_mask = 0x00000021,
      .out_streng_mask = 0x00000002,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_13,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 13,
      .last_epoch_num = 13,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_14,
      .end_epoch_block = LL_ATON_End_EpochBlock_14,
      .wait_mask = 0x00000020,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 14,
      .last_epoch_num = 14,
      .in_streng_mask = 0x00000001,
      .out_streng_mask = 0x00000020,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_15,
      .end_epoch_block = LL_ATON_End_EpochBlock_15,
      .wait_mask = 0x00000040,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 15,
      .last_epoch_num = 15,
      .in_streng_mask = 0x00000396,
      .out_streng_mask = 0x00000040,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_16,
      .end_epoch_block = LL_ATON_End_EpochBlock_16,
      .wait_mask = 0x00000080,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 16,
      .last_epoch_num = 16,
      .in_streng_mask = 0x00000001,
      .out_streng_mask = 0x00000080,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_17,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 17,
      .last_epoch_num = 17,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_18,
      .end_epoch_block = LL_ATON_End_EpochBlock_18,
      .wait_mask = 0x00000100,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 18,
      .last_epoch_num = 18,
      .in_streng_mask = 0x00000004,
      .out_streng_mask = 0x00000100,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_19,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 19,
      .last_epoch_num = 19,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_20,
      .end_epoch_block = LL_ATON_End_EpochBlock_20,
      .wait_mask = 0x00000080,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 20,
      .last_epoch_num = 20,
      .in_streng_mask = 0x00000001,
      .out_streng_mask = 0x00000080,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_21,
      .end_epoch_block = LL_ATON_End_EpochBlock_21,
      .wait_mask = 0x00000004,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 21,
      .last_epoch_num = 21,
      .in_streng_mask = 0x00000082,
      .out_streng_mask = 0x00000004,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_22,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 22,
      .last_epoch_num = 22,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_23,
      .end_epoch_block = LL_ATON_End_EpochBlock_23,
      .wait_mask = 0x00000002,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 23,
      .last_epoch_num = 23,
      .in_streng_mask = 0x00000200,
      .out_streng_mask = 0x00000002,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_24,
      .end_epoch_block = LL_ATON_End_EpochBlock_24,
      .wait_mask = 0x00000008,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 24,
      .last_epoch_num = 24,
      .in_streng_mask = 0x00000173,
      .out_streng_mask = 0x00000008,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_25,
      .end_epoch_block = LL_ATON_End_EpochBlock_25,
      .wait_mask = 0x00000040,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 25,
      .last_epoch_num = 25,
      .in_streng_mask = 0x00000001,
      .out_streng_mask = 0x00000040,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_26,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 26,
      .last_epoch_num = 26,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_27,
      .end_epoch_block = LL_ATON_End_EpochBlock_27,
      .wait_mask = 0x00000001,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 27,
      .last_epoch_num = 27,
      .in_streng_mask = 0x00000200,
      .out_streng_mask = 0x00000001,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_28,
      .end_epoch_block = LL_ATON_End_EpochBlock_28,
      .wait_mask = 0x00000010,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 28,
      .last_epoch_num = 28,
      .in_streng_mask = 0x00000208,
      .out_streng_mask = 0x00000010,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_29,
      .end_epoch_block = LL_ATON_End_EpochBlock_29,
      .wait_mask = 0x00000010,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 29,
      .last_epoch_num = 29,
      .in_streng_mask = 0x00000267,
      .out_streng_mask = 0x00000010,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_30,
      .end_epoch_block = LL_ATON_End_EpochBlock_30,
      .wait_mask = 0x00000200,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 30,
      .last_epoch_num = 30,
      .in_streng_mask = 0x00000008,
      .out_streng_mask = 0x00000200,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_31,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 31,
      .last_epoch_num = 31,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_32,
      .end_epoch_block = LL_ATON_End_EpochBlock_32,
      .wait_mask = 0x00000020,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 32,
      .last_epoch_num = 32,
      .in_streng_mask = 0x00000008,
      .out_streng_mask = 0x00000020,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_33,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 33,
      .last_epoch_num = 33,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_34,
      .end_epoch_block = LL_ATON_End_EpochBlock_34,
      .wait_mask = 0x00000010,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 34,
      .last_epoch_num = 34,
      .in_streng_mask = 0x00000020,
      .out_streng_mask = 0x00000010,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_35,
      .end_epoch_block = LL_ATON_End_EpochBlock_35,
      .wait_mask = 0x00000040,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 35,
      .last_epoch_num = 35,
      .in_streng_mask = 0x0000000a,
      .out_streng_mask = 0x00000040,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_36,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 36,
      .last_epoch_num = 36,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_37,
      .end_epoch_block = LL_ATON_End_EpochBlock_37,
      .wait_mask = 0x00000040,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 37,
      .last_epoch_num = 37,
      .in_streng_mask = 0x00000001,
      .out_streng_mask = 0x00000040,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_38,
      .end_epoch_block = LL_ATON_End_EpochBlock_38,
      .wait_mask = 0x00000010,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 38,
      .last_epoch_num = 38,
      .in_streng_mask = 0x000001cd,
      .out_streng_mask = 0x00000010,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_39,
      .end_epoch_block = LL_ATON_End_EpochBlock_39,
      .wait_mask = 0x00000040,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 39,
      .last_epoch_num = 39,
      .in_streng_mask = 0x00000008,
      .out_streng_mask = 0x00000040,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_40,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 40,
      .last_epoch_num = 40,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_41,
      .end_epoch_block = LL_ATON_End_EpochBlock_41,
      .wait_mask = 0x00000100,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 41,
      .last_epoch_num = 41,
      .in_streng_mask = 0x00000001,
      .out_streng_mask = 0x00000100,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_42,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 42,
      .last_epoch_num = 42,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_43,
      .end_epoch_block = LL_ATON_End_EpochBlock_43,
      .wait_mask = 0x00000020,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 43,
      .last_epoch_num = 43,
      .in_streng_mask = 0x00000008,
      .out_streng_mask = 0x00000020,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_44,
      .end_epoch_block = LL_ATON_End_EpochBlock_44,
      .wait_mask = 0x00000010,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 44,
      .last_epoch_num = 44,
      .in_streng_mask = 0x00000220,
      .out_streng_mask = 0x00000010,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_45,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_hybrid,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 45,
      .last_epoch_num = 45,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_46,
      .end_epoch_block = LL_ATON_End_EpochBlock_46,
      .wait_mask = 0x00000001,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 46,
      .last_epoch_num = 46,
      .in_streng_mask = 0x00000100,
      .out_streng_mask = 0x00000001,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = LL_ATON_Start_EpochBlock_47,
      .end_epoch_block = LL_ATON_End_EpochBlock_47,
      .wait_mask = 0x00000004,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_hw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 47,
      .last_epoch_num = 47,
      .in_streng_mask = 0x000002b9,
      .out_streng_mask = 0x00000004,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_48,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 48,
      .last_epoch_num = 48,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .start_epoch_block = NULL,
      .end_epoch_block = LL_ATON_End_EpochBlock_49,
      .wait_mask = 0x00000000,
      .flags = EpochBlock_Flags_epoch_start | EpochBlock_Flags_epoch_end | EpochBlock_Flags_pure_sw,
#ifdef LL_ATON_EB_DBG_INFO
      .epoch_num = 49,
      .last_epoch_num = 49,
      .in_streng_mask = 0x00000000,
      .out_streng_mask = 0x00000000,
      .estimated_npu_cycles = 0,
      .estimated_tot_cycles = 0,
#endif // LL_ATON_EB_DBG_INFO
    },
    {
      .flags = EpochBlock_Flags_last_eb,
    },
  };


  return ll_atonn_rt_epoch_block_array;
}

const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_Default(void)
{
  static const uint32_t buff_info__shape_1_257_40[] = { 1, 257, 40, 1 };
  static const uint32_t buff_info__mem_shape_F_1_257_40[] = { 1, 257, 40 };
  static const float buff_info_Input_0_out_0_quant_scale[] = { 0.0877603963017464 };
  static const int16_t buff_info_Input_0_out_0_quant_offset[] = { -128 };
#if LL_ATON_DBG_BUFFER_INFO_EXCLUDED == 0
  static const uint32_t buff_info__shape_512_257_1_1[] = { 512, 1, 1, 257 };
  static const uint32_t buff_info__mem_shape_F_512_257_1_1[] = { 512, 257, 1, 1 };
  static const float buff_info_Conv2D_5_weights_quant_scale[] = { 0.00368618033826351, 0.00414783507585526, 0.00265817460604012, 0.00888663157820702, 0.00238811736926436, 0.0044504264369607, 0.00215267483144999, 0.0106725879013538, 0.00342590804211795, 0.00263695186004043, 0.00241663120687008, 0.00568920653313398, 0.00359981972724199, 0.00374568533152342, 0.0119409114122391, 0.00125056912656873, 0.00106721185147762, 0.00300977658480406, 0.00803418550640345, 0.00802456773817539, 0.00265934830531478, 0.00340551324188709, 0.00329204834997654, 0.00173778540920466, 0.00422140816226602, 0.00209278357215226, 0.00319958128966391, 0.00242269248701632, 0.0100635783746839, 0.00682733580470085, 0.0142221245914698, 0.00672093406319618, 0.00144109665416181, 0.00979263335466385, 0.0023506679572165, 0.000623464526142925, 0.00223112246021628, 0.00303541868925095, 0.00439464300870895, 0.00584308989346027, 0.00391835207119584, 0.00303959799930453, 0.00207532034255564, 0.00375364790670574, 0.00340253137983382, 0.00741969747468829, 0.00536216469481587, 0.000336158962454647, 0.00189467112068087, 0.00440763216465712, 0.00183645251672715, 0.00589141389355063, 0.00276794680394232, 0.0030117763672024, 0.0049551366828382, 0.0013724600430578, 0.000723005621694028, 0.00456305406987667, 0.00303618679754436, 0.00114998640492558, 0.0020884380210191, 0.00337717682123184, 0.00481436587870121, 0.00212139217182994, 0.00195220741443336, 0.00399589585140347, 0.00593021744862199, 0.001649180194363, 0.0093911848962307, 0.00265395478345454, 0.00234320084564388, 0.00216809893026948, 0.0133372638374567, 0.000526080140843987, 0.00394156947731972, 0.00398655422031879, 0.00174529140349478, 0.00459345383569598, 0.005149538628757, 0.00157165434211493, 0.00408460618928075, 0.00121116044465452, 0.000922085193451494, 0.016646321862936, 0.00169949186965823, 0.00158696109429002, 0.00360770476981997, 0.0016456883167848, 0.00132819206919521, 0.0117483492940664, 0.00143961573485285, 0.00112966820597649, 0.0038900172803551, 0.0078556714579463, 0.00609378889203072, 0.0025941205676645, 0.000503787596244365, 0.00420053955167532, 0.00236373511143029, 0.00259375246241689, 0.00387830077670515, 0.00284718815237284, 0.000606844725552946, 0.00343269435688853, 0.00206459243781865, 0.00168165809009224, 0.00492789223790169, 0.000763484044000506, 0.00300643173977733, 0.00184796983376145, 0.000339818536303937, 0.00234989332966506, 0.00453495420515537, 0.00316815217956901, 0.00167697435244918, 0.00804559420794249, 0.00172835239209235, 0.00429137330502272, 0.00104268966242671, 0.0015290129231289, 0.000950046582147479, 0.00253385840915143, 0.00694320676848292, 0.00831671245396137, 0.0010543946409598, 0.000891172676347196, 0.00327987433411181, 0.00247242394834757, 0.00884752534329891, 0.000950398971326649, 0.00467598345130682, 0.00259918137453496, 0.00374219263903797, 0.00585031602531672, 0.00406191078945994, 0.0143864592537284, 0.00331724877469242, 0.00681253336369991, 0.0037506683729589, 0.00183522014413029, 0.00461400113999844, 0.00960116274654865, 0.00110556872095913, 0.00241591525264084, 0.00644268468022346, 0.00400279648602009, 0.00627347314730287, 0.00366232031956315, 0.00424970267340541, 0.00322268321178854, 0.00226658931933343, 0.00352274789474905, 0.00095708086155355, 0.00956751219928265, 0.00097567547345534, 0.0067704813554883, 0.00429905345663428, 0.00228463020175695, 0.00249848351813853, 0.0029920928645879, 0.00227319216355681, 0.000684778264258057, 0.0141842309385538, 0.00255060102790594, 0.00346833933144808, 0.0052380645647645, 0.00105790654197335, 0.00137875170912594, 0.00234987726435065, 0.000784392876084894, 0.00381752918474376, 0.00861682835966349, 0.00440118741244078, 0.0216058269143105, 0.00181527039967477, 0.0145095139741898, 0.00976709742099047, 0.00565975019708276, 0.0031546454411, 0.0012792304623872, 0.00413336232304573, 0.00233007571659982, 0.00273142335936427, 0.000971744710113853, 0.00248677982017398, 0.00296399742364883, 0.00120910641271621, 0.00300287082791328, 0.00990450009703636, 0.000349065143382177, 0.00406651850789785, 0.00184672174509615, 0.00328422570601106, 0.0029632244259119, 0.00550798885524273, 0.00686409696936607, 0.00286052422598004, 0.00284395390190184, 0.00160441745538265, 0.00296469358727336, 0.000780405011028051, 0.00173499097581953, 0.00473867543041706, 0.00656395871192217, 0.00122701225336641, 0.0121283074840903, 0.00205802824348211, 0.00104852509684861, 0.00281146401539445, 0.00156229943968356, 0.00239285035058856, 0.00139710318762809, 0.00282681663520634, 0.0053903772495687, 0.00152613606769592, 0.00340822874568403, 0.00241427682340145, 0.00254778447560966, 0.00753341009840369, 0.000507710326928645, 0.0020758390892297, 0.00151689990889281, 0.00285290158353746, 0.00345275737345219, 0.00109789066482335, 0.00817230436950922, 0.00166608323343098, 0.00098039791919291, 0.00295991566963494, 0.00177058414556086, 0.0127326725050807, 0.00733513617888093, 0.0030893855728209, 0.00292682088911533, 0.002006352879107, 0.000860472791828215, 0.00496209738776088, 0.00158094544894993, 0.00405445974320173, 0.00147324777208269, 0.0171579979360104, 0.00227386294864118, 0.00343312555924058, 0.00235086539760232, 0.00270395469851792, 0.00752837862819433, 0.00115074939094484, 0.00503867119550705, 0.0025405059568584, 0.00341452797874808, 0.00316723063588142, 0.000537235231604427, 0.00785985123366117, 0.00204893061891198, 0.000739930081181228, 0.00885485950857401, 0.00543839065358043, 0.00575320748612285, 0.00201601721346378, 0.00122933171223849, 0.00309280771762133, 0.00648618256673217, 0.0039257425814867, 0.00249311258085072, 0.00542895961552858, 0.00480842869728804, 0.00301090278662741, 0.00806426722556353, 0.0110523477196693, 0.00326216360554099, 0.00182583823334426, 0.00217901915311813, 0.00356786651536822, 0.0060803247615695, 0.00889712013304234, 0.0054655740968883, 0.00218878174200654, 0.00254872138611972, 0.0107039147987962, 0.0031541136559099, 0.00510582653805614, 0.00256465235725045, 0.000904893677216023, 0.00231358478777111, 0.00655128946527839, 0.00377951236441731, 0.00698957359418273, 0.00260936771519482, 0.00902007520198822, 0.00305249844677746, 0.000601843523327261, 0.00259789708070457, 0.00360715296119452, 0.00913364160805941, 0.00225619063712656, 0.00204029679298401, 0.00017925925203599, 0.0021724000107497, 0.00176987436134368, 0.00101176754105836, 0.000786703370977193, 0.00233268644660711, 0.0112893218174577, 0.000840854831039906, 0.00201126537285745, 0.00967876054346561, 0.00379103724844754, 0.00124111981131136, 0.000942954677157104, 0.0079159764572978, 0.00290613132528961, 0.00255838339217007, 0.0234749503433704, 0.00218171253800392, 0.0081568444147706, 0.000599304621573538, 0.00146120600402355, 0.00140590977389365, 0.00395013112574816, 0.00388134643435478, 0.00435935193672776, 0.00299375015310943, 0.00508212950080633, 0.0128000406548381, 0.00437477463856339, 0.00606913352385163, 0.00431262981146574, 0.00861243717372417, 0.00393608771264553, 0.00733803352341056, 0.00552069023251534, 0.00247833947651088, 0.00932574085891247, 0.00369769125245512, 0.00249525136314332, 0.00242609670385718, 0.00196811254136264, 0.000615259166806936, 0.00085504655726254, 0.00606370531022549, 0.00503566209226847, 0.00232770154252648, 0.0048081181012094, 0.0029409306589514, 0.00767575483769178, 0.00104599515907466, 0.00539795495569706, 0.00588261429220438, 0.0078933946788311, 0.00279511976987123, 0.00233600218780339, 0.00245363102294505, 0.00620889710262418, 0.00535083515569568, 0.00154457741882652, 0.000947138934861869, 0.00339160696603358, 0.00182238698471338, 0.00257536210119724, 0.00639059534296393, 0.00101124926004559, 0.00199926481582224, 0.00616729678586125, 0.00320211844518781, 0.000758984650019556, 0.000948313798289746, 0.00958545226603746, 0.00589934037998319, 0.00223014573566616, 0.00263300468213856, 0.00256199552677572, 0.00299387751147151, 0.00254610693082213, 0.000704547564964741, 0.0055706356652081, 0.002700493671, 0.00661257235333323, 0.00258373282849789, 0.0028197392821312, 0.00318462844006717, 0.00254539586603642, 0.00630804803222418, 0.0139900296926498, 0.00930270738899708, 0.000929118425119668, 0.00274093891493976, 0.00475324038416147, 0.00955208670347929, 0.0021254257299006, 0.00191405753139406, 0.00459451088681817, 0.00735509674996138, 0.000465682533103973, 0.000881684420164675, 0.00338307395577431, 0.000673176255077124, 0.00144228141289204, 0.0023151789791882, 0.0017277670558542, 0.00315926922485232, 0.00231997994706035, 0.00408120779320598, 0.00404646061360836, 0.00150760228279978, 0.00272473972290754, 0.00287456018850207, 0.00452117854729295, 0.00459479400888085, 0.0100954342633486, 0.00111859629396349, 0.00435639265924692, 0.0051578558050096, 0.0034161286894232, 0.00227693165652454, 0.00314287026412785, 0.00640890095382929, 0.00217852648347616, 0.00983130186796188, 0.00254331203177571, 0.00205888319760561, 0.00913900695741177, 0.00227817054837942, 0.00239132554270327, 0.000801574205979705, 0.00914582330733538, 0.000786771124694496, 0.00173645291943103, 0.0030053835362196, 0.00103389483410865, 0.00317529472522438, 0.00342282257042825, 0.00529958587139845, 0.00419646548107266, 0.00348021392710507, 0.00736459484323859, 0.00472797127440572, 0.00240648491308093, 0.0038340340834111, 0.00474965246394277, 0.00344524323008955, 0.00104877667035908, 0.00202561193145812, 0.00372422276996076, 0.000626782712060958, 0.00456137023866177, 0.00101652287412435, 0.00229201186448336, 0.00254838285036385, 0.00511257071048021, 0.00626311311498284, 0.00418770825490355, 0.00570009369403124, 0.00884418096393347, 0.00155209423974156, 0.000926165492273867, 0.00264744833111763, 0.00604928098618984, 0.00626275921240449, 0.00116955989506096, 0.00460512284189463, 0.0158483572304249, 0.00839698035269976, 0.00119944079779088, 0.00364658585749567, 0.00769434543326497, 0.00197026715613902, 0.00211245357058942, 0.0043920180760324, 0.000275330821750686, 0.00283157452940941, 0.00179876876063645, 0.028455063700676, 0.00123591849114746, 0.00183002173434943, 0.00234527722932398, 0.00325848115608096, 0.00324983173049986, 0.00156533403787762, 0.00433917855843902, 0.00615943782031536, 0.000686092011164874, 0.00299394433386624, 0.00703623751178384, 0.00117662001866847, 0.00677589187398553, 0.00111693830695003, 0.00198913947679102, 0.00271415337920189, 0.00158368051052094, 0.00260894955135882, 0.00304586347192526, 0.0106877656653523, 0.00307250488549471, 0.00140442932024598, 0.00304720993153751, 0.00182317546568811, 0.003762241685763, 0.00188231223728508, 0.000962858437560499, 0.00622812937945127, 0.00490584317594767, 0.00556185515597463, 0.0072957593947649, 0.00269651901908219, 0.00711537664756179, 0.00107850693166256, 0.00418370589613914, 0.00187802326399833, 0.00201592198573053, 0.00650464277714491, 0.00104732473846525, 0.00390365161001682 };
  static const int16_t buff_info_Conv2D_5_weights_quant_offset[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static const uint32_t buff_info__shape_512[] = { 1, 1, 512, 1 };
  static const uint32_t buff_info__mem_shape_U_512[] = { 512 };
  static const float buff_info_Conv2D_5_bias_quant_scale[] = { 0.000323500658851117, 0.000364015635568649, 0.00023328245151788, 0.000779894297011197, 0.000209582125535235, 0.000390571192838252, 0.000188919599168003, 0.000936630531214178, 0.000300659041386098, 0.000231419937335886, 0.00021208451653365, 0.000499287038110197, 0.000315921613946557, 0.00032872281735763, 0.00104793906211853, 0.000109750442788936, 9.36589349294081e-05, 0.000264139176579192, 0.000705083308275789, 0.000704239238984883, 0.000233385464525782, 0.000298869184916839, 0.00028891145484522, 0.000152508742758073, 0.000370472465874627, 0.000183663520147093, 0.00028079652111046, 0.000212616447242908, 0.000883183616679162, 0.00059916969621554, 0.00124813930597156, 0.000589831848628819, 0.000126471219118685, 0.000859405379742384, 0.000206295546377078, 5.47154922969639e-05, 0.000195804197574034, 0.000266389542957768, 0.000385675608413294, 0.000512791855726391, 0.000343876134138554, 0.000266756338533014, 0.000182130941539072, 0.000329421629430726, 0.000298607512377203, 0.000651155598461628, 0.000470585684524849, 2.95014433504548e-05, 0.000166277095559053, 0.000386815547244623, 0.000161167801707052, 0.000517032807692885, 0.000242916110437363, 0.000264314701780677, 0.000434864748967811, 0.000120447635708842, 6.3451261667069e-05, 0.000400455435737967, 0.000266456947429106, 0.000100923265563324, 0.000183282143552788, 0.000296382379019633, 0.000422510667704046, 0.000186174220289104, 0.000171326493727975, 0.000350681395502761, 0.000520438246894628, 0.000144732708577067, 0.00082417408702895, 0.000232912119827233, 0.000205640229978599, 0.000190273218322545, 0.00117048353422433, 4.6169003326213e-05, 0.00034591369330883, 0.000349861569702625, 0.000153167464304715, 0.000403123325668275, 0.000451925559900701, 0.000137929004267789, 0.000358466670149937, 0.000106291918200441, 8.0922560300678e-05, 0.001460887840949, 0.000149148079799488, 0.000139272335218266, 0.000316613586619496, 0.000144426259794272, 0.000116562659968622, 0.00103103974834085, 0.000126341241411865, 9.91401320789009e-05, 0.00034138944465667, 0.000689416832756251, 0.000534793303813785, 0.000227661046665162, 4.42126001871657e-05, 0.000368641020031646, 0.000207442324608564, 0.000227628741413355, 0.000340361206326634, 0.000249870354309678, 5.32569320057519e-05, 0.000301254622172564, 0.000181189447175711, 0.000147582977660932, 0.000432473781984299, 6.70036606607027e-05, 0.000263845635345206, 0.000162178563186899, 2.98226095765131e-05, 0.000206227574381046, 0.000397989380871877, 0.000278038292890415, 0.000147171929711476, 0.000706084538251162, 0.000151680884300731, 0.000376612617401406, 9.15068594622426e-05, 0.000134186775540002, 8.33764643175527e-05, 0.000222372415009886, 0.000609338574577123, 0.000729877967387438, 9.25340937101282e-05, 7.82096685725264e-05, 0.000287843082332984, 0.000216980901313946, 0.000776462315116078, 8.3407387137413e-05, 0.000410366163123399, 0.000228105185669847, 0.000328416295815259, 0.000513426028192043, 0.00035647489130497, 0.00126256141811609, 0.000291123054921627, 0.000597870617639273, 0.000329160131514072, 0.000161059651873074, 0.000404926569899544, 0.000842601875774562, 9.70251494436525e-05, 0.000212021681363694, 0.000565412570722401, 0.000351287017110735, 0.000550562515854836, 0.000321406696457416, 0.000372955604689196, 0.000282823952147737, 0.000198916779481806, 0.00030915773822926, 8.39937929413281e-05, 0.000839648651890457, 8.562566654291e-05, 0.000594180135522038, 0.000377286633010954, 0.000200500056962483, 0.000219267909415066, 0.000262587243923917, 0.000199496251298115, 6.00964121986181e-05, 0.00124481378588825, 0.000223841750994325, 0.000304382847389206, 0.000459694623714313, 9.28422959987074e-05, 0.000120999793580268, 0.000206226162845269, 6.88386280671693e-05, 0.000335027871187776, 0.000756216293666512, 0.000386249943403527, 0.00189613597467542, 0.000159308852744289, 0.00127336068544537, 0.000857164326589555, 0.000496701919473708, 0.000276852922979742, 0.00011226577043999, 0.000362745515303686, 0.000204488373128697, 0.000239710803725757, 8.52806988405064e-05, 0.000218240777030587, 0.000260121596511453, 0.000106111656350549, 0.000263533147517592, 0.000869222858455032, 3.06340953102335e-05, 0.000356879289029166, 0.000162069030920975, 0.000288224953692406, 0.000260053755482659, 0.000483383279060945, 0.000602395855821669, 0.000251040735747665, 0.000249586533755064, 0.000140804317197762, 0.000260182685451582, 6.84886545059271e-05, 0.000152263499330729, 0.000415868038544431, 0.000576055608689785, 0.000107683081296273, 0.00106438505463302, 0.000180613380507566, 9.20189777389169e-05, 0.000246735202381387, 0.000137108014314435, 0.000209997495403513, 0.000122610334074125, 0.000248082535108551, 0.000473061634693295, 0.00013393429981079, 0.000299107516184449, 0.000211877893889323, 0.000223594572162256, 0.000661135069094598, 4.45568584837019e-05, 0.000182176459929906, 0.000133123743580654, 0.000250371784204617, 0.000303015345707536, 9.6351323009003e-05, 0.000717204646207392, 0.000146216130815446, 8.60401123645715e-05, 0.000259763386566192, 0.000155387169797905, 0.00111742434091866, 0.000643734470941126, 0.000271125696599483, 0.000256858969805762, 0.000176078319782391, 7.55154323996976e-05, 0.000435475638369098, 0.000138744406285696, 0.000355820986442268, 0.000129292806377634, 0.0015057927230373, 0.000199555113795213, 0.000301292457152158, 0.000206312877708115, 0.000237300133449025, 0.000660693505778909, 0.000100990226201247, 0.000442195771029219, 0.000222955815843306, 0.000299660314340144, 0.000277957413345575, 4.71479761472438e-05, 0.000689783657435328, 0.000179814960574731, 6.49365538265556e-05, 0.000777105975430459, 0.000477275316370651, 0.000504903786350042, 0.000176926463609561, 0.000107886640762445, 0.000271426019025967, 0.000569229945540428, 0.000344524713000283, 0.000218796543776989, 0.000476447661640123, 0.000421989621827379, 0.000264238013187423, 0.000707723258528858, 0.000969958433415741, 0.000286288763163611, 0.000160236289957538, 0.000191231578355655, 0.000313117372570559, 0.000533611688297242, 0.000780814792960882, 0.00047966095735319, 0.000192088351468556, 0.000223676805035211, 0.000939379795454443, 0.00027680626953952, 0.000448089354904369, 0.000225074909394607, 7.94138250057586e-05, 0.00020304111239966, 0.000574943784158677, 0.000331691495375708, 0.000613407755736262, 0.000228999138926156, 0.000791605387348682, 0.000267888477537781, 5.28180244145915e-05, 0.000227992481086403, 0.000316565186949447, 0.00080157199408859, 0.000198004185222089, 0.000179057256900705, 1.57318627316272e-05, 0.000190650680451654, 0.000155324873048812, 8.87931237230077e-05, 6.9041401729919e-05, 0.000204717493033968, 0.000990755390375853, 7.37937516532838e-05, 0.000176509449374862, 0.000849411881063133, 0.000332702940795571, 0.00010892116551986, 8.27540789032355e-05, 0.000694709247909486, 0.000255043240031227, 0.000224524745135568, 0.00206017098389566, 0.000191467959666625, 0.00071584788383916, 5.25952127645724e-05, 0.00012823601718992, 0.000123383200843818, 0.000346665066899732, 0.000340628495905548, 0.00038257846608758, 0.00026273270486854, 0.000446009711595252, 0.00112333660945296, 0.000383931968826801, 0.000532629550434649, 0.000378478114726022, 0.000755830900743604, 0.00034543260699138, 0.000643988722003996, 0.000484497955767438, 0.000217500055441633, 0.000818430737126619, 0.00032451085280627, 0.00021898424893152, 0.000212915212614462, 0.00017272234254051, 5.39953871339094e-05, 7.50392282498069e-05, 0.000532153178937733, 0.000441931711975485, 0.000204280004254542, 0.000421962351538241, 0.000258097250480205, 0.000673627306241542, 9.17969518923201e-05, 0.000473726657219231, 0.000516260566655546, 0.000692727451678365, 0.000245300820097327, 0.000205008473130874, 0.000215331630897708, 0.000544895243365318, 0.000469591410364956, 0.000135552720166743, 8.31212892080657e-05, 0.000297648773994297, 0.000159933406393975, 0.000226014803047292, 0.000560841173864901, 8.87476344360039e-05, 0.000175456269062124, 0.000541244400665164, 0.000281019194517285, 6.6608794440981e-05, 8.32243968034163e-05, 0.000841223110910505, 0.000517728447448462, 0.000195718472241424, 0.000231073528993875, 0.000224841744056903, 0.000262743880739436, 0.00022344735043589, 6.18313715676777e-05, 0.000488881196361035, 0.000236996391322464, 0.000580321997404099, 0.00022674941283185, 0.000247461430262774, 0.000279484258498996, 0.000223384951823391, 0.000553596823010594, 0.00122777058277279, 0.000816409301478416, 8.1539801612962e-05, 0.000240545879933052, 0.000417146249674261, 0.000838294916320592, 0.000186528210178949, 0.000167978447279893, 0.000403216108679771, 0.000645486230496317, 4.08684827561956e-05, 7.73769716033712e-05, 0.000296899903332815, 5.90782146900892e-05, 0.000126575192552991, 0.000203181029064581, 0.000151629516039975, 0.000277258717687801, 0.000203602365218103, 0.000358168414095417, 0.000355118972947821, 0.000132307774038054, 0.000239124245126732, 0.000252272555371746, 0.000396780407754704, 0.000403240934247151, 0.000885979330632836, 9.81684570433572e-05, 0.000382318743504584, 0.000452655483968556, 0.000299800798529759, 0.000199824426090345, 0.000275819533271715, 0.000562447705306113, 0.000191188344615512, 0.0008627989445813, 0.000223202077904716, 0.000180688410182483, 0.00080204289406538, 0.000199933143449016, 0.000209863675991073, 7.03464684193023e-05, 0.000802641094196588, 6.90473461872898e-05, 0.000152391803567298, 0.000263753638137132, 9.07350186025724e-05, 0.000278665131190792, 0.000300388259347528, 0.000465093762613833, 0.000368283479474485, 0.00030542493914254, 0.000646319764200598, 0.000414928625104949, 0.000211194070288911, 0.000336476339725778, 0.000416831375332549, 0.000302355911117047, 9.20410529943183e-05, 0.000177768510184251, 0.000326839275658131, 5.50066979485564e-05, 0.000400307646486908, 8.92104508238845e-05, 0.000201147864572704, 0.000223647090024315, 0.000448681239504367, 0.000549653312191367, 0.000367514934623614, 0.00050024245865643, 0.000776168832089752, 0.00013621240213979, 8.12806538306177e-05, 0.000232341117225587, 0.000530887278728187, 0.000549622229300439, 0.000102641039120499, 0.000404147402150556, 0.00139085808768868, 0.000736922316718847, 0.000105263403384015, 0.000320025807013735, 0.000675258808769286, 0.000172911430126987, 0.000185389755642973, 0.000385445251595229, 2.41631423705257e-05, 0.000248500116867945, 0.000157860660692677, 0.00249722762964666, 0.000108464693767019, 0.00016060343477875, 0.000205822463613003, 0.00028596559423022, 0.000285206508124247, 0.00013737432891503, 0.000380808021873236, 0.000540554698091, 6.02117070229724e-05, 0.000262749730609357, 0.00061750301392749, 0.00010326063784305, 0.000594654935412109, 9.80229451670311e-05, 0.000174567670910619, 0.000238195178098977, 0.000138984425575472, 0.000228962453547865, 0.000267306197201833, 0.000937962555326521, 0.000269644253421575, 0.000123253266792744, 0.000267424358753487, 0.000160002600750886, 0.000330175826093182, 0.000165192468557507, 8.45008398755454e-05, 0.000546583090908825, 0.000430538755608723, 0.000488110614242032, 0.000640278740320355, 0.00023664758191444, 0.000624448293820024, 9.46501968428493e-05, 0.000367163680493832, 0.00016481606871821, 0.00017691811081022, 0.000570850039366633, 9.19136364245787e-05, 0.000342586019542068 };
  static const int16_t buff_info_Conv2D_5_bias_quant_offset[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static const uint32_t buff_info__shape_257_512_1_1[] = { 257, 1, 1, 512 };
  static const uint32_t buff_info__mem_shape_M_257_512_1_1[] = { 257, 4, 1, 1, 128 };
  static const float buff_info_Conv2D_11_weights_quant_scale[] = { 0.0293084047734737, 0.0197220090776682, 0.011364096775651, 0.00975340511649847, 0.0163205154240131, 0.010669912211597, 0.0163040217012167, 0.0190858356654644, 0.0227724593132734, 0.0154429702088237, 0.0132382037118077, 0.0117522478103638, 0.0137562463060021, 0.0165954977273941, 0.0215454660356045, 0.0228674523532391, 0.0160395093262196, 0.0161307733505964, 0.0163995698094368, 0.0206318609416485, 0.0214764755219221, 0.0158834028989077, 0.0148457381874323, 0.0131300436332822, 0.0147115178406239, 0.00973145291209221, 0.0153548307716846, 0.0133365206420422, 0.0118593815714121, 0.0120075847953558, 0.0127057144418359, 0.0118583692237735, 0.012358658015728, 0.013417411595583, 0.0109372464939952, 0.0134417181834579, 0.0119566060602665, 0.0116641335189342, 0.0215754024684429, 0.0125850513577461, 0.0158334504812956, 0.0135130127891898, 0.0120624145492911, 0.0155389560386539, 0.0150386905297637, 0.017792722210288, 0.0140843149274588, 0.0112326126545668, 0.0109672974795103, 0.0107331834733486, 0.0150209804996848, 0.0139068588614464, 0.0135748935863376, 0.011645320802927, 0.0139705529436469, 0.0142026953399181, 0.012186068110168, 0.0129716880619526, 0.011625163257122, 0.0139504885300994, 0.0160458460450172, 0.0110544748604298, 0.015666626393795, 0.0159056056290865, 0.0131658660247922, 0.0154036357998848, 0.0128700463101268, 0.0134336948394775, 0.0154215535148978, 0.0129819214344025, 0.01179582439363, 0.0166658349335194, 0.0171600021421909, 0.015157756395638, 0.018794683739543, 0.0220068711787462, 0.0120666269212961, 0.0230857580900192, 0.0132816154509783, 0.0115861715748906, 0.0125028779730201, 0.0141645129770041, 0.0160351507365704, 0.0153328971937299, 0.0131752118468285, 0.0138477282598615, 0.0128790158778429, 0.0156826917082071, 0.0136362733319402, 0.0139146819710732, 0.01656424254179, 0.015523137524724, 0.0157363377511501, 0.0134197184816003, 0.0156715363264084, 0.0152972480282187, 0.0148866353556514, 0.0147008746862411, 0.0149026410654187, 0.0148261077702045, 0.0152469696477056, 0.0189292374998331, 0.0140912728384137, 0.0183965023607016, 0.013634136877954, 0.0152432750910521, 0.0171387642621994, 0.0173952672630548, 0.013986999168992, 0.0140422722324729, 0.0141575112938881, 0.0145356385037303, 0.0167783461511135, 0.0157639402896166, 0.0173368565738201, 0.0146037982776761, 0.016490750014782, 0.01318225171417, 0.0160485599189997, 0.0145864272490144, 0.0153288692235947, 0.01569963991642, 0.0171697121113539, 0.0168601088225842, 0.0153322340920568, 0.0178231205791235, 0.0149246668443084, 0.0140047231689095, 0.0163154937326908, 0.0131038604304194, 0.0144750904291868, 0.0136569244787097, 0.0148839727044106, 0.0164059214293957, 0.0141034312546253, 0.0178462471812963, 0.0147977164015174, 0.0145475417375565, 0.0144696999341249, 0.0163111705332994, 0.0180437471717596, 0.0179696436971426, 0.0187689699232578, 0.0164824314415455, 0.017648434266448, 0.0195736922323704, 0.0147781195119023, 0.0148823810741305, 0.0209693275392056, 0.0166047587990761, 0.0141747957095504, 0.0144495759159327, 0.0143212210386992, 0.0150206042453647, 0.0193243529647589, 0.0161517672240734, 0.020095270127058, 0.0158561766147614, 0.013452660292387, 0.0168600995093584, 0.0160446539521217, 0.0198295582085848, 0.014968897216022, 0.0154306078329682, 0.0160456467419863, 0.0159952044487, 0.0159094855189323, 0.0139801725745201, 0.0146676758304238, 0.0144271999597549, 0.0172247458249331, 0.0160207618027925, 0.0141024067997932, 0.0183504037559032, 0.0150817530229688, 0.0140207530930638, 0.015166231431067, 0.0151864225044847, 0.0161809418350458, 0.013021812774241, 0.0145483985543251, 0.0162086524069309, 0.0158106666058302, 0.0163450222462416, 0.0180430989712477, 0.0146450214087963, 0.0166923180222511, 0.016645884141326, 0.0183264035731554, 0.0175617318600416, 0.0154000148177147, 0.0168192461133003, 0.0145932445302606, 0.0152890486642718, 0.0159409362822771, 0.0185777526348829, 0.0176842585206032, 0.0162310395389795, 0.0145563399419188, 0.0161796789616346, 0.0239454228430986, 0.0184126291424036, 0.016529880464077, 0.0168743077665567, 0.0176373533904552, 0.014770807698369, 0.0151382749900222, 0.0171778295189142, 0.0162783451378345, 0.0160255711525679, 0.0207558274269104, 0.0163087397813797, 0.0160626918077469, 0.0179198570549488, 0.0181302223354578, 0.0148136783391237, 0.0198673419654369, 0.0163741838186979, 0.0178231615573168, 0.018888883292675, 0.0148498835042119, 0.0162869673222303, 0.0177712086588144, 0.0171888023614883, 0.0200155377388, 0.016088992357254, 0.018031720072031, 0.0153235755860806, 0.0157985836267471, 0.0175749324262142, 0.0147255714982748, 0.0157837495207787, 0.0162176471203566, 0.0154121713712811, 0.0185758136212826, 0.0153413647785783, 0.0159178469330072, 0.0137510057538748, 0.0155288632959127, 0.0172695256769657, 0.0153238410130143, 0.0171028226613998, 0.0174344088882208, 0.0163574330508709, 0.0158130396157503, 0.0152126969769597, 0.022404482588172, 0.0170270185917616, 0.0165322460234165, 0.0167084392160177, 0.024111969396472, 0.0155125698074698, 0.0143220638856292, 0.015979865565896, 0.0154926413670182, 0.0232629776000977, 0.0167933590710163 };
  static const int16_t buff_info_Conv2D_11_weights_quant_offset[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static const float buff_info_Conv2D_19_weights_quant_scale[] = { 0.000850106589496136, 0.00222314731217921, 0.000452713196864352, 0.00110228871926665, 0.00136874231975526, 0.000810807396192104, 0.00217319559305906, 0.000711743894498795, 0.00280398852191865, 0.00142271211370826, 0.00298375473357737, 0.000384422310162336, 0.00253964890725911, 0.0020618315320462, 0.00143016676884145, 0.00130614242516458, 0.00132384896278381, 0.0026577387470752, 0.00128943065647036, 0.00114579440560192, 0.000663275364786386, 0.000311986717861146, 0.000443281955085695, 0.000125806443975307, 0.00392607972025871, 0.001144387293607, 0.000547416333574802, 0.00158679753076285, 0.00245054997503757, 0.00152099004480988, 0.00307790189981461, 0.000905835011508316, 0.000709351093973964, 0.000489672180265188, 0.000812067301012576, 0.000204306779778562, 0.000763359537813812, 0.00110835512168705, 0.00116221199277788, 0.0017346361419186, 0.000890067429281771, 0.000458359863841906, 0.00373613508418202, 0.00274995504878461, 0.00194718211423606, 0.00102730200160295, 0.00129359716083854, 0.00273172953166068, 0.00179464905522764, 0.000327859044773504, 0.00127757317386568, 0.000864837085828185, 0.000592803058680147, 0.00102979817893356, 0.000807192584034055, 0.00310727627947927, 0.000708375708200037, 0.00180917955003679, 0.000184332908247598, 0.000719818577636033, 0.000807292526587844, 0.000987859908491373, 0.000922139559406787, 0.000639528909232467, 0.000490600999910384, 0.00197753985412419, 0.000980937737040222, 0.00268123648129404, 0.00042809994192794, 0.00109988765325397, 0.000944343919400126, 0.0024666516110301, 0.0020646199118346, 0.0012139641912654, 0.000772092782426625, 0.000604401575401425, 0.00192784133832902, 0.00108617939986289, 0.00132114125881344, 0.000616510689724237, 0.00119371374603361, 0.00109861604869366, 0.0021822249982506, 0.000690751767251641, 0.000902549363672733, 0.00116797361988574, 0.00230226875282824, 0.000725872290786356, 0.000842483073938638, 0.00228306464850903, 0.000705378653947264, 0.00147590960841626, 0.00139814091380686, 0.00275858677923679, 0.000784197996836156, 0.00113540038000792, 0.000996622606180608, 0.00119853741489351, 0.00189944426529109, 0.00278579141013324, 0.00137796660419554, 0.00111422466579825, 0.00153625733219087, 0.00157638418022543, 0.00138645037077367, 0.00142504670657218, 0.000818868400529027, 0.000595074612647295, 0.000958405551500618, 0.0026241724845022, 0.00191467779222876, 0.00247327028773725, 0.000682860321830958, 0.00286095612682402, 0.000862158427480608, 0.000600964238401502, 0.00131756463088095, 0.000883434142451733, 0.00245721312239766, 0.00108350312802941, 0.000826892326585948, 0.00182685721665621, 0.00179665174800903, 0.0025338432751596, 0.00165273156017065, 0.00105090672150254, 0.00444281380623579, 0.00127647328190506, 0.00119373900815845, 0.00310800736770034, 0.00185225089080632, 0.00377342035062611, 0.00107308547012508, 0.000976843759417534, 0.00077512749703601, 0.00105939409695566, 0.000800399575382471, 0.0014483411796391, 0.00105678080581129, 0.00181843724567443, 0.00103753374423832, 0.002395462943241, 0.0010821670293808, 0.00216828193515539, 0.000143892350024544, 0.000287914328509942, 0.000634148891549557, 0.000633400573860854, 0.000969696557149291, 0.000809669028967619, 0.00171760143712163, 0.00109404849354178, 0.00382925127632916, 0.00269961240701377, 0.00264730001799762, 0.000894836557563394, 0.00273100915364921, 0.00085639301687479, 0.0045210630632937, 0.000527309428434819, 0.00188755127601326, 0.000700162025168538, 0.0010952145094052, 0.00160377868451178, 0.0012809750624001, 0.00213518342934549, 0.00184154999442399, 0.000570408650673926, 0.0026762958150357, 0.00339986733160913, 0.00139900320209563, 0.00069269014056772, 0.00276989163830876, 0.00174800085369498, 0.000257239706115797, 0.000968083390034735, 0.000522753922268748, 0.000763964606449008, 0.00238516204990447, 0.00109323894139379, 0.00234821415506303, 0.000492983497679234, 0.000443077035015449, 0.000813868187833577, 0.00449795927852392, 0.00098814454395324, 0.000744378776289523, 0.00169390684459358, 0.00165801995899528, 0.00322955730371177, 0.0011572198709473, 0.00165666698012501, 0.00208957376889884, 0.00211930531077087, 0.00380651094019413, 0.000693200854584575, 0.00204324955120683, 0.000963384285569191, 0.00169125059619546, 0.000756620487663895, 0.00394371943548322, 0.000941206235438585, 0.0011316176969558, 0.000475943641504273, 0.00174436438828707, 0.00130752648692578, 0.000851436809170991, 0.000899704347830266, 0.00272340839728713, 0.00158842105884105, 0.00116196426097304, 0.00287083303555846, 0.00148619688116014, 0.00110788817983121, 0.00443738605827093, 0.000801668735221028, 0.00403363490477204, 0.00185745512135327, 0.000734449364244938, 0.00154688488692045, 0.000871222640853375, 0.00631978595629334, 0.00183164561167359, 0.00255986326374114, 0.00353601574897766, 0.00243663578294218, 0.00257767667062581, 0.000974491937085986, 0.000891240895725787, 0.000965284765698016, 0.000350128568243235, 0.00160501420032233, 0.000230318502872251, 0.000663000217173249, 0.00145495822653174, 0.00109020294621587, 0.00148347741924226, 0.00803929660469294, 0.00554482080042362, 0.00736575713381171, 0.00046738053788431, 0.00077569205313921, 0.00133381201885641, 0.00123185326810926, 0.0010526740225032, 0.00258135772310197, 0.00225791148841381, 0.000939346384257078, 0.000119168857054319, 0.000774743966758251, 0.000264998147031292, 0.00302297831512988, 0.00168356741778553, 0.000576835591346025, 0.000754824781324714, 0.00269999774172902, 0.000366270163794979, 0.0010287311160937, 0.000881673826370388, 0.000650827423669398, 0.000959500437602401, 0.00277330540120602, 0.00138106138911098, 0.00194293854292482, 0.000637623073998839, 0.00184158701449633, 0.00138528493698686, 0.00211813161149621, 0.00221693213097751, 0.00233868812210858, 0.000436344620538875, 0.000307645474094898, 0.00264921202324331, 0.000270099175395444, 0.00105459545738995, 0.000995424692519009, 0.00100219063460827, 0.00119212351273745, 0.00138924748171121, 0.00141788832843304, 0.000499989429954439, 0.00166923506185412, 0.00111272325739264, 0.000807720818556845, 0.000372465205146, 0.00114346120972186, 0.00419985130429268, 0.00166931515559554, 0.000865266600158066, 0.000720285810530186, 0.00250649312511086, 0.000944492814596742, 0.000297657825285569, 0.00137578800786287, 0.00206889305263758, 0.000949982670135796, 0.00124359724577516, 0.000281669344985858, 0.000866962771397084, 0.00401557888835669, 0.00199027522467077, 0.00122778327204287, 0.000452946376753971, 0.000779451569542289, 0.00134790071751922, 0.000263840309344232, 0.00126018177252263, 0.00283807725645602, 0.000235569270444103, 0.00458652758970857, 0.00319824786856771, 0.00105785543564707, 0.00337438262067735, 0.00153931544627994, 0.0014737315941602, 0.00126732815988362, 0.0010253299260512, 0.00103832280728966, 0.0012819942785427, 0.00314826518297195, 0.00126579462084919, 0.000974205264355987, 0.000647967390250415, 0.00101354764774442, 0.000852709170430899, 0.00358116091229022, 0.00201808987185359, 0.000318476319080219, 0.0011742664501071, 0.00294399820268154, 0.000155590954818763, 0.000725872640032321, 0.00155699299648404, 0.00313077680766582, 0.00119029940105975, 0.000431568390922621, 0.00195890874601901, 0.000998093979433179, 0.000240694425883703, 0.000761777628213167, 0.00117343454621732, 0.00197596428915858, 0.000819507171399891, 0.00181446480564773, 0.00150535081047565, 0.00176367058884352, 0.00160611793398857, 0.000812590180430561, 0.000494812265969813, 0.000962235790211707, 0.00277084298431873, 0.00323690962977707, 0.00164213543757796, 0.0013361960882321, 0.000577230646740645, 0.00159507943317294, 0.000876201025675982, 0.000547921576071531, 0.000656764837913215, 3.67628381354734e-05, 0.00260513694956899, 0.000505818636156619, 0.000866597983986139, 0.00135351263452321, 0.00191901624202728, 0.00421030120924115, 0.00182734907139093, 0.00103954842779785, 0.001709078787826, 0.000372736249119043, 0.00162904185708612, 0.000880629639141262, 0.000770299520809203, 0.0012612680438906, 0.000924529565963894, 0.000276151287835091, 0.000435917725553736, 0.00169314700178802, 0.00242272415198386, 0.00224015861749649, 0.00283672846853733, 0.00305161625146866, 0.00220818025991321, 0.00101557350717485, 0.00155589333735406, 0.00126154837198555, 0.000593955162912607, 0.000605961598921567, 0.00133055541664362, 0.00157879770267755, 0.00324552785605192, 0.00190692988689989, 0.00284619349986315, 0.0014624159084633, 0.000978968804702163, 0.000911453156732023, 0.00139042572118342, 0.000684189784806222, 0.0012410853523761, 0.000470601720735431, 0.00231789890676737, 0.000454275490483269, 0.00599038600921631, 0.00177152000833303, 0.00166453584097326, 0.00113036786206067, 0.00108412315603346, 0.00126677355729043, 0.00404121400788426, 0.0022908067330718, 0.000168705897522159, 0.00116410490591079, 0.000435151217970997, 0.000553808640688658, 0.00355401379056275, 0.000735689653083682, 0.000631271337624639, 0.00293903541751206, 0.000422555924160406, 0.00115679763257504, 0.00167719693854451, 0.00130933860782534, 0.00172994576860219, 0.000827597919851542, 0.000414061243645847, 0.00142479070927948, 0.00132403976749629, 0.00131051801145077, 0.000462985219201073, 0.00294022937305272, 0.000392314716009423, 0.000527694937773049, 0.00172648159787059, 0.00122240779455751, 0.00140737602487206, 0.00383350625634193, 0.00141641474328935, 0.00248184590600431, 0.000528672186192125, 0.00117598497308791, 0.00328244967386127, 0.00111861666664481, 0.00134787359274924, 0.00239039631560445, 0.00132268294692039, 0.000747972226236016, 0.00291826948523521, 0.00226466730237007, 0.00152045162394643, 0.00052568456158042, 0.00361858913674951, 0.00102254643570632, 0.000138160554342903, 0.00115484476555139, 0.000954809132963419, 0.000939277408178896, 0.00186389312148094, 0.00122033420484513, 0.00112743198405951, 0.00114152277819812, 0.000666235748212785, 0.00134326913394034, 0.000394404953112826, 0.0010198918171227, 0.00365027715452015, 0.00134908419568092, 0.00109020562376827, 0.00029881761292927, 0.00117102859076113, 0.00105259369593114, 0.00131503550801426, 0.00161135918460786, 0.00127483322285116, 0.00268951850011945, 0.000524219998624176, 0.00280765164643526, 0.00199450203217566, 0.00100453000050038, 0.00121755409054458, 0.00192615482956171, 0.000860090833157301, 0.000868418195750564, 0.000534368620719761, 0.000990867032669485, 0.00179875444155186, 0.00111982435919344, 0.00381041248328984, 0.000613215786870569, 0.00131242605857551, 0.00164465431589633, 0.00469319801777601, 0.00344499503262341, 0.00229536322876811, 0.00306843942962587, 0.00439293868839741, 0.00213118572719395, 0.00327368569560349, 0.00204110913909972, 0.000588678114581853, 0.00687844073399901, 0.00127400225028396, 0.000800549285486341, 0.000587331654969603, 0.000192298073670827, 0.00239734118804336, 0.00336547940969467, 0.00157224526628852, 0.00285627855919302, 0.00052741589024663, 0.000168174228747375, 0.00256135524250567, 0.00261976849287748 };
  static const int16_t buff_info_Conv2D_19_weights_quant_offset[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static const float buff_info_Conv2D_19_bias_quant_scale[] = { 0.0001061563307303, 0.00027761360979639, 5.65321715839673e-05, 0.00013764736650046, 0.000170920524396934, 0.000101248879218474, 0.00027137593133375, 8.88784124981612e-05, 0.000350145681295544, 0.000177659952896647, 0.000372593814972788, 4.80044072901364e-05, 0.000317136495141312, 0.000257469451753423, 0.000178590853465721, 0.000163103424711153, 0.000165314500918612, 0.000331882853060961, 0.000161016549100168, 0.000143080091220327, 8.28259435365908e-05, 3.89590750273783e-05, 5.53544559807051e-05, 1.57099711941555e-05, 0.000490265840198845, 0.000142904391395859, 6.83581456542015e-05, 0.000198149980860762, 0.000306010333588347, 0.000189932325156406, 0.000384350365493447, 0.000113115369458683, 8.85796107468195e-05, 6.11473951721564e-05, 0.000101406207249966, 2.55126342381118e-05, 9.53238704823889e-05, 0.000138404895551503, 0.00014513022324536, 0.000216611209907569, 0.000111146408016793, 5.72372955502942e-05, 0.000466546684037894, 0.000343398278346285, 0.000243152695475146, 0.000128283456433564, 0.000161536838277243, 0.000341122387908399, 0.000224105271627195, 4.0941118641058e-05, 0.000159535862621851, 0.000107995794678573, 7.40257746656425e-05, 0.000128595173009671, 0.000100797486084048, 0.000388018466765061, 8.84578112163581e-05, 0.00022591974993702, 2.30184141400969e-05, 8.988672925625e-05, 0.000100809964351356, 0.00012335815699771, 0.000115151386125945, 7.98606270109303e-05, 6.12633812124841e-05, 0.000246943585807458, 0.00012249375868123, 0.000334817101247609, 5.34586142748594e-05, 0.000137347524287179, 0.000117924137157388, 0.000308021000819281, 0.000257817649981007, 0.000151592743350193, 9.64144273893908e-05, 7.54741267883219e-05, 0.000240737543208525, 0.000135635724291205, 0.000164976387168281, 7.69862454035319e-05, 0.000149063984281383, 0.000137188733788207, 0.000272503471933305, 8.62570377648808e-05, 0.000112705078208819, 0.000145849713589996, 0.000287493836367503, 9.06426794244908e-05, 0.000105204351712018, 0.000285095738945529, 8.80835577845573e-05, 0.000184302945854142, 0.000174591652466916, 0.000344476167811081, 9.79260512394831e-05, 0.000141782147693448, 0.000124452402815223, 0.000149666331708431, 0.000237191474298015, 0.000347873312421143, 0.00017207239579875, 0.000139137846417725, 0.00019183881522622, 0.000196849621715955, 0.000173131804331206, 0.000177951485966332, 0.000102255493402481, 7.43094351491891e-05, 0.000119680073112249, 0.000327691290294752, 0.000239093758864328, 0.000308847520500422, 8.5271596617531e-05, 0.000357259443262592, 0.000107661297079176, 7.50448962207884e-05, 0.000164529759786092, 0.000110318083898164, 0.000306842382997274, 0.000135301525006071, 0.000103257472801488, 0.000228127231821418, 0.000224355346290395, 0.000316411518724635, 0.000206383439945057, 0.000131231077830307, 0.000554792582988739, 0.000159398507094011, 0.000149067142046988, 0.000388109765481204, 0.000231298239668831, 0.000471202627522871, 0.0001340006274404, 0.000121982528071385, 9.67933810898103e-05, 0.000132290937472135, 9.99492112896405e-05, 0.000180860370164737, 0.000131964596221223, 0.000227075797738507, 0.000129561143694445, 0.000299131381325424, 0.000135134687297978, 0.000270762364380062, 1.79684338945663e-05, 3.59530567948241e-05, 7.91888014646247e-05, 7.90953563409857e-05, 0.000121090030006599, 0.000101106728834566, 0.000214484010939486, 0.000136618371470831, 0.000478174479212612, 0.00033711179275997, 0.000330579321598634, 0.000111741952423472, 0.000341032427968457, 0.00010694134834921, 0.000564563903026283, 6.58473145449534e-05, 0.000235706349485554, 8.74321340234019e-05, 0.000136763977934606, 0.00020027048594784, 0.000159960662131198, 0.000266629213001579, 0.000229961980949156, 7.12292894604616e-05, 0.000334200158249587, 0.000424555531935766, 0.00017469932208769, 8.64990870468318e-05, 0.000345887849107385, 0.000218280110857449, 3.21225888910703e-05, 0.000120888587844092, 6.52784510748461e-05, 9.53994240262546e-05, 0.000297845079330727, 0.00013651727931574, 0.000293231219984591, 6.15608951193281e-05, 5.5328866437776e-05, 0.000101631092547905, 0.000561678840313107, 0.000123393707326613, 9.29536618059501e-05, 0.000211525170016102, 0.000207043820410036, 0.000403288198867813, 0.000144506848300807, 0.000206874872674234, 0.000260933738900349, 0.000264646427240223, 0.000475334789371118, 8.65628608153202e-05, 0.000255149032454938, 0.000120301789138466, 0.000211193473660387, 9.44823332247324e-05, 0.000492468592710793, 0.000117532326839864, 0.000141309792525135, 5.94330558669753e-05, 0.000217826018342748, 0.00016327625780832, 0.000106322440842632, 0.000112349807750434, 0.000340083293849602, 0.000198352718143724, 0.0001450993004255, 0.000358492834493518, 0.000185587559826672, 0.000138346586027183, 0.000554114812985063, 0.000100107696198393, 0.000503696734085679, 0.000231948113651015, 9.17137367650867e-05, 0.000193165920791216, 0.000108793181425426, 0.000789177895057946, 0.000228725184570067, 0.000319660728564486, 0.000441556941950694, 0.000304272805806249, 0.000321885163430125, 0.000121688848594204, 0.000111292945803143, 0.000120539109047968, 4.37220041931141e-05, 0.000200424779905006, 2.87608254438965e-05, 8.27915864647366e-05, 0.000181686657015234, 0.000136138158268295, 0.000185247976332903, 0.00100390031002462, 0.000692404748406261, 0.000919792626518756, 5.83637447562069e-05, 9.68638851190917e-05, 0.000166558631462976, 0.000153826622408815, 0.000131451772176661, 0.000322344829328358, 0.000281954766251147, 0.00011730007827282, 1.48811095641577e-05, 9.67454907367937e-05, 3.30914153892081e-05, 0.000377491844119504, 0.00021023403678555, 7.20318494131789e-05, 9.42580954870209e-05, 0.000337159901391715, 4.57376736449078e-05, 0.000128461921121925, 0.000110098262666725, 8.12715152278543e-05, 0.000119816795631777, 0.000346314132912084, 0.000172458865563385, 0.000242622787482105, 7.9622637713328e-05, 0.000229966608458199, 0.000172986270627007, 0.000264499860350043, 0.0002768374979496, 0.000292041688226163, 5.44881622772664e-05, 3.84169652534183e-05, 0.000330818089423701, 3.3728403650457e-05, 0.000131691704154946, 0.000124302809126675, 0.000125147693324834, 0.000148865408846177, 0.000173481093952432, 0.000177057590917684, 6.24357489868999e-05, 0.000208444296731614, 0.000138950359541923, 0.000100863449915778, 4.65112752863206e-05, 0.00014278874732554, 0.00052445282926783, 0.000208454308449291, 0.000108049425762147, 8.99450751603581e-05, 0.000312996184220538, 0.00011794273450505, 3.71697678929195e-05, 0.000171800347743556, 0.000258351239608601, 0.000118628275231458, 0.000155293135321699, 3.51732196577359e-05, 0.000108261236164253, 0.000501442002132535, 0.000248533906415105, 0.000153318382217549, 5.65612899663392e-05, 9.73333517322317e-05, 0.000168317943462171, 3.29468311974779e-05, 0.000157364120241255, 0.000354402465745807, 2.94165110972244e-05, 0.000572738703340292, 0.000399378477595747, 0.000132098793983459, 0.000421373144490644, 0.000192220701137558, 0.000184030970558524, 0.000158256516442634, 0.000128037194372155, 0.000129659674712457, 0.000160087933181785, 0.000393136928323656, 0.000158065027790144, 0.000121653050882742, 8.09143748483621e-05, 0.00012656589387916, 0.000106481325929053, 0.000447194412117824, 0.000252007244853303, 3.97694566345308e-05, 0.000146635517012328, 0.000367629254469648, 1.94292879314162e-05, 9.06427230802365e-05, 0.00019442816847004, 0.000390953064197674, 0.000148637613165192, 5.38917338417377e-05, 0.000244617054704577, 0.000124636135296896, 3.00565097859362e-05, 9.51263282331638e-05, 0.000146531630889513, 0.00024674684391357, 0.000102335259725805, 0.000226579737500288, 0.000187979399925098, 0.000220236863242462, 0.000200562601094134, 0.000101471501693595, 6.17892583250068e-05, 0.000120158372737933, 0.000346006650943309, 0.000404206308303401, 0.000205060263397172, 0.000166856349096633, 7.2081180405803e-05, 0.000199184185476042, 0.000109414853795897, 6.84212354826741e-05, 8.20129498606548e-05, 4.59072816738626e-06, 0.000325314234942198, 6.31636721664108e-05, 0.000108215681393631, 0.000169018734595738, 0.000239635512116365, 0.000525757786817849, 0.000228188655455597, 0.000129812717204913, 0.00021341975661926, 4.6545119403163e-05, 0.000203425210202113, 0.000109967870230321, 9.6190495241899e-05, 0.000157499773195013, 0.000115449838631321, 3.44841573678423e-05, 5.44348549738061e-05, 0.000211430276976898, 0.000302535598166287, 0.000279737898381427, 0.000354234041878954, 0.000381067977286875, 0.000275744620012119, 0.000126818878925405, 0.000194290856597945, 0.000157534770551138, 7.41696421755478e-05, 7.5668933277484e-05, 0.000166151963640004, 0.00019715100643225, 0.00040528250974603, 0.00023812624567654, 0.000355415977537632, 0.000182617935934104, 0.000122247889521532, 0.000113816931843758, 0.000173628228367306, 8.54376121424139e-05, 0.000154979468788952, 5.87659887969494e-05, 0.000289445655653253, 5.67272618354764e-05, 0.000748044345527887, 0.000221217051148415, 0.00020785749075003, 0.000141153723234311, 0.000135378955747001, 0.000158187263878062, 0.000504643132444471, 0.000286062539089471, 2.10670041269623e-05, 0.00014536660455633, 5.43391361134127e-05, 6.9156383688096e-05, 0.000443804427050054, 9.18686127988622e-05, 7.88294710218906e-05, 0.000367009546607733, 5.27663105458487e-05, 0.00014445411216002, 0.000209438527235761, 0.000163502540090121, 0.000216025495319627, 0.000103345584648196, 5.17055450472981e-05, 0.000177919515408576, 0.000165338336955756, 0.000163649820024148, 5.78148828935809e-05, 0.000367158616427332, 4.8989964852808e-05, 6.58954522805288e-05, 0.000215592910535634, 0.000152647131471895, 0.000175744877196848, 0.000478705827845261, 0.000176873581949621, 0.000309918395942077, 6.60174846416339e-05, 0.000146850114106201, 0.000409893109463155, 0.000139686293550767, 0.000168314567417838, 0.000298498693155125, 0.000165168909006752, 9.34023919398896e-05, 0.000364416395314038, 0.000282798398984596, 0.000189865095308051, 6.56444099149667e-05, 0.000451868225354701, 0.00012768960732501, 1.72526815731544e-05, 0.000144210251164623, 0.000119230971904472, 0.000117291463539004, 0.000232752063311636, 0.000152388194692321, 0.000140787102282047, 0.000142546676215716, 8.31956203910522e-05, 0.000167739577591419, 4.92509825562593e-05, 0.000127358114696108, 0.00045582524035126, 0.00016846573271323, 0.000136138492962345, 3.7314592191251e-05, 0.000146231192047708, 0.000131441731355153, 0.00016421393956989, 0.00020121710258536, 0.000159193703439087, 0.000335851334966719, 6.54615214443766e-05, 0.000350603106198832, 0.000249061733484268, 0.000125439823023044, 0.000152041029650718, 0.000240526933339424, 0.000107403109723236, 0.000108442982309498, 6.67288259137422e-05, 0.000123733669170178, 0.000224617921048775, 0.000139837109600194, 0.000475821987492964, 7.65747972764075e-05, 0.000163888078532182, 0.000205374803044833, 0.000586059060879052, 0.000430190819315612, 0.0002866315189749, 0.000383168749976903, 0.00054856447968632, 0.000266129994997755, 0.00040879868902266, 0.000254881771979854, 7.35106732463464e-05, 0.000858939427416772, 0.000159089948283508, 9.9967910500709e-05, 7.33425404177979e-05, 2.40130575548392e-05, 0.000299365929095075, 0.000420261349063367, 0.00019633278134279, 0.000356675329385325, 6.58606077195145e-05, 2.10006128327223e-05, 0.00031984705128707, 0.000327141344314441 };
  static const int16_t buff_info_Conv2D_19_bias_quant_offset[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static const uint32_t buff_info__shape_512_1_3_1[] = { 512, 3, 1, 1 };
  static const uint32_t buff_info__mem_shape_F_512_1_3_1[] = { 512, 1, 3, 1 };
  static const float buff_info_Conv2D_22_weights_quant_scale[] = { 0.00180480862036347, 0.000988956307992339, 0.00445314450189471, 0.00162909331265837, 0.00532563449814916, 0.00165284855756909, 0.00124909414444119, 0.00198920979164541, 0.000814611441455781, 0.00121196988038719, 0.000664069142658263, 0.00598135823383927, 0.000736714922823012, 0.00131224177312106, 0.00199895165860653, 0.00189227098599076, 0.00260299281217158, 0.000944924599025398, 0.00184398703277111, 0.0120108332484961, 0.00306569132953882, 0.00423780689015985, 0.00365765322931111, 0.0138742262497544, 0.000981913530267775, 0.00494915386661887, 0.00263190129771829, 0.00295721855945885, 0.00145003176294267, 0.000764828058890998, 0.00101105752401054, 0.0154834715649486, 0.00279593095183372, 0.00441107479855418, 0.00490961549803615, 0.00322867045179009, 0.00146043347194791, 0.00374956405721605, 0.00219137989915907, 0.00219154637306929, 0.0024941829033196, 0.0117028765380383, 0.000959628436248749, 0.00104194495361298, 0.000872373580932617, 0.00152724841609597, 0.00117211311589926, 0.000505098782014102, 0.00168147846125066, 0.00398046197369695, 0.00220382306724787, 0.00243736198171973, 0.00215215096250176, 0.00275683030486107, 0.00239267852157354, 0.000551590346731246, 0.00274354312568903, 0.0027915146201849, 0.006742088124156, 0.0107527812942863, 0.00223763193935156, 0.00155579275451601, 0.0030348626896739, 0.00699811661615968, 0.00347701739519835, 0.00161054194904864, 0.00421272544190288, 0.000702594348695129, 0.00602670526131988, 0.0014912934275344, 0.00169810838997364, 0.00134504272136837, 0.00101771403569728, 0.00434956653043628, 0.0035437096375972, 0.00195564306341112, 0.00191721133887768, 0.00173677806742489, 0.00947695411741734, 0.00301401247270405, 0.00418355222791433, 0.00127895525656641, 0.000855862628668547, 0.00324380421079695, 0.00543379923328757, 0.00752442004159093, 0.00175285711884499, 0.0024742828682065, 0.00410830974578857, 0.00110960740130395, 0.00380046758800745, 0.00136882916558534, 0.00149553886149079, 0.000522464921232313, 0.00882043316960335, 0.00475996732711792, 0.00290491455234587, 0.00318752299062908, 0.000785350217483938, 0.000837300322018564, 0.0014346461975947, 0.00249320990405977, 0.00153748702723533, 0.000997831346467137, 0.00265950500033796, 0.00180355447810143, 0.0016835379647091, 0.00232877186499536, 0.000972089008428156, 0.00118051830213517, 0.000800323730800301, 0.00129068025853485, 0.00190130050759763, 0.000810213037766516, 0.00194493401795626, 0.00240465812385082, 0.00143007619772106, 0.00163775333203375, 0.00108981702942401, 0.00270411837846041, 0.00195980560965836, 0.00126095721498132, 0.00138255802448839, 0.00214317487552762, 0.000790582853369415, 0.00179887970443815, 0.000331237213686109, 0.00297189108096063, 0.0042033907957375, 0.000940721773076802, 0.00273430068045855, 0.00041665174649097, 0.011000020429492, 0.00212228926829994, 0.00413340190425515, 0.00171029719058424, 0.00146281684283167, 0.00173516827635467, 0.0020054099150002, 0.00135800545103848, 0.00254727015271783, 0.00141816411633044, 0.00344984186813235, 0.00101198663469404, 0.00768885342404246, 0.00360275944694877, 0.00117633864283562, 0.00210731010884047, 0.0019842148758471, 0.00181388657074422, 0.00117255852092057, 0.00469869375228882, 0.000519547844305634, 0.000668491702526808, 0.000420906784711406, 0.00210895854979753, 0.00155374442692846, 0.00227782991714776, 0.000802909082267433, 0.00358125800266862, 0.00154129101429135, 0.00238775811158121, 0.00135489122476429, 0.00273251254111528, 0.0020067235454917, 0.000836790364701301, 0.00142622459679842, 0.00893411040306091, 0.000968686828855425, 0.000428498431574553, 0.0109667284414172, 0.00316038844175637, 0.00239890580996871, 0.00142844195943326, 0.00751818856224418, 0.00199569435790181, 0.00291367270983756, 0.00279106758534908, 0.000790477206464857, 0.00253486447036266, 0.000801284331828356, 0.00304578454233706, 0.00167300901375711, 0.00197475776076317, 0.000717973569408059, 0.00493358029052615, 0.0030107544735074, 0.000858490762766451, 0.000655751791782677, 0.000502580543980002, 0.00167884118855, 0.00304728979244828, 0.00138471357058734, 0.00176102470140904, 0.000319916347507387, 0.00177334260661155, 0.000573420198634267, 0.00588653329759836, 0.00126123172231019, 0.000980987446382642, 0.000416650058468804, 0.00238009798340499, 0.0110155530273914, 0.00520050665363669, 0.00143513083457947, 0.00298674218356609, 0.00242407969199121, 0.00260872533544898, 0.000801134796347469, 0.00138173496816307, 0.00337218726053834, 0.000829315627925098, 0.00260396976955235, 0.00117635808419436, 0.000583222950808704, 0.0026171209756285, 0.000449174141976982, 0.00157929328270257, 0.00512091675773263, 0.00152501347474754, 0.00297924876213074, 0.00101075298152864, 0.000943308114074171, 0.00140650640241802, 0.000881098792888224, 0.000579635379835963, 0.0019732543732971, 0.00131884519942105, 0.006857939530164, 0.00605265982449055, 0.00563318142667413, 0.00196602079086006, 0.00343396468088031, 0.00196031318046153, 0.00545500544831157, 0.00294220540672541, 0.00260130339302123, 0.00230546109378338, 0.000466013996629044, 0.000379199424060062, 0.00854197889566422, 0.00102103198878467, 0.00048419411177747, 0.00212766812182963, 0.000976275943685323, 0.000643937732093036, 0.00130084564443678, 0.0012671024305746, 0.0227563697844744, 0.00325849279761314, 0.0232695788145065, 0.000732342596165836, 0.00250203534960747, 0.00251180049963295, 0.00595890078693628, 0.0024458693806082, 0.00897652562707663, 0.00231905374675989, 0.00168882892467082, 0.00382352527230978, 0.00230777729302645, 0.000824683578684926, 0.000728465965948999, 0.00132730975747108, 0.00206868420355022, 0.00107515475247055, 0.00242410995997488, 0.000423709891038015, 0.000962581019848585, 0.000742735282983631, 0.00334518565796316, 0.00972713343799114, 0.00079191179247573, 0.0109338266775012, 0.00252967840060592, 0.00198717718012631, 0.00243305065669119, 0.00145467382390052, 0.00383078935556114, 0.00233254954218864, 0.00706848874688148, 0.00117627682629973, 0.00139398698229343, 0.00214977003633976, 0.00421471009030938, 0.00231808237731457, 0.000550685683265328, 0.00390366627834737, 0.00551553070545197, 0.0025767118204385, 0.000559829641133547, 0.00142846209928393, 0.00481399986892939, 0.0024539299774915, 0.00177770655136555, 0.00271258736029267, 0.00196222378872335, 0.0103400032967329, 0.00382912112399936, 0.000611442839726806, 0.000772618921473622, 0.00255912775173783, 0.00263912533409894, 0.00290401396341622, 0.00200477777980268, 0.00478659383952618, 0.00220431131310761, 0.000654108938761055, 0.0151313794776797, 0.00280199432745576, 0.000846460869070143, 0.00180112151429057, 0.000975829840172082, 0.00215488439425826, 0.00165884441230446, 0.00740836886689067, 0.002319251652807, 0.00156364392023534, 0.00188206811435521, 0.000752967956941575, 0.00122804031707346, 0.00629613688215613, 0.00399115169420838, 0.000860176747664809, 0.00195858790539205, 0.00166881503537297, 0.00101380655542016, 0.0443640574812889, 0.00243613473139703, 0.000816340907476842, 0.00892275478690863, 0.00142443890217692, 0.00233444734476507, 0.000948116881772876, 0.00282875332050025, 0.00248294160701334, 0.00072055560303852, 0.00735848629847169, 0.0483041778206825, 0.00405981065705419, 0.00196636002510786, 0.000959182798396796, 0.00196466501802206, 0.000639175705146044, 0.0108030755072832, 0.00138804398011416, 0.00135045254137367, 0.00111971457954496, 0.0078106434084475, 0.00257170596159995, 0.000806524010840803, 0.000784042407758534, 0.0010301616275683, 0.00105262722354382, 0.00308878696523607, 0.000815975829027593, 0.00181467097718269, 0.00968502927571535, 0.00230468064546585, 2.83110928535461, 0.0010886307572946, 0.00993653666228056, 0.00568934017792344, 0.0091261463239789, 0.00233895401470363, 0.0006409443449229, 0.000699027499649674, 0.00153127766679972, 0.0016968249110505, 0.0023349376861006, 0.000952887814491987, 0.0014688961673528, 0.00149106269236654, 0.0018843668513, 0.00262172101065516, 0.00391081254929304, 0.00488787470385432, 0.00138533918652683, 0.000821240071672946, 0.00132350716739893, 0.00096512766322121, 0.000670648354571313, 0.00112256477586925, 0.00125481572467834, 0.00130113994237036, 0.00700165051966906, 0.008209521882236, 0.00314734107814729, 0.00572532741352916, 0.00189514935482293, 0.000628280511591583, 0.00481902668252587, 0.00076207600068301, 0.00132356106769294, 0.00315600540488958, 0.00269242818467319, 0.00573001662269235, 0.00248747947625816, 0.00129389436915517, 0.00233082938939333, 0.00216362229548395, 0.00506144156679511, 0.000460214650956914, 0.00191131804604083, 0.00298489537090063, 0.00212390860542655, 0.00147632625885308, 0.00578527338802814, 0.00214774184860289, 0.000712385924998671, 0.00511116161942482, 0.00255159521475434, 0.00504853436723351, 0.00430282624438405, 0.000496041786391288, 0.00288648600690067, 0.00241100462153554, 0.002357660792768, 0.00471110362559557, 0.00160841923207045, 0.0014174886746332, 0.00149442709516734, 0.000740652962122113, 0.00776613550260663, 0.0029796848539263, 0.00121473101899028, 0.00195535272359848, 0.00144343986175954, 0.00407238956540823, 0.00115353905130178, 0.0102377682924271, 0.0042406776919961, 0.00131572084501386, 0.00252564554102719, 0.000801650458015501, 0.000667593907564878, 0.00103644910268486, 0.00089373451191932, 0.00297454884275794, 0.00325285852886736, 0.00114167504943907, 0.00230089481920004, 0.00266089662909508, 0.000583592685870826, 0.00210526422597468, 0.00166946882382035, 0.000979392905719578, 0.00112199410796165, 0.00532866362482309, 0.00314202648587525, 0.00136031699366868, 0.00197022804059088, 0.00819769315421581, 0.00111363199539483, 0.00155614514369518, 0.00257652695290744, 0.00137634051498026, 0.00185670610517263, 0.00735886348411441, 0.0024413145147264, 0.00235379114747047, 0.00315125938504934, 0.0091923326253891, 0.00141569785773754, 0.00169820978771895, 0.0020072974730283, 0.00155750219710171, 0.00318703451193869, 0.00172610522713512, 0.00202863127924502, 0.00208745920099318, 0.00077047839295119, 0.0011428288416937, 0.00586465885862708, 0.00673286477103829, 0.000882309454027563, 0.00107484008185565, 0.0021571540273726, 0.000736237969249487, 0.00138919753953815, 0.0019076484022662, 0.00143455876968801, 0.0037005681078881, 0.00209323619492352, 0.00261595798656344, 0.00285151926800609, 0.000933819101192057, 0.00246017193421721, 0.00156345870345831, 0.00323632941581309, 0.000800017209257931, 0.00217632693238556, 0.00139030313584954, 0.000759243906941265, 0.000626361172180623, 0.00118038314394653, 0.00192362733650953, 0.00090071011800319, 0.00417737755924463, 0.00512719247490168, 0.00149750499986112, 0.00271319109015167, 0.00895083229988813, 0.00584326824173331, 0.000661723199300468, 0.000585905567277223, 0.00199350831098855, 0.000440755218733102, 0.00438088783994317, 0.00980858039110899, 0.000844970752950758, 0.00183340115472674 };
  static const int16_t buff_info_Conv2D_22_weights_quant_offset[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static const float buff_info_Conv2D_25_weights_quant_scale[] = { 0.0307834316045046, 0.0218473002314568, 0.0218688473105431, 0.0132555086165667, 0.0159704200923443, 0.0109219579026103, 0.0154161555692554, 0.017343807965517, 0.0173000134527683, 0.0122153628617525, 0.00968563556671143, 0.0134856859222054, 0.0100538833066821, 0.0131383677944541, 0.0162218231707811, 0.0126652251929045, 0.0128161730244756, 0.0164152309298515, 0.0154485031962395, 0.0131289009004831, 0.0165330097079277, 0.0151121346279979, 0.0119994273409247, 0.0113237164914608, 0.0137274293228984, 0.0139639126136899, 0.0136254141107202, 0.0110613759607077, 0.0134961288422346, 0.0111804772168398, 0.012400102801621, 0.0113239036872983, 0.00857942551374435, 0.00921396911144257, 0.00985463429242373, 0.0109797082841396, 0.0121968016028404, 0.00991127081215382, 0.0112509457394481, 0.0115039246156812, 0.0128915868699551, 0.0123806530609727, 0.0116961169987917, 0.0115534542128444, 0.0130089577287436, 0.0145120685920119, 0.012289397418499, 0.0110412295907736, 0.0138191394507885, 0.0126389348879457, 0.0135956881567836, 0.0107780182734132, 0.0122035872191191, 0.0104670785367489, 0.0102555248886347, 0.0132220964878798, 0.0112208686769009, 0.0110495761036873, 0.0122025907039642, 0.0129899745807052, 0.00984700117260218, 0.0132522713392973, 0.0180304553359747, 0.0123627772554755, 0.0152098266407847, 0.0138018671423197, 0.0114147327840328, 0.0127548286691308, 0.0129023706540465, 0.0132093904539943, 0.0114532047882676, 0.0139388022944331, 0.0135672390460968, 0.016241142526269, 0.0119005423039198, 0.0132153118029237, 0.012613458558917, 0.0155136333778501, 0.0136335259303451, 0.0149007076397538, 0.0148615399375558, 0.0121914092451334, 0.0119603062048554, 0.0109560685232282, 0.0125827025622129, 0.0129752233624458, 0.0151718212291598, 0.0138340936973691, 0.0146144237369299, 0.0137290162965655, 0.0134589923545718, 0.0142763806506991, 0.0136947045102715, 0.0163573976606131, 0.0148524800315499, 0.0159923229366541, 0.013693081215024, 0.0135272787883878, 0.0132372910156846, 0.0120765743777156, 0.0118036223575473, 0.0136505626142025, 0.0137163577601314, 0.0143820783123374, 0.0135708581656218, 0.0128827942535281, 0.0128545742481947, 0.0136737683787942, 0.0201439764350653, 0.0109583167359233, 0.0162475164979696, 0.0126298433169723, 0.0120192924514413, 0.0133270807564259, 0.0150711070746183, 0.0139956092461944, 0.0126159675419331, 0.0134535869583488, 0.017142640426755, 0.0126159507781267, 0.0137906074523926, 0.016941387206316, 0.0162192787975073, 0.0132748773321509, 0.0161291398108006, 0.0143948374316096, 0.0132868783548474, 0.014435469172895, 0.0143590420484543, 0.0136052034795284, 0.0132757406681776, 0.0146591756492853, 0.0168411862105131, 0.0139537686482072, 0.0144344959408045, 0.0154025238007307, 0.0165407173335552, 0.0130664343014359, 0.014723913744092, 0.0153222624212503, 0.0158535428345203, 0.0155749320983887, 0.0150399412959814, 0.0170768909156322, 0.0140182860195637, 0.0153466435149312, 0.0187630914151669, 0.0149152548983693, 0.0132215525954962, 0.0151273896917701, 0.0163701362907887, 0.0138705028221011, 0.0155849857255816, 0.0135392099618912, 0.0157979167997837, 0.0166683308780193, 0.0174567680805922, 0.015829311683774, 0.0154535956680775, 0.0158194676041603, 0.0149397561326623, 0.0152182346209884, 0.0152385039255023, 0.0162746999412775, 0.0175515934824944, 0.0163818318396807, 0.0176546815782785, 0.0188558828085661, 0.0187632218003273, 0.0156336482614279, 0.0173903591930866, 0.0146343903616071, 0.0130661744624376, 0.0172300487756729, 0.0138527862727642, 0.0165656208992004, 0.0139026585966349, 0.0166582111269236, 0.0149607546627522, 0.0172786545008421, 0.0176175441592932, 0.0164413154125214, 0.0160298272967339, 0.0176002960652113, 0.0145993763580918, 0.0164954401552677, 0.015593659132719, 0.0172859262675047, 0.019289480522275, 0.0164415426552296, 0.017717944458127, 0.0135907540097833, 0.0167314298450947, 0.0152098424732685, 0.0139831155538559, 0.0151804033666849, 0.0148664750158787, 0.0147580476477742, 0.0135890617966652, 0.0147836124524474, 0.0223561506718397, 0.0152015332132578, 0.0183262545615435, 0.0167154632508755, 0.0142483161762357, 0.0151570960879326, 0.0164152197539806, 0.0151938842609525, 0.0160279683768749, 0.0156409200280905, 0.0168879646807909, 0.0157541856169701, 0.0158577710390091, 0.0138273499906063, 0.0135194165632129, 0.0188792143017054, 0.0161716248840094, 0.0175916105508804, 0.0210996381938457, 0.0164256747812033, 0.0135146770626307, 0.0250812172889709, 0.016584163531661, 0.0160828121006489, 0.0150406388565898, 0.0185275506228209, 0.0186874400824308, 0.0170294921845198, 0.0157552100718021, 0.0166485570371151, 0.0159201640635729, 0.0138376578688622, 0.0180808715522289, 0.0175287928432226, 0.0151290390640497, 0.0160406697541475, 0.0140461819246411, 0.0151400528848171, 0.0180344507098198, 0.0161842945963144, 0.0151033066213131, 0.0162534173578024, 0.0189025867730379, 0.0142071265727282, 0.0223717819899321, 0.017265560105443, 0.0211482662707567, 0.0184605047106743, 0.0174678638577461, 0.0172290951013565, 0.0165421552956104, 0.0155836753547192, 0.015501900576055, 0.0159709714353085, 0.0180130451917648, 0.0143880229443312, 0.0164989270269871 };
  static const int16_t buff_info_Conv2D_25_weights_quant_offset[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static const float buff_info_Conv2D_33_weights_quant_scale[] = { 0.00175288948230445, 0.00119457812979817, 0.000429315812652931, 0.000824828806798905, 0.000627959845587611, 0.00218431861139834, 0.000818825559690595, 0.000817117455881089, 0.00102354877162725, 0.00119006587192416, 0.000536704494152218, 0.00105312466621399, 0.00147242483217269, 0.00134213163983077, 0.00404617795720696, 0.000997104682028294, 0.00279489066451788, 0.00193761626724154, 0.00076804036507383, 0.000880539300851524, 0.000765885110013187, 0.000589857110753655, 0.00298567255958915, 0.000987408333458006, 0.000645605032332242, 0.000991533393971622, 0.00148329453077167, 0.000721342919860035, 0.000331038696458563, 0.000834678648971021, 0.00153525394853204, 0.00252418965101242, 0.0040707066655159, 0.00106000690720975, 0.0041302191093564, 0.00203708582557738, 0.00102632853668183, 0.00125117518473417, 0.00140665215440094, 0.00231196358799934, 0.000535514438524842, 0.00284364423714578, 0.00198592944070697, 0.000884067208971828, 0.00128900120034814, 0.00129202997777611, 0.00167644792236388, 0.000927851651795208, 0.00322412350215018, 0.00330472458153963, 0.00116736220661551, 0.00259006000123918, 0.00164674036204815, 0.00217393971979618, 0.00115012540481985, 0.00083309767069295, 0.00152219389565289, 0.000917389581445605, 0.00126011797692627, 0.00133005878888071, 0.0011130350176245, 0.000371979782357812, 0.00112002331297845, 0.000801336718723178, 0.000653444963973016, 0.000393986934795976, 0.000106848812720273, 0.00112298538442701, 0.000783072435297072, 0.00152708648238331, 0.00049767189193517, 0.000191063998499885, 0.000457701826235279, 0.000814603234175593, 0.000534694292582572, 0.00366941443644464, 0.000956554431468248, 0.0013071132125333, 0.00180863705463707, 0.000624127918854356, 0.000896989600732923, 0.000981488730758429, 0.000558075669687241, 0.00288024521432817, 0.0013308486668393, 0.00360691407695413, 0.00117396214045584, 0.00353106926195323, 0.000530660443473607, 0.00261459616012871, 0.00125418964307755, 0.000668603868689388, 0.00197188067249954, 0.000602809654083103, 0.00145874870941043, 0.00106232997495681, 0.00136339338496327, 0.00101991300471127, 0.000834236911032349, 0.00185414508450776, 0.00178307853639126, 0.000585144676733762, 0.00252943765372038, 0.000521210255101323, 0.0011693665292114, 0.00134482141584158, 0.00572662614285946, 0.00166035955771804, 0.00328584294766188, 0.00302135664969683, 0.00126021227333695, 0.00279083452187479, 0.00103294115979224, 0.000342043407727033, 0.00171946571208537, 0.00225212192162871, 0.00145981891546398, 0.000518708664458245, 0.00084655440878123, 0.00255882926285267, 0.00123326678294688, 0.000380070123355836, 0.00415879441425204, 0.000965018931310624, 0.00364986131899059, 0.000704866426531225, 0.000870698248036206, 0.00135879986919463, 0.00118437851779163, 0.00237944908440113, 0.00120506342500448, 0.00137764262035489, 0.00287019531242549, 0.00134992646053433, 0.000983820063993335, 0.000974472321104258, 0.000459139817394316, 0.00265722977928817, 0.000625265762209892, 0.000797046814113855, 0.000509948993567377, 0.00100822013337165, 0.00071872939588502, 0.000976658309809864, 0.00163445610087365, 0.000609993003308773, 0.00099405599758029, 0.000713573244865984, 0.000426444690674543, 0.000248654861934483, 0.00107373180799186, 0.00206240289844573, 0.00200055283494294, 0.0017428487772122, 0.000478004920296371, 0.000805650488473475, 0.000741237716283649, 0.000870611169375479, 0.000507203687448055, 0.000264562229858711, 0.00135067710652947, 0.00062336033442989, 0.000968539272435009, 0.00105400278698653, 0.00103091460186988, 0.00217721471562982, 0.000689780164975673, 0.00103206199128181, 