Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Info: The design Top_AD.adb was last modified by software version 11.9.0.4.
Opened an existing Libero design Top_AD.adb.
While analyzing gated clock network, ambiguities have been found on gates
U1/pr_state_RNIHIVA1[6]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops

The Execute Script command succeeded ( 00:00:04 )
Checking for software updates...
Info: The software cannot reach the Microsemi SoC server to confirm the version you are running.
      Visit
      http://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc#do\
      wnloads to download the latest major release or service pack.
      You can check the version of your current installation by starting the tool and selecting
      Help -> About.
Warning: Before proceeding, the following tool(s) must be shut down:
         SmartTime Constraint Editor
          [CANCEL]
Design closed.

