// Seed: 3730108060
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output wire id_3,
    input supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output wor id_12
);
  assign id_3 = 1;
endmodule : SymbolIdentifier
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    output wire id_10,
    input uwire id_11
    , id_25,
    output uwire id_12
    , id_26,
    input wor id_13,
    output wire id_14,
    output logic id_15,
    output supply0 id_16,
    input tri1 id_17,
    input supply1 id_18,
    input uwire id_19
    , id_27,
    input tri0 id_20,
    input tri0 id_21,
    input tri0 id_22,
    output supply1 id_23
);
  parameter id_28 = 1 == 1;
  always @* begin : LABEL_0
    id_15 <= id_21 << id_13;
  end
  module_0 modCall_1 (
      id_3,
      id_22,
      id_3,
      id_4,
      id_6,
      id_21,
      id_3,
      id_23,
      id_5,
      id_9,
      id_17,
      id_23,
      id_2
  );
  logic id_29;
  always force id_27 = id_9 < {id_17 - !(-1), 1'h0 == id_5};
endmodule
