Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Tue Apr 08 11:47:29 2014
| Host         : Zotty-LT02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file leon3mp_control_sets_placed.rpt
| Design       : leon3mp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   288 |
| Minimum Number of register sites lost to control set restrictions |   616 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2290 |          935 |
| No           | No                    | Yes                    |             160 |           64 |
| No           | Yes                   | No                     |             399 |          181 |
| Yes          | No                    | No                     |            2803 |         1190 |
| Yes          | No                    | Yes                    |            1067 |          270 |
| Yes          | Yes                   | No                     |            1129 |          478 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                Enable Signal                                                                                |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/bscan_inst/UPDATE |                                                                                                                                                                             | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                              |                1 |              1 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                 |                1 |              1 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                   |                1 |              1 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0 |                2 |              2 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                2 |              2 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O1[0]                                                                                                                                            |                2 |              2 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O1[0]                                                                                                                                            |                2 |              2 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                1 |              3 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[rcnt][3]_i_1                                                                                                                       |                                                                                                                                                                            |                1 |              4 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/dv12_in                                                                                                                                  | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[rxdp][3]_i_1                                                                                                                      |                1 |              4 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r_reg[cnt][3]_i_1                                                                                                                    | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]                                                                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/n_0_stat_reg_ld_reg[1]                                                                                                      |                                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                              |                                                                                                                                                                            |                1 |              4 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/n_0_stat_reg_ld_reg[1]                                                                                                      |                                                                                                                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_r[be][0]_i_2                                                                                                                                    | leon3gen.dsugen.dsu0/x0/n_0_r[be][0]_i_1                                                                                                                                   |                2 |              4 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/data_out_en                                                                                                                                    |                                                                                                                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/trace_data_ack                                                                                                                        |                                                                                                                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1              | apb0/O100[0]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                3 |              4 |
|  clkgen0/xc7l.v/O1              | apb0/v[ctrl][txen]                                                                                                                                                          | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                                                                               |                3 |              4 |
|  clkgen0/xc7l.v/O1              | apb0/v[rxen]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                2 |              4 |
|  clkgen0/xc7l.v/O1              | mg2.sr1/n_0_r[ws][3]_i_1                                                                                                                                                    | r_reg[tshift]0                                                                                                                                                             |                2 |              4 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[vaddress][3]_i_1                                                                                                          |                                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                           |                1 |              4 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O65                                                                                                                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O239                                                                                                                           |                3 |              4 |
|  clkgen0/xc7l.v/O1              | ahb0/O94[0]                                                                                                                                                                 |                                                                                                                                                                            |                4 |              4 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][pil][3]_i_1                                                                                                                    |                                                                                                                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][icc][3]_i_1                                                                                                                    |                                                                                                                                                                            |                4 |              4 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                      |                1 |              4 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[ecnt][3]_i_1                                                                                                                                    | r_reg[tshift]0                                                                                                                                                             |                2 |              4 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[capbil][4]_i_1                                                                                                                                  |                                                                                                                                                                            |                3 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/n_0_cnt[3]_i_1__2                                                                                                                                  |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/n_0_cnt[3]_i_1__1                                                                                                                                  |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/n_0_cnt[3]_i_1__0                                                                                                                                  |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/n_0_cnt[3]_i_1__3                                                                                                                                  |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/n_0_cnt[3]_i_1                                                                                                                                     |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/n_0_cnt[3]_i_1__2                                                                                                                                           |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/n_0_cnt[3]_i_1__1                                                                                                                                           |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/n_0_cnt[3]_i_1__0                                                                                                                                           |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/n_0_cnt[3]_i_1__3                                                                                                                                           |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/n_0_cnt[3]_i_1                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                              |                                                                                                                                                                            |                1 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT1_O[0]                                                                                                               |                3 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT0_O[0]                                                                                                               |                3 |              4 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ahb0/n_0_r[hrdatam][24]_i_1                                                                                                                                                |                2 |              5 |
|  clkgen0/xc7l.v/O1              | apb0/O70                                                                                                                                                                    | r_reg[tshift]0                                                                                                                                                             |                4 |              5 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_0_r[cnt][4]_i_1__0                                                                                                                | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                                                                          |                2 |              5 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[mdio_ctrl][regadr][4]_i_1                                                                                                                       | r_reg[tshift]0                                                                                                                                                             |                2 |              5 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[cnt][4]_i_1                                                                                                                                     | r_reg[tshift]0                                                                                                                                                             |                3 |              5 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/ila_core_inst/reset[1]                                                                                                                             |                3 |              5 |
|  clkgen0/xc7l.v/O1              | ua1.uart1/n_0_FSM_onehot_r[rxstate][4]_i_1                                                                                                                                  | r_reg[tshift]0                                                                                                                                                             |                2 |              5 |
|  clk_BUFG                       |                                                                                                                                                                             | ila_leon3_0/U0/ila_core_inst/reset[1]                                                                                                                                      |                4 |              5 |
|  clkgen0/xc7l.v/O1              | ahb0/O88[0]                                                                                                                                                                 |                                                                                                                                                                            |                2 |              5 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[retry_cnt][4]_i_1                                                                                                                  | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                3 |              5 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[duplexstate][5]_i_1                                                                                                                  | r_reg[tshift]0                                                                                                                                                             |                4 |              6 |
|  clkgen0/xc7l.v/O1              | apb0/O100[0]                                                                                                                                                                |                                                                                                                                                                            |                6 |              6 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | rst0/O2                                                                                                                                                                    |                4 |              6 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom0/n_0_FSM_onehot_r[state][5]_i_2__0                                                                                                                       | dcomgen.dcom0/dcom_uart0/SR[0]                                                                                                                                             |                3 |              6 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom0/n_0_r[len][5]_i_1                                                                                                                                       |                                                                                                                                                                            |                4 |              6 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/n_0_reset_out[5]_i_1                                                                                                                               |                2 |              6 |
|  clkgen0/xc7l.v/O1              | ua1.uart1/n_0_r[irqcnt][5]_i_1                                                                                                                                              | r_reg[tshift]0                                                                                                                                                             |                2 |              6 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                    |                2 |              6 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[def_state][5]_i_2                                                                                                       | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                3 |              6 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O66                                                                                                                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O131                                                                                                                           |                4 |              6 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                            |                1 |              6 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[regaddr][5]_i_1                                                                                                                      | r_reg[tshift]0                                                                                                                                                             |                2 |              6 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                    |                2 |              6 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/ila_core_inst/read_addr_reset                                                                                                                      |                2 |              6 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_0_FSM_onehot_r[state][5]_i_2                                                                                                      | leon3gen.cpu[0].u0/leon3x0/p0/iu/SS[0]                                                                                                                                     |                2 |              6 |
|  n_0_bufgclk45                  |                                                                                                                                                                             | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                                                                               |                2 |              6 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                   |                2 |              6 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                           |                1 |              6 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                           |                1 |              6 |
|  clk_BUFG                       |                                                                                                                                                                             | ila_leon3_0/U0/n_0_reset_out[5]_i_1                                                                                                                                        |                3 |              6 |
|  clkgen0/xc7l.v/O1              | apb0/O154[0]                                                                                                                                                                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                                                                               |                3 |              7 |
|  clkgen0/xc7l.v/O1              | apb0/O155[0]                                                                                                                                                                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                                                                               |                3 |              7 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | ila_leon3_0/U0/ila_core_inst/read_addr_reset                                                                                                                               |                2 |              7 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[tfrpnt][6]_i_1                                                                                                                                  | r_reg[tshift]0                                                                                                                                                             |                3 |              7 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[delaycnt][6]_i_1                                                                                                                         |                                                                                                                                                                            |                2 |              7 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[rcntm][6]_i_1                                                                                                                                   | r_reg[tshift]0                                                                                                                                                             |                7 |              7 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                    |                2 |              7 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[aindex][6]_i_1                                                                                                                           |                                                                                                                                                                            |                2 |              7 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[rcntl][6]_i_1                                                                                                                                   | r_reg[tshift]0                                                                                                                                                             |                5 |              7 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                            |                3 |              7 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[tfwpnt][6]_i_1                                                                                                                                  | r_reg[tshift]0                                                                                                                                                             |                3 |              7 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[slot_count][6]_i_1                                                                                                                 | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                2 |              7 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_FSM_onehot_r[dstate][6]_i_1                                                                                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                                                                          |                4 |              7 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n                                                                                                                                     |                1 |              7 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_dsugen.dsur[tbufcnt][6]_i_1                                                                                                            |                                                                                                                                                                            |                2 |              7 |
|  clkgen0/xc7l.v/O1              | apb0/O152[0]                                                                                                                                                                |                                                                                                                                                                            |                2 |              8 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][tt][7]_i_1                                                                                                                     | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O68                                                                                                                            |                5 |              8 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                   |                2 |              8 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom_uart0/n_0_r[rshift][7]_i_2                                                                                                                               | dcomgen.dcom0/dcom_uart0/n_0_r[rshift][7]_i_1__0                                                                                                                           |                2 |              8 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom_uart0/n_0_r[rhold][7]_i_1                                                                                                                                |                                                                                                                                                                            |                2 |              8 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O5[0]                                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                3 |              8 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom0/uarti[write]                                                                                                                                            |                                                                                                                                                                            |                6 |              8 |
|  clkgen0/xc7l.v/O1              | ua1.uart1/n_0_r[rshift][7]_i_1                                                                                                                                              |                                                                                                                                                                            |                3 |              8 |
|  clkgen0/xc7l.v/O1              | mg2.sr1/n_0_r[writedata8][15]_i_2                                                                                                                                           | mg2.sr1/n_0_r[writedata8][15]_i_1                                                                                                                                          |                3 |              8 |
|  clkgen0/xc7l.v/O1              | mg2.sr1/n_0_r[writedata8][15]_i_2                                                                                                                                           | mg2.sr1/n_0_r[writedata8][7]_i_1                                                                                                                                           |                3 |              8 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/E[0]                                                                                                                            |                                                                                                                                                                            |                4 |              8 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[valid][0][3]_i_1                                                                                                          |                                                                                                                                                                            |                7 |              8 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[faddr][7]_i_2                                                                                                             | leon3gen.cpu[0].u0/leon3x0/p0/iu/O179[0]                                                                                                                                   |                2 |              8 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/O63[0]                                                                                                                                              |                                                                                                                                                                            |                7 |              8 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/O106[0]                                                                                                                                    |                                                                                                                                                                            |                5 |              8 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O65                                                                                                                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O240                                                                                                                           |                2 |              8 |
|  clkgen0/xc7l.v/O1              | apb0/O128[0]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                6 |              8 |
|  clkgen0/xc7l.v/O1              | apb0/O127[0]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                4 |              8 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/ahb0/O4[0]                                                                                                                                            | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                                                                               |                4 |              8 |
|  clkgen0/xc7l.v/O1              | apb0/O124[0]                                                                                                                                                                |                                                                                                                                                                            |                3 |              8 |
|  clkgen0/xc7l.v/O1              | apb0/O113[0]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                4 |              8 |
|  clkgen0/xc7l.v/O1              | apb0/O112[0]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                3 |              8 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[ifg_cycls][8]_i_1                                                                                                                  | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                3 |              9 |
|  clkgen0/xc7l.v/O1              | apb0/v[rxen]                                                                                                                                                                |                                                                                                                                                                            |                4 |              9 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/O6                                                                                                                              | leon3gen.cpu[0].u0/leon3x0/p0/iu/O151[0]                                                                                                                                   |                2 |              9 |
|  clkgen0/xc7l.v/O1              | ahb0/ahbi[hready]6_in                                                                                                                                                       | r_reg[tshift]0                                                                                                                                                             |                5 |              9 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/bscan_inst/E[0]                                                                                                                                                | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                              |                3 |             10 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][9]_i_1                                                                                                        | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                7 |             10 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[delay_val][9]_i_2                                                                                                                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]                                                                                                                            |                5 |             10 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[txlength][10]_i_1                                                                                                                               |                                                                                                                                                                            |                7 |             11 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/ahb0/O5[0]                                                                                                                                            | r_reg[tshift]0                                                                                                                                                             |                6 |             11 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[byte_count][10]_i_1__0                                                                                                             | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                7 |             11 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[byte_count][10]_i_2                                                                                                                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[byte_count][10]_i_1                                                                                                               |                5 |             11 |
|  clkgen0/xc7l.v/O1              | ua1.uart1/n_0_r[scaler][11]_i_1__0                                                                                                                                          |                                                                                                                                                                            |                4 |             12 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/data_out_en                                                                                                                                    | ila_leon3_0/U0/n_0_reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg[15]_i_1                                                                                                    |                4 |             12 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[tmsto][data][15]_i_1                                                                                                                            |                                                                                                                                                                            |                4 |             12 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                  |                2 |             12 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[mdio_state][11]_i_1                                                                                                                  | r_reg[tshift]0                                                                                                                                                             |                3 |             12 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                  |                2 |             12 |
|  clkgen0/xc7l.v/O1              | apb0/O156                                                                                                                                                                   |                                                                                                                                                                            |                4 |             12 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_read_addr[12]_i_1                                                                                                                               |                                                                                                                                                                            |                5 |             13 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_captured_samples[12]_i_1                                                                                                                        |                                                                                                                                                                            |                4 |             13 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_ce                                                                             | xadc_apb_if/ila_xdc0/U0/ila_core_inst/reset[0]                                                                                                                             |                4 |             13 |
|  clk_BUFG                       | ila_leon3_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/scnt_ce                                                                                                           | ila_leon3_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_reset                                                                                  |                4 |             13 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/scnt_ce                                                                                                  | xadc_apb_if/ila_xdc0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_reset                                                                         |                4 |             13 |
|  clk_BUFG                       | ila_leon3_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_ce                                                                                      | ila_leon3_0/U0/ila_core_inst/reset[0]                                                                                                                                      |                4 |             13 |
|  clk_BUFG                       | ila_leon3_0/U0/n_0_captured_samples[12]_i_1                                                                                                                                 |                                                                                                                                                                            |                5 |             13 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_read_addr[12]_i_1                                                                                                                                        |                                                                                                                                                                            |                5 |             13 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[seq][0]_i_1                                                                                                                                     | r_reg[tshift]0                                                                                                                                                             |                4 |             14 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][14]_i_1                                                                                                     | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                5 |             15 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[edclrstate][14]_i_1                                                                                                                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                                                                               |                7 |             15 |
|  clkgen0/xc7l.v/O1              | apb0/O130[0]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                6 |             15 |
|  clkgen0/xc7l.v/O1              | apb0/O129[0]                                                                                                                                                                |                                                                                                                                                                            |                8 |             15 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__8                                                                                                                                      |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__6                                                                                                                                      |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[udpsrc][15]_i_1                                                                                                                                 | r_reg[tshift]0                                                                                                                                                             |               11 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__11                                                                                                                                     |                                                                                                                                                                            |                7 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__9                                                                                                                                      |                                                                                                                                                                            |                4 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__10                                                                                                                                     |                                                                                                                                                                            |                7 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__1                                                                                                                                      |                                                                                                                                                                            |                7 |             16 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                   |                4 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                              |                                                                                                                                                                            |                5 |             16 |
|  n_0_bufgclk45                  |                                                                                                                                                                             | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O1[0]                                                                                                                                            |                3 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap/n_0_x_s[15]_i_1                                                                                                                                        |                                                                                                                                                                            |                4 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap/n_0_y[31]_i_1                                                                                                                                          | r_reg[tshift]0                                                                                                                                                             |                3 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap/fir_comp/n_0_y[31]_i_1__1                                                                                                                              |                                                                                                                                                                            |                5 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap/fir_comp/x_n_reg[0]0                                                                                                                                   | r_reg[tshift]0                                                                                                                                                             |                8 |             16 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[lentype][15]_i_1                                                                                                                   | eth0.e1/m100.u0/n_0_FSM_onehot_r[def_state][5]_i_1                                                                                                                         |                4 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap2/n_0_x_s[15]_i_1__0                                                                                                                                    |                                                                                                                                                                            |                3 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap2/n_0_y[31]_i_1__0                                                                                                                                      | r_reg[tshift]0                                                                                                                                                             |                4 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap2/fir_comp/n_0_y[31]_i_1__2                                                                                                                             |                                                                                                                                                                            |                4 |             16 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[0]0                                                                                                                                  | r_reg[tshift]0                                                                                                                                                             |                3 |             16 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O5[0]                                                                                                                         |                                                                                                                                                                            |                3 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__12                                                                                                                                     |                                                                                                                                                                            |                6 |             16 |
|  r_reg[tshift]0                 |                                                                                                                                                                             |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__7                                                                                                                                      |                                                                                                                                                                            |                7 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__4                                                                                                                                      |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__3                                                                                                                                      |                                                                                                                                                                            |                6 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__2                                                                                                                                      |                                                                                                                                                                            |                6 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                     |                                                                                                                                                                            |                4 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__12                                                                                                                            |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | mg2.sr1/r_reg[readdata]0                                                                                                                                                    |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__7                                                                                                                             |                                                                                                                                                                            |                9 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__4                                                                                                                             |                                                                                                                                                                            |                9 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__3                                                                                                                             |                                                                                                                                                                            |                7 |             16 |
|  clkgen0/xc7l.v/O1              | apb0/v[mcfg1][romwrite]                                                                                                                                                     | r_reg[tshift]0                                                                                                                                                             |               11 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__2                                                                                                                             |                                                                                                                                                                            |                6 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]       |                                                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i |                                                                                                                                                                            |                3 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__0                                                                                                                             |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__11                                                                                                                            |                                                                                                                                                                            |                8 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                              | dbg_hub/inst/U_ICON/U_CMD/O1[0]                                                                                                                                            |                3 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__1                                                                                                                             |                                                                                                                                                                            |                9 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1                                                                                                                                |                                                                                                                                                                            |                9 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/data_out_en                                                                                                                           |                                                                                                                                                                            |                6 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__13                                                                                                                            |                                                                                                                                                                            |                7 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__5                                                                                                                             |                                                                                                                                                                            |                4 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__6                                                                                                                             |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__8                                                                                                                             |                                                                                                                                                                            |                9 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__9                                                                                                                             |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/n_0_xsdb_reg[15]_i_1__10                                                                                                                            |                                                                                                                                                                            |                6 |             16 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                2 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1                                                                                                                                         |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__0                                                                                                                                      |                                                                                                                                                                            |                7 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__13                                                                                                                                     |                                                                                                                                                                            |                4 |             16 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][18]_i_1                                                                                                                            |                                                                                                                                                                            |                5 |             16 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/n_0_xsdb_reg[15]_i_1__5                                                                                                                                      |                                                                                                                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][18]_i_1                                                                                                                            | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][31]_i_1                                                                                                                           |                6 |             16 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                  |                3 |             17 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                6 |             17 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                6 |             17 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                6 |             18 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             |                                                                                                                                                                            |               12 |             18 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom_uart0/n_0_r[brate][17]_i_1                                                                                                                               | r_reg[tshift]0                                                                                                                                                             |                7 |             18 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                5 |             18 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom_uart0/n_0_r[scaler][17]_i_1                                                                                                                              | r_reg[tshift]0                                                                                                                                                             |                9 |             18 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[ipcrc][17]_i_1                                                                                                                                  |                                                                                                                                                                            |                9 |             18 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                  |                6 |             18 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DEN_O                                                                                                                |                                                                                                                                                                            |               13 |             19 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DEN_O                                                                                                       |                                                                                                                                                                            |                5 |             19 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[tmsto][data][15]_i_1                                                                                                                            | eth0.e1/m100.u0/ethc0/n_0_r[tmsto][data][31]_i_1                                                                                                                           |                9 |             20 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/trace_data_ack                                                                                                                                 |                                                                                                                                                                            |                5 |             20 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][tba][19]_i_1                                                                                                                   | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O68                                                                                                                            |                8 |             20 |
|  clkgen0/xc7l.v/O1              | apb0/E[0]                                                                                                                                                                   |                                                                                                                                                                            |               10 |             22 |
|  clkgen0/xc7l.v/O1              | apb0/O68[0]                                                                                                                                                                 |                                                                                                                                                                            |               12 |             22 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/v[ewr]                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |               14 |             22 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[rxbytecount][10]_i_1                                                                                                                            | r_reg[tshift]0                                                                                                                                                             |                6 |             22 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/E[0]                                                                                                                                                  |                                                                                                                                                                            |                9 |             23 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                                                                          |               16 |             24 |
|  clk_BUFG                       |                                                                                                                                                                             | r_reg[tshift]0                                                                                                                                                             |               11 |             24 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]        |                                                                                                                                                                            |                3 |             24 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                          |                                                                                                                                                                            |                3 |             24 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/mu_config_cs_shift_en[0]                                                                                                              |                                                                                                                                                                            |                5 |             25 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/mu_config_cs_shift_en[2]                                                                                                                       |                                                                                                                                                                            |                8 |             25 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/tc_config_cs_shift_en                                                                                                                          |                                                                                                                                                                            |                5 |             25 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/tc_config_cs_shift_en                                                                                                                 |                                                                                                                                                                            |                8 |             25 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/mu_config_cs_shift_en[1]                                                                                                                       |                                                                                                                                                                            |                5 |             25 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/mu_config_cs_shift_en[2]                                                                                                              |                                                                                                                                                                            |                6 |             25 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/mu_config_cs_shift_en[1]                                                                                                              |                                                                                                                                                                            |                6 |             25 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                                                                               |               20 |             28 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                6 |             28 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[waddress][22]_i_1                                                                                                         |                                                                                                                                                                            |               14 |             28 |
|  clkgen0/xc7l.v/O1              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |               11 |             28 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[rxaddr][31]_i_1                                                                                                                                 | r_reg[tshift]0                                                                                                                                                             |               19 |             30 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_r[timer][0]_i_1                                                                                                                                 | r_reg[tshift]0                                                                                                                                                             |                8 |             30 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O67[0]                                                                                                                          |                                                                                                                                                                            |               11 |             30 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg1][addr][31]_i_1                                                                                                                    |                                                                                                                                                                            |                9 |             30 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg2][addr][31]_i_1                                                                                                                    |                                                                                                                                                                            |                9 |             30 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/O60[0]                                                                                                                                              |                                                                                                                                                                            |               12 |             30 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/E[0]                                                                                                                                                |                                                                                                                                                                            |                9 |             30 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_irreg.ir[addr][31]_i_1                                                                                                                 |                                                                                                                                                                            |               20 |             30 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[txaddr][31]_i_1                                                                                                                                 | r_reg[tshift]0                                                                                                                                                             |                7 |             30 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[crc][31]_i_2                                                                                                                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[crc][31]_i_1                                                                                                                      |               12 |             31 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/ahb0/O3[0]                                                                                                                                            | r_reg[tshift]0                                                                                                                                                             |               17 |             31 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/ahb0/E[0]                                                                                                                                             | r_reg[tshift]0                                                                                                                                                             |               16 |             31 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O66                                                                                                                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O68                                                                                                                            |               17 |             31 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1                                                                                                                      |                                                                                                                                                                            |               11 |             32 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[dataout][31]_i_1                                                                                                                   |                                                                                                                                                                            |               11 |             32 |
|  n_0_bufgclk45                  | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[crc][31]_i_1__0                                                                                                                    |                                                                                                                                                                            |               11 |             32 |
|  clkgen0/xc7l.v/O1              | apb0/O110[0]                                                                                                                                                                |                                                                                                                                                                            |               11 |             32 |
|  clk_BUFG                       | apb0/O147[0]                                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |               12 |             32 |
|  clk_BUFG                       | xadc_apb_if/xadc/finish03_out                                                                                                                                               | r_reg[tshift]0                                                                                                                                                             |                8 |             32 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap/finish1                                                                                                                                                | r_reg[tshift]0                                                                                                                                                             |                8 |             32 |
|  clkgen0/xc7l.v/O1              | apb0/O111[0]                                                                                                                                                                |                                                                                                                                                                            |               11 |             32 |
|  clkgen0/xc7l.v/O1              | apb0/n_0_r[pwdata][31]_i_1                                                                                                                                                  |                                                                                                                                                                            |               12 |             32 |
|  clkgen0/xc7l.v/O1              | dcomgen.dcom0/dcom0/n_0_r[data][31]_i_1__1                                                                                                                                  |                                                                                                                                                                            |               19 |             32 |
|  clkgen0/xc7l.v/O1              | apb0/O102[0]                                                                                                                                                                |                                                                                                                                                                            |               15 |             32 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[wb][data2][31]_i_1                                                                                                        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                                                                          |               14 |             32 |
|  clkgen0/xc7l.v/O1              | apb0/O71[0]                                                                                                                                                                 | r_reg[tshift]0                                                                                                                                                             |               10 |             32 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_r[slv][hwdata][31]_i_1                                                                                                                          |                                                                                                                                                                            |               10 |             32 |
|  clkgen0/xc7l.v/O1              | leon3gen.dsugen.dsu0/x0/n_0_r[slv][hrdata][31]_i_1                                                                                                                          |                                                                                                                                                                            |               18 |             32 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[wb][data1][31]_i_1                                                                                                        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                                                                          |               16 |             32 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/n_0_r[checkdata][31]_i_1                                                                                                                              |                                                                                                                                                                            |               10 |             32 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][y][31]_i_1                                                                                                                     |                                                                                                                                                                            |               26 |             32 |
|  clkgen0/xc7l.v/O1              | gpt.timer0/n_0_r[timers][2][value][31]_i_1                                                                                                                                  |                                                                                                                                                                            |               11 |             32 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                                                                                                                            |                                                                                                                                                                            |               13 |             33 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/mu_config_cs_shift_en[0]                                                                                                                       |                                                                                                                                                                            |                8 |             33 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |               15 |             33 |
|  clk_BUFG                       |                                                                                                                                                                             | ila_leon3_0/U0/ila_core_inst/reset[0]                                                                                                                                      |               17 |             35 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | xadc_apb_if/ila_xdc0/U0/ila_core_inst/reset[0]                                                                                                                             |               16 |             35 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[read]0                                                                                                                    |                                                                                                                                                                            |               17 |             36 |
|  clkgen0/xc7l.v/O1              | ahb0/ahbi[hready]6_in                                                                                                                                                       |                                                                                                                                                                            |               22 |             42 |
|  clkgen0/xc7l.v/O1              | eth0.e1/m100.u0/ethc0/write                                                                                                                                                 |                                                                                                                                                                            |                6 |             48 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O65                                                                                                                             |                                                                                                                                                                            |               36 |             52 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap2/fir_comp/n_0_i[0]_i_1__0                                                                                                                              | r_reg[tshift]0                                                                                                                                                             |               16 |             64 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap/fir_comp/n_0_i[0]_i_1                                                                                                                                  | r_reg[tshift]0                                                                                                                                                             |               16 |             64 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/O62[0]                                                                                                                          |                                                                                                                                                                            |               29 |             66 |
|  n_0_bufgclk45                  |                                                                                                                                                                             |                                                                                                                                                                            |               46 |             82 |
|  clkgen0/xc7l.v/O1              | xadc_apb_if/ila_xdc0/U0/ila_core_inst/capture_ctrl_config_en                                                                                                                |                                                                                                                                                                            |               25 |            102 |
|  clkgen0/xc7l.v/O1              | ila_leon3_0/U0/ila_core_inst/capture_ctrl_config_en                                                                                                                         |                                                                                                                                                                            |               27 |            102 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             | r_reg[tshift]0                                                                                                                                                             |               59 |            114 |
|  clk_BUFG                       |                                                                                                                                                                             |                                                                                                                                                                            |               35 |            131 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap2/fir_comp/n_0_x_n[1][15]_i_1__0                                                                                                                        | r_reg[tshift]0                                                                                                                                                             |               96 |            368 |
|  clk_BUFG                       | xadc_apb_if/fir/wrap/fir_comp/n_0_x_n[1][15]_i_1                                                                                                                            | r_reg[tshift]0                                                                                                                                                             |               85 |            368 |
|  clkgen0/xc7l.v/O1              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O66                                                                                                                             |                                                                                                                                                                            |              296 |            677 |
|  clkgen0/xc7l.v/O1              |                                                                                                                                                                             |                                                                                                                                                                            |              838 |           2065 |
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


