INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Practical/100_day_verilog/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Practical/100_day_verilog/Full_Adder/Full_Adder.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Practical/100_day_verilog/Full_Adder/Full_Adder.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Practical/100_day_verilog/Full_Adder/Full_Adder.srcs/sim_1/new/Full_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Practical/100_day_verilog/Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
