timestamp 1619430332
version 8.0
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use inverter inverter_0 1 0 101 0 1 34
node "gnd" 41 150.004 75 8 ndc 40 36 0 0 0 0 0 0 0 0 0 0 0 0 196 106 0 0 0 0 0 0 0 0 0 0
node "or_out" 23 115.106 82 8 ndif 24 20 40 26 0 0 0 0 0 0 0 0 0 0 216 116 0 0 0 0 0 0 0 0 0 0
node "a_82_40#" 10 0 82 40 pdif 0 0 48 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 13 124.909 75 40 pdc 0 0 40 26 0 0 0 0 0 0 0 0 0 0 204 110 0 0 0 0 0 0 0 0 0 0
node "A" 177 199.594 84 28 pc 0 0 0 0 0 0 0 0 0 0 108 104 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "B" 216 228.644 71 20 pc 0 0 0 0 0 0 0 0 0 0 128 124 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "w_69_34#" 1486 642.816 69 34 nw 0 0 0 0 640 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "B" "A" 65.8277
cap "A" "or_out" 131.556
cap "w_69_34#" "B" 93.82
cap "w_69_34#" "A" 64.77
cap "w_69_34#" "vdd" 31.6296
cap "or_out" "gnd" 178.698
cap "w_69_34#" "or_out" 31.6296
fet nfet 88 8 89 9 8 12 "Gnd!" "A" 4 0 "or_out" 4 0 "gnd" 4 0
fet nfet 80 8 81 9 8 12 "Gnd!" "B" 4 0 "gnd" 4 0 "or_out" 4 0
fet pfet 88 40 89 41 16 20 "w_69_34#" "A" 4 0 "a_82_40#" 8 0 "or_out" 8 0
fet pfet 80 40 81 41 16 20 "w_69_34#" "B" 4 0 "vdd" 8 0 "a_82_40#" 8 0
cap "inverter_0/w_0_0#" "vdd" 8.88178e-16
merge "inverter_0/INP" "or_out" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/w_0_0#" "w_69_34#" -1.13687e-13 0 0 0 0 0 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/gnd" "gnd" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/vdd" "vdd" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
