
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'duazel' on host 'Duazel-portable' (Linux_x86_64 version 4.15.0-24-generic) on Fri Jul 06 10:26:12 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 18.04 LTS
INFO: [HLS 200-10] In directory '/home/duazel/Documents/stage3IF/operateur_Vivado/multFloat2'
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/operateur_Vivado/multFloat2/fir_prj'.
INFO: [HLS 200-10] Adding design file 'multFloat2.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'top_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/operateur_Vivado/multFloat2/fir_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
4
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [Common 17-206] Exiting vivado_hls at Fri Jul  6 10:26:12 2018...
