module top_module(
	output out);

  always @(posedge clk) begin
    out <= 0;
  end

endmodule
