0.6
2019.1
May 24 2019
14:51:52
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1761217753,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,1761217311,vhdl,,,,design_1_axi_uartlite_0_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,1761217311,verilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_clk_wiz_1_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,1761217311,verilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,,design_1_clk_wiz_1_0_clk_wiz,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,1761217311,vhdl,,,,design_1_dlmb_bram_if_cntlr_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,1761217311,vhdl,,,,design_1_dlmb_v10_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,1761217311,vhdl,,,,design_1_ilmb_bram_if_cntlr_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,1761217311,vhdl,,,,design_1_ilmb_v10_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,1761217311,verilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,,design_1_lmb_bram_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,1761217311,vhdl,,,,design_1_microblaze_0_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_reset_inv_0_0/sim/design_1_reset_inv_0_0.v,1761217311,verilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_reset_inv_0_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,1761217311,vhdl,,,,design_1_rst_clk_wiz_1_100m_0,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1761217311,verilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_reset_inv_0_0/sim/design_1_reset_inv_0_0.v,,design_1_xbar_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1761797586,verilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1;design_1_microblaze_0_axi_periph_0;m00_couplers_imp_8RVYHO;m01_couplers_imp_1UTB3Y5;microblaze_0_local_memory_imp_1K0VQXK;s00_couplers_imp_1RZP34U,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1761217311,verilog,,,,glbl,,,,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/agent.sv,1761224851,systemVerilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/driver.sv,,agent,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/dev_tb.v,1761226294,verilog,,,,dev_tb,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/driver.sv,1761220750,systemVerilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/monitor.sv,,driver,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/monitor.sv,1761221285,systemVerilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/scoreboard.sv,,monitor,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/scoreboard.sv,1761223739,systemVerilog,,/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/sequencer.sv,,scoreboard,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sim_1/new/sequencer.sv,1761224813,systemVerilog,,,,sequencer,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
/home/butvinm/Dev/ITMO/soc/lab2/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1761217752,verilog,,,,design_1_wrapper,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
