// Seed: 1292335447
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  type_0 id_3 (
      .id_0 (id_2),
      .id_1 (1),
      .id_2 (id_1 - id_1),
      .id_3 (id_1),
      .id_4 (1),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (1),
      .id_9 (1'h0),
      .id_10(id_0)
  );
  logic id_4;
  assign id_4 = 1;
endmodule
