$comment
	File created using the following command:
		vcd file ALUAND.msim.vcd -direction
$end
$date
	Fri Oct 09 09:47:18 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALUAND_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var wire 1 ) S0 $end
$var wire 1 * S1 $end
$var wire 1 + S2 $end
$var wire 1 , S3 $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 A0~combout $end
$var wire 1 5 B0~combout $end
$var wire 1 6 inst~combout $end
$var wire 1 7 B1~combout $end
$var wire 1 8 A1~combout $end
$var wire 1 9 inst1~combout $end
$var wire 1 : A2~combout $end
$var wire 1 ; B2~combout $end
$var wire 1 < inst2~combout $end
$var wire 1 = A3~combout $end
$var wire 1 > B3~combout $end
$var wire 1 ? inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
$end
#30000
1!
1"
1#
1$
1%
1&
1'
1(
14
18
1:
1=
15
17
1;
1>
0-
16
19
1<
1?
1)
1*
1+
1,
#160000
0!
0"
0#
0$
0%
0&
0'
0(
04
08
0:
0=
05
07
0;
0>
1-
06
09
0<
0?
0)
0*
0+
0,
#280000
1!
1"
1%
1&
14
18
15
17
0-
16
19
1)
1*
#320000
0!
0"
0%
0&
04
08
05
07
1-
06
09
0)
0*
#410000
1#
1$
1:
1=
0-
#450000
0#
0$
0:
0=
1-
#500000
1'
1&
1;
17
0-
#540000
0'
0&
0;
07
1-
#640000
1"
1%
1#
1$
1'
1&
18
15
1:
1=
1;
17
0-
19
1<
1*
1+
#660000
0"
0%
0#
0$
0'
0&
08
05
0:
0=
0;
07
1-
09
0<
0*
0+
#1000000
