INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/bcd_to_7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/VivadoLabs/digital_clock/digital_clock/digital_clock.srcs/sim_1/new/digital_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock_tb
