
./debug/main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  0000081c  000008b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000081c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000225  00800118  00800118  000008c8  2**0
                  ALLOC
  3 .comment      00000012  00000000  00000000  000008c8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000008dc  2**2
                  CONTENTS, READONLY, OCTETS
  5 .debug_aranges 000000a0  00000000  00000000  0000091c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_info   00000d74  00000000  00000000  000009bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 00000a92  00000000  00000000  00001730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_line   00000699  00000000  00000000  000021c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_frame  00000200  00000000  00000000  0000285c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_str    00007cfd  00000000  00000000  00002a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_line_str 00000153  00000000  00000000  0000a759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  00002c13  00000000  00000000  0000a8ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000074  00000000  00000000  0000d4bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <__vectors>:
   0:	2d c0       	rjmp	.+90     	; 0x5c <__ctors_end>
   2:	00 00       	nop
   4:	46 c0       	rjmp	.+140    	; 0x92 <__bad_interrupt>
   6:	00 00       	nop
   8:	44 c0       	rjmp	.+136    	; 0x92 <__bad_interrupt>
   a:	00 00       	nop
   c:	42 c0       	rjmp	.+132    	; 0x92 <__bad_interrupt>
   e:	00 00       	nop
  10:	40 c0       	rjmp	.+128    	; 0x92 <__bad_interrupt>
  12:	00 00       	nop
  14:	3e c0       	rjmp	.+124    	; 0x92 <__bad_interrupt>
  16:	00 00       	nop
  18:	3c c0       	rjmp	.+120    	; 0x92 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	3a c0       	rjmp	.+116    	; 0x92 <__bad_interrupt>
  1e:	00 00       	nop
  20:	38 c0       	rjmp	.+112    	; 0x92 <__bad_interrupt>
  22:	00 00       	nop
  24:	36 c0       	rjmp	.+108    	; 0x92 <__bad_interrupt>
  26:	00 00       	nop
  28:	34 c0       	rjmp	.+104    	; 0x92 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	32 c0       	rjmp	.+100    	; 0x92 <__bad_interrupt>
  2e:	00 00       	nop
  30:	30 c0       	rjmp	.+96     	; 0x92 <__bad_interrupt>
  32:	00 00       	nop
  34:	2e c0       	rjmp	.+92     	; 0x92 <__bad_interrupt>
  36:	00 00       	nop
  38:	2c c0       	rjmp	.+88     	; 0x92 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	2a c0       	rjmp	.+84     	; 0x92 <__bad_interrupt>
  3e:	00 00       	nop
  40:	28 c0       	rjmp	.+80     	; 0x92 <__bad_interrupt>
  42:	00 00       	nop
  44:	26 c0       	rjmp	.+76     	; 0x92 <__bad_interrupt>
  46:	00 00       	nop
  48:	24 c0       	rjmp	.+72     	; 0x92 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	22 c0       	rjmp	.+68     	; 0x92 <__bad_interrupt>
  4e:	00 00       	nop
  50:	20 c0       	rjmp	.+64     	; 0x92 <__bad_interrupt>
  52:	00 00       	nop
  54:	1e c0       	rjmp	.+60     	; 0x92 <__bad_interrupt>
  56:	00 00       	nop
  58:	1c c0       	rjmp	.+56     	; 0x92 <__bad_interrupt>
	...

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63

00000060 <__init_sp>:
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1

0000006a <.Loc.1>:
  6a:	a0 e0       	ldi	r26, 0x00	; 0

0000006c <.Loc.2>:
  6c:	b1 e0       	ldi	r27, 0x01	; 1

0000006e <.Loc.3>:
  6e:	ec e1       	ldi	r30, 0x1C	; 28

00000070 <.Loc.4>:
  70:	f8 e0       	ldi	r31, 0x08	; 8

00000072 <.Loc.5>:
  72:	02 c0       	rjmp	.+4      	; 0x78 <.L__do_copy_data_start>

00000074 <.L__do_copy_data_loop>:
  74:	05 90       	lpm	r0, Z+

00000076 <.Loc.7>:
  76:	0d 92       	st	X+, r0

00000078 <.L__do_copy_data_start>:
  78:	a8 31       	cpi	r26, 0x18	; 24

0000007a <.Loc.9>:
  7a:	b1 07       	cpc	r27, r17

0000007c <.Loc.10>:
  7c:	d9 f7       	brne	.-10     	; 0x74 <.L__do_copy_data_loop>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3

00000080 <.Loc.1>:
  80:	a8 e1       	ldi	r26, 0x18	; 24

00000082 <.Loc.2>:
  82:	b1 e0       	ldi	r27, 0x01	; 1

00000084 <.Loc.3>:
  84:	01 c0       	rjmp	.+2      	; 0x88 <.Loc.5>

00000086 <.Loc.4>:
  86:	1d 92       	st	X+, r1

00000088 <.Loc.5>:
  88:	ad 33       	cpi	r26, 0x3D	; 61

0000008a <.Loc.6>:
  8a:	b2 07       	cpc	r27, r18

0000008c <.Loc.7>:
  8c:	e1 f7       	brne	.-8      	; 0x86 <.Loc.4>

0000008e <__call_main>:
  8e:	e9 d1       	rcall	.+978    	; 0x462 <main>
  90:	c3 c3       	rjmp	.+1926   	; 0x818 <_exit>

00000092 <__bad_interrupt>:
  92:	b6 cf       	rjmp	.-148    	; 0x0 <__vectors>

00000094 <writeChar>:
    0x1F41, // '6'
    0x0111, // '7'
    0x0F51, // '8'
    0x1B51, // '9'
};
void writeChar(int ch, int pos){
  94:	cf 93       	push	r28
  96:	df 93       	push	r29
  98:	cd b7       	in	r28, 0x3d	; 61
  9a:	de b7       	in	r29, 0x3e	; 62
  9c:	2b 97       	sbiw	r28, 0x0b	; 11
  9e:	0f b6       	in	r0, 0x3f	; 63
  a0:	f8 94       	cli
  a2:	de bf       	out	0x3e, r29	; 62
  a4:	0f be       	out	0x3f, r0	; 63
  a6:	cd bf       	out	0x3d, r28	; 61
  a8:	99 87       	std	Y+9, r25	; 0x09
  aa:	88 87       	std	Y+8, r24	; 0x08
  ac:	7b 87       	std	Y+11, r23	; 0x0b
  ae:	6a 87       	std	Y+10, r22	; 0x0a

000000b0 <.Loc.1>:
    /* Check pos and ch value is within allowed interval */
    if (pos < 0 || pos > 5){
  b0:	8a 85       	ldd	r24, Y+10	; 0x0a
  b2:	9b 85       	ldd	r25, Y+11	; 0x0b
  b4:	00 97       	sbiw	r24, 0x00	; 0
  b6:	0c f4       	brge	.+2      	; 0xba <.Loc.2>

000000b8 <L0^A>:
  b8:	a5 c0       	rjmp	.+330    	; 0x204 <.L17>

000000ba <.Loc.2>:
  ba:	8a 85       	ldd	r24, Y+10	; 0x0a
  bc:	9b 85       	ldd	r25, Y+11	; 0x0b
  be:	86 30       	cpi	r24, 0x06	; 6
  c0:	91 05       	cpc	r25, r1
  c2:	0c f0       	brlt	.+2      	; 0xc6 <.Loc.3>

000000c4 <L0^A>:
  c4:	9f c0       	rjmp	.+318    	; 0x204 <.L17>

000000c6 <.Loc.3>:
        return;
    }
    if (ch < 0 || ch > 9) {
  c6:	88 85       	ldd	r24, Y+8	; 0x08
  c8:	99 85       	ldd	r25, Y+9	; 0x09
  ca:	00 97       	sbiw	r24, 0x00	; 0
  cc:	0c f4       	brge	.+2      	; 0xd0 <.Loc.4>

000000ce <L0^A>:
  ce:	9c c0       	rjmp	.+312    	; 0x208 <.L18>

000000d0 <.Loc.4>:
  d0:	88 85       	ldd	r24, Y+8	; 0x08
  d2:	99 85       	ldd	r25, Y+9	; 0x09
  d4:	8a 30       	cpi	r24, 0x0A	; 10
  d6:	91 05       	cpc	r25, r1
  d8:	0c f0       	brlt	.+2      	; 0xdc <.Loc.5>

000000da <L0^A>:
  da:	96 c0       	rjmp	.+300    	; 0x208 <.L18>

000000dc <.Loc.5>:
        return;
    }
     
    uint16_t seg = lcdscc[ch];
  dc:	88 85       	ldd	r24, Y+8	; 0x08
  de:	99 85       	ldd	r25, Y+9	; 0x09
  e0:	88 0f       	add	r24, r24
  e2:	99 1f       	adc	r25, r25
  e4:	8c 5f       	subi	r24, 0xFC	; 252
  e6:	9e 4f       	sbci	r25, 0xFE	; 254
  e8:	fc 01       	movw	r30, r24
  ea:	80 81       	ld	r24, Z
  ec:	91 81       	ldd	r25, Z+1	; 0x01
  ee:	9a 83       	std	Y+2, r25	; 0x02
  f0:	89 83       	std	Y+1, r24	; 0x01

000000f2 <.Loc.6>:
    volatile uint8_t *base_reg;

    // Depending on what position we want to write on,
    // a switch case on pos is used to determine the right registry
    switch (pos) {
  f2:	8a 85       	ldd	r24, Y+10	; 0x0a
  f4:	9b 85       	ldd	r25, Y+11	; 0x0b
  f6:	85 30       	cpi	r24, 0x05	; 5
  f8:	91 05       	cpc	r25, r1
  fa:	09 f4       	brne	.+2      	; 0xfe <.Lname43+0x1>

000000fc <L0^A>:
  fc:	47 c0       	rjmp	.+142    	; 0x18c <.L7>
  fe:	8a 85       	ldd	r24, Y+10	; 0x0a
 100:	9b 85       	ldd	r25, Y+11	; 0x0b
 102:	86 30       	cpi	r24, 0x06	; 6
 104:	91 05       	cpc	r25, r1
 106:	0c f0       	brlt	.+2      	; 0x10a <L0^A+0x2>

00000108 <L0^A>:
 108:	46 c0       	rjmp	.+140    	; 0x196 <.L8>
 10a:	8a 85       	ldd	r24, Y+10	; 0x0a
 10c:	9b 85       	ldd	r25, Y+11	; 0x0b
 10e:	84 30       	cpi	r24, 0x04	; 4
 110:	91 05       	cpc	r25, r1
 112:	b9 f1       	breq	.+110    	; 0x182 <.L9>
 114:	8a 85       	ldd	r24, Y+10	; 0x0a
 116:	9b 85       	ldd	r25, Y+11	; 0x0b
 118:	85 30       	cpi	r24, 0x05	; 5
 11a:	91 05       	cpc	r25, r1
 11c:	e4 f5       	brge	.+120    	; 0x196 <.L8>
 11e:	8a 85       	ldd	r24, Y+10	; 0x0a
 120:	9b 85       	ldd	r25, Y+11	; 0x0b
 122:	83 30       	cpi	r24, 0x03	; 3
 124:	91 05       	cpc	r25, r1
 126:	41 f1       	breq	.+80     	; 0x178 <.L10>
 128:	8a 85       	ldd	r24, Y+10	; 0x0a
 12a:	9b 85       	ldd	r25, Y+11	; 0x0b
 12c:	84 30       	cpi	r24, 0x04	; 4
 12e:	91 05       	cpc	r25, r1
 130:	94 f5       	brge	.+100    	; 0x196 <.L8>
 132:	8a 85       	ldd	r24, Y+10	; 0x0a
 134:	9b 85       	ldd	r25, Y+11	; 0x0b
 136:	82 30       	cpi	r24, 0x02	; 2
 138:	91 05       	cpc	r25, r1
 13a:	c9 f0       	breq	.+50     	; 0x16e <.L11>
 13c:	8a 85       	ldd	r24, Y+10	; 0x0a
 13e:	9b 85       	ldd	r25, Y+11	; 0x0b
 140:	83 30       	cpi	r24, 0x03	; 3
 142:	91 05       	cpc	r25, r1
 144:	44 f5       	brge	.+80     	; 0x196 <.L8>
 146:	8a 85       	ldd	r24, Y+10	; 0x0a
 148:	9b 85       	ldd	r25, Y+11	; 0x0b
 14a:	00 97       	sbiw	r24, 0x00	; 0
 14c:	31 f0       	breq	.+12     	; 0x15a <.L12>
 14e:	8a 85       	ldd	r24, Y+10	; 0x0a
 150:	9b 85       	ldd	r25, Y+11	; 0x0b
 152:	81 30       	cpi	r24, 0x01	; 1
 154:	91 05       	cpc	r25, r1
 156:	31 f0       	breq	.+12     	; 0x164 <.L13>
 158:	1e c0       	rjmp	.+60     	; 0x196 <.L8>

0000015a <.L12>:
        case 0: base_reg = &LCDDR0; break;
 15a:	8c ee       	ldi	r24, 0xEC	; 236
 15c:	90 e0       	ldi	r25, 0x00	; 0
 15e:	9c 83       	std	Y+4, r25	; 0x04
 160:	8b 83       	std	Y+3, r24	; 0x03

00000162 <.Loc.8>:
 162:	19 c0       	rjmp	.+50     	; 0x196 <.L8>

00000164 <.L13>:
        case 1: base_reg = &LCDDR0; break;
 164:	8c ee       	ldi	r24, 0xEC	; 236
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	9c 83       	std	Y+4, r25	; 0x04
 16a:	8b 83       	std	Y+3, r24	; 0x03

0000016c <.Loc.10>:
 16c:	14 c0       	rjmp	.+40     	; 0x196 <.L8>

0000016e <.L11>:
        case 2: base_reg = &LCDDR1; break;
 16e:	8d ee       	ldi	r24, 0xED	; 237
 170:	90 e0       	ldi	r25, 0x00	; 0
 172:	9c 83       	std	Y+4, r25	; 0x04
 174:	8b 83       	std	Y+3, r24	; 0x03

00000176 <.Loc.12>:
 176:	0f c0       	rjmp	.+30     	; 0x196 <.L8>

00000178 <.L10>:
        case 3: base_reg = &LCDDR1; break;
 178:	8d ee       	ldi	r24, 0xED	; 237
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	9c 83       	std	Y+4, r25	; 0x04
 17e:	8b 83       	std	Y+3, r24	; 0x03

00000180 <.Loc.14>:
 180:	0a c0       	rjmp	.+20     	; 0x196 <.L8>

00000182 <.L9>:
        case 4: base_reg = &LCDDR2; break;
 182:	8e ee       	ldi	r24, 0xEE	; 238
 184:	90 e0       	ldi	r25, 0x00	; 0
 186:	9c 83       	std	Y+4, r25	; 0x04
 188:	8b 83       	std	Y+3, r24	; 0x03

0000018a <.Loc.16>:
 18a:	05 c0       	rjmp	.+10     	; 0x196 <.L8>

0000018c <.L7>:
        case 5: base_reg = &LCDDR2; break;
 18c:	8e ee       	ldi	r24, 0xEE	; 238
 18e:	90 e0       	ldi	r25, 0x00	; 0
 190:	9c 83       	std	Y+4, r25	; 0x04
 192:	8b 83       	std	Y+3, r24	; 0x03

00000194 <.Loc.18>:
	...

00000196 <.L8>:
    }
    for (int i = 0; i < 4; i++) {
 196:	1e 82       	std	Y+6, r1	; 0x06
 198:	1d 82       	std	Y+5, r1	; 0x05

0000019a <.Loc.20>:
 19a:	2e c0       	rjmp	.+92     	; 0x1f8 <.L14>

0000019c <.L16>:
        uint8_t nibble = seg & 0x0F;                      // Get the lowest 4 bits
 19c:	89 81       	ldd	r24, Y+1	; 0x01

0000019e <.Loc.22>:
 19e:	8f 70       	andi	r24, 0x0F	; 15
 1a0:	8f 83       	std	Y+7, r24	; 0x07

000001a2 <.Loc.23>:
        updateReg(base_reg + (i * 5), (pos % 2), nibble); // Jump by 5 each time
 1a2:	8a 85       	ldd	r24, Y+10	; 0x0a
 1a4:	9b 85       	ldd	r25, Y+11	; 0x0b
 1a6:	81 70       	andi	r24, 0x01	; 1
 1a8:	90 78       	andi	r25, 0x80	; 128
 1aa:	00 97       	sbiw	r24, 0x00	; 0
 1ac:	24 f4       	brge	.+8      	; 0x1b6 <.L15>
 1ae:	01 97       	sbiw	r24, 0x01	; 1
 1b0:	8e 6f       	ori	r24, 0xFE	; 254
 1b2:	9f 6f       	ori	r25, 0xFF	; 255
 1b4:	01 96       	adiw	r24, 0x01	; 1

000001b6 <.L15>:
 1b6:	58 2f       	mov	r21, r24

000001b8 <.Loc.25>:
 1b8:	2d 81       	ldd	r18, Y+5	; 0x05
 1ba:	3e 81       	ldd	r19, Y+6	; 0x06
 1bc:	c9 01       	movw	r24, r18
 1be:	88 0f       	add	r24, r24
 1c0:	99 1f       	adc	r25, r25
 1c2:	88 0f       	add	r24, r24
 1c4:	99 1f       	adc	r25, r25
 1c6:	82 0f       	add	r24, r18
 1c8:	93 1f       	adc	r25, r19
 1ca:	9c 01       	movw	r18, r24

000001cc <.Loc.26>:
 1cc:	8b 81       	ldd	r24, Y+3	; 0x03
 1ce:	9c 81       	ldd	r25, Y+4	; 0x04
 1d0:	82 0f       	add	r24, r18
 1d2:	93 1f       	adc	r25, r19
 1d4:	4f 81       	ldd	r20, Y+7	; 0x07
 1d6:	65 2f       	mov	r22, r21
 1d8:	21 d0       	rcall	.+66     	; 0x21c <updateReg>

000001da <.Loc.27>:
        seg = seg >> 4;                                   // Shift to the next nibble
 1da:	89 81       	ldd	r24, Y+1	; 0x01
 1dc:	9a 81       	ldd	r25, Y+2	; 0x02
 1de:	92 95       	swap	r25
 1e0:	82 95       	swap	r24
 1e2:	8f 70       	andi	r24, 0x0F	; 15
 1e4:	89 27       	eor	r24, r25
 1e6:	9f 70       	andi	r25, 0x0F	; 15
 1e8:	89 27       	eor	r24, r25
 1ea:	9a 83       	std	Y+2, r25	; 0x02
 1ec:	89 83       	std	Y+1, r24	; 0x01

000001ee <.LBE3>:
    for (int i = 0; i < 4; i++) {
 1ee:	8d 81       	ldd	r24, Y+5	; 0x05
 1f0:	9e 81       	ldd	r25, Y+6	; 0x06
 1f2:	01 96       	adiw	r24, 0x01	; 1
 1f4:	9e 83       	std	Y+6, r25	; 0x06
 1f6:	8d 83       	std	Y+5, r24	; 0x05

000001f8 <.L14>:
 1f8:	8d 81       	ldd	r24, Y+5	; 0x05
 1fa:	9e 81       	ldd	r25, Y+6	; 0x06
 1fc:	84 30       	cpi	r24, 0x04	; 4
 1fe:	91 05       	cpc	r25, r1
 200:	6c f2       	brlt	.-102    	; 0x19c <.L16>
 202:	03 c0       	rjmp	.+6      	; 0x20a <.L1>

00000204 <.L17>:
        return;
 204:	00 00       	nop
 206:	01 c0       	rjmp	.+2      	; 0x20a <.L1>

00000208 <.L18>:
	...

0000020a <.L1>:
    }
}
 20a:	2b 96       	adiw	r28, 0x0b	; 11
 20c:	0f b6       	in	r0, 0x3f	; 63
 20e:	f8 94       	cli
 210:	de bf       	out	0x3e, r29	; 62
 212:	0f be       	out	0x3f, r0	; 63
 214:	cd bf       	out	0x3d, r28	; 61
 216:	df 91       	pop	r29
 218:	cf 91       	pop	r28
 21a:	08 95       	ret

0000021c <updateReg>:

void updateReg(volatile uint8_t *reg, uint8_t high, uint8_t value) {
 21c:	cf 93       	push	r28
 21e:	df 93       	push	r29
 220:	00 d0       	rcall	.+0      	; 0x222 <L0^A>

00000222 <L0^A>:
 222:	00 d0       	rcall	.+0      	; 0x224 <L0^A>

00000224 <L0^A>:
 224:	cd b7       	in	r28, 0x3d	; 61
 226:	de b7       	in	r29, 0x3e	; 62
 228:	9a 83       	std	Y+2, r25	; 0x02
 22a:	89 83       	std	Y+1, r24	; 0x01
 22c:	6b 83       	std	Y+3, r22	; 0x03
 22e:	4c 83       	std	Y+4, r20	; 0x04

00000230 <.Loc.34>:
    if (high) {
 230:	8b 81       	ldd	r24, Y+3	; 0x03
 232:	81 15       	cp	r24, r1
 234:	c9 f0       	breq	.+50     	; 0x268 <.L20>

00000236 <.Loc.35>:
        *reg &= 0x0F;          // clear upper nibble
 236:	89 81       	ldd	r24, Y+1	; 0x01
 238:	9a 81       	ldd	r25, Y+2	; 0x02
 23a:	fc 01       	movw	r30, r24
 23c:	80 81       	ld	r24, Z
 23e:	28 2f       	mov	r18, r24
 240:	2f 70       	andi	r18, 0x0F	; 15
 242:	89 81       	ldd	r24, Y+1	; 0x01
 244:	9a 81       	ldd	r25, Y+2	; 0x02
 246:	fc 01       	movw	r30, r24
 248:	20 83       	st	Z, r18

0000024a <.Loc.36>:
        *reg |= value << 4;    // write digit
 24a:	89 81       	ldd	r24, Y+1	; 0x01
 24c:	9a 81       	ldd	r25, Y+2	; 0x02
 24e:	fc 01       	movw	r30, r24
 250:	80 81       	ld	r24, Z
 252:	98 2f       	mov	r25, r24

00000254 <.Loc.37>:
 254:	8c 81       	ldd	r24, Y+4	; 0x04
 256:	82 95       	swap	r24
 258:	80 7f       	andi	r24, 0xF0	; 240
 25a:	89 2b       	or	r24, r25
 25c:	28 2f       	mov	r18, r24
 25e:	89 81       	ldd	r24, Y+1	; 0x01
 260:	9a 81       	ldd	r25, Y+2	; 0x02
 262:	fc 01       	movw	r30, r24
 264:	20 83       	st	Z, r18

00000266 <.Loc.38>:
    } else {
        *reg &= 0xF0;          // clear lower nibble
        *reg |= value;
    }
}
 266:	15 c0       	rjmp	.+42     	; 0x292 <.L22>

00000268 <.L20>:
        *reg &= 0xF0;          // clear lower nibble
 268:	89 81       	ldd	r24, Y+1	; 0x01
 26a:	9a 81       	ldd	r25, Y+2	; 0x02
 26c:	fc 01       	movw	r30, r24
 26e:	80 81       	ld	r24, Z
 270:	28 2f       	mov	r18, r24
 272:	20 7f       	andi	r18, 0xF0	; 240
 274:	89 81       	ldd	r24, Y+1	; 0x01
 276:	9a 81       	ldd	r25, Y+2	; 0x02
 278:	fc 01       	movw	r30, r24
 27a:	20 83       	st	Z, r18

0000027c <.Loc.40>:
        *reg |= value;
 27c:	89 81       	ldd	r24, Y+1	; 0x01
 27e:	9a 81       	ldd	r25, Y+2	; 0x02
 280:	fc 01       	movw	r30, r24
 282:	90 81       	ld	r25, Z

00000284 <.Loc.41>:
 284:	8c 81       	ldd	r24, Y+4	; 0x04
 286:	29 2f       	mov	r18, r25
 288:	28 2b       	or	r18, r24
 28a:	89 81       	ldd	r24, Y+1	; 0x01
 28c:	9a 81       	ldd	r25, Y+2	; 0x02
 28e:	fc 01       	movw	r30, r24
 290:	20 83       	st	Z, r18

00000292 <.L22>:
}
 292:	00 00       	nop
 294:	0f 90       	pop	r0
 296:	0f 90       	pop	r0
 298:	0f 90       	pop	r0
 29a:	0f 90       	pop	r0
 29c:	df 91       	pop	r29
 29e:	cf 91       	pop	r28
 2a0:	08 95       	ret

000002a2 <is_prime>:

// Return true if prime, else false
bool is_prime(long i){
 2a2:	0f 93       	push	r16
 2a4:	1f 93       	push	r17
 2a6:	cf 93       	push	r28
 2a8:	df 93       	push	r29
 2aa:	cd b7       	in	r28, 0x3d	; 61
 2ac:	de b7       	in	r29, 0x3e	; 62
 2ae:	28 97       	sbiw	r28, 0x08	; 8
 2b0:	0f b6       	in	r0, 0x3f	; 63
 2b2:	f8 94       	cli
 2b4:	de bf       	out	0x3e, r29	; 62
 2b6:	0f be       	out	0x3f, r0	; 63
 2b8:	cd bf       	out	0x3d, r28	; 61
 2ba:	6d 83       	std	Y+5, r22	; 0x05
 2bc:	7e 83       	std	Y+6, r23	; 0x06
 2be:	8f 83       	std	Y+7, r24	; 0x07
 2c0:	98 87       	std	Y+8, r25	; 0x08

000002c2 <.LBB4>:
    for(long n=2; n<i; n++){
 2c2:	82 e0       	ldi	r24, 0x02	; 2
 2c4:	90 e0       	ldi	r25, 0x00	; 0
 2c6:	a0 e0       	ldi	r26, 0x00	; 0
 2c8:	b0 e0       	ldi	r27, 0x00	; 0
 2ca:	89 83       	std	Y+1, r24	; 0x01
 2cc:	9a 83       	std	Y+2, r25	; 0x02
 2ce:	ab 83       	std	Y+3, r26	; 0x03
 2d0:	bc 83       	std	Y+4, r27	; 0x04

000002d2 <.Loc.45>:
 2d2:	20 c0       	rjmp	.+64     	; 0x314 <.L24>

000002d4 <.L27>:
        if(i % n == 0){
 2d4:	8d 81       	ldd	r24, Y+5	; 0x05
 2d6:	9e 81       	ldd	r25, Y+6	; 0x06
 2d8:	af 81       	ldd	r26, Y+7	; 0x07
 2da:	b8 85       	ldd	r27, Y+8	; 0x08
 2dc:	09 81       	ldd	r16, Y+1	; 0x01
 2de:	1a 81       	ldd	r17, Y+2	; 0x02
 2e0:	2b 81       	ldd	r18, Y+3	; 0x03
 2e2:	3c 81       	ldd	r19, Y+4	; 0x04
 2e4:	bc 01       	movw	r22, r24
 2e6:	cd 01       	movw	r24, r26
 2e8:	a9 01       	movw	r20, r18
 2ea:	98 01       	movw	r18, r16
 2ec:	16 d2       	rcall	.+1068   	; 0x71a <__divmodsi4>
 2ee:	dc 01       	movw	r26, r24
 2f0:	cb 01       	movw	r24, r22

000002f2 <.Loc.47>:
 2f2:	00 97       	sbiw	r24, 0x00	; 0
 2f4:	a1 05       	cpc	r26, r1
 2f6:	b1 05       	cpc	r27, r1
 2f8:	11 f4       	brne	.+4      	; 0x2fe <.L25>

000002fa <.Loc.48>:
            return false;
 2fa:	80 e0       	ldi	r24, 0x00	; 0
 2fc:	19 c0       	rjmp	.+50     	; 0x330 <.L26>

000002fe <.L25>:
    for(long n=2; n<i; n++){
 2fe:	89 81       	ldd	r24, Y+1	; 0x01
 300:	9a 81       	ldd	r25, Y+2	; 0x02
 302:	ab 81       	ldd	r26, Y+3	; 0x03
 304:	bc 81       	ldd	r27, Y+4	; 0x04
 306:	01 96       	adiw	r24, 0x01	; 1
 308:	a1 1d       	adc	r26, r1
 30a:	b1 1d       	adc	r27, r1
 30c:	89 83       	std	Y+1, r24	; 0x01
 30e:	9a 83       	std	Y+2, r25	; 0x02
 310:	ab 83       	std	Y+3, r26	; 0x03
 312:	bc 83       	std	Y+4, r27	; 0x04

00000314 <.L24>:
 314:	49 81       	ldd	r20, Y+1	; 0x01
 316:	5a 81       	ldd	r21, Y+2	; 0x02
 318:	6b 81       	ldd	r22, Y+3	; 0x03
 31a:	7c 81       	ldd	r23, Y+4	; 0x04
 31c:	8d 81       	ldd	r24, Y+5	; 0x05
 31e:	9e 81       	ldd	r25, Y+6	; 0x06
 320:	af 81       	ldd	r26, Y+7	; 0x07
 322:	b8 85       	ldd	r27, Y+8	; 0x08
 324:	48 17       	cp	r20, r24
 326:	59 07       	cpc	r21, r25
 328:	6a 07       	cpc	r22, r26
 32a:	7b 07       	cpc	r23, r27
 32c:	9c f2       	brlt	.-90     	; 0x2d4 <.L27>

0000032e <.LBE4>:
        }
    }
    return true;
 32e:	81 e0       	ldi	r24, 0x01	; 1

00000330 <.L26>:
}
 330:	28 96       	adiw	r28, 0x08	; 8
 332:	0f b6       	in	r0, 0x3f	; 63
 334:	f8 94       	cli
 336:	de bf       	out	0x3e, r29	; 62
 338:	0f be       	out	0x3f, r0	; 63
 33a:	cd bf       	out	0x3d, r28	; 61
 33c:	df 91       	pop	r29
 33e:	cf 91       	pop	r28
 340:	1f 91       	pop	r17
 342:	0f 91       	pop	r16
 344:	08 95       	ret

00000346 <printAt>:

void printAt(long num, int pos) {
 346:	0f 93       	push	r16
 348:	1f 93       	push	r17
 34a:	cf 93       	push	r28
 34c:	df 93       	push	r29
 34e:	cd b7       	in	r28, 0x3d	; 61
 350:	de b7       	in	r29, 0x3e	; 62
 352:	28 97       	sbiw	r28, 0x08	; 8
 354:	0f b6       	in	r0, 0x3f	; 63
 356:	f8 94       	cli
 358:	de bf       	out	0x3e, r29	; 62
 35a:	0f be       	out	0x3f, r0	; 63
 35c:	cd bf       	out	0x3d, r28	; 61
 35e:	6b 83       	std	Y+3, r22	; 0x03
 360:	7c 83       	std	Y+4, r23	; 0x04
 362:	8d 83       	std	Y+5, r24	; 0x05
 364:	9e 83       	std	Y+6, r25	; 0x06
 366:	58 87       	std	Y+8, r21	; 0x08
 368:	4f 83       	std	Y+7, r20	; 0x07

0000036a <.Loc.54>:
    int pp = pos;
 36a:	8f 81       	ldd	r24, Y+7	; 0x07
 36c:	98 85       	ldd	r25, Y+8	; 0x08
 36e:	9a 83       	std	Y+2, r25	; 0x02
 370:	89 83       	std	Y+1, r24	; 0x01

00000372 <.Loc.55>:
    writeChar( (num % 100) / 10 + '0', pp);
 372:	8b 81       	ldd	r24, Y+3	; 0x03
 374:	9c 81       	ldd	r25, Y+4	; 0x04
 376:	ad 81       	ldd	r26, Y+5	; 0x05
 378:	be 81       	ldd	r27, Y+6	; 0x06
 37a:	04 e6       	ldi	r16, 0x64	; 100
 37c:	10 e0       	ldi	r17, 0x00	; 0
 37e:	20 e0       	ldi	r18, 0x00	; 0
 380:	30 e0       	ldi	r19, 0x00	; 0
 382:	bc 01       	movw	r22, r24
 384:	cd 01       	movw	r24, r26
 386:	a9 01       	movw	r20, r18
 388:	98 01       	movw	r18, r16
 38a:	c7 d1       	rcall	.+910    	; 0x71a <__divmodsi4>
 38c:	dc 01       	movw	r26, r24
 38e:	cb 01       	movw	r24, r22

00000390 <.Loc.56>:
 390:	0a e0       	ldi	r16, 0x0A	; 10
 392:	10 e0       	ldi	r17, 0x00	; 0
 394:	20 e0       	ldi	r18, 0x00	; 0
 396:	30 e0       	ldi	r19, 0x00	; 0
 398:	bc 01       	movw	r22, r24
 39a:	cd 01       	movw	r24, r26
 39c:	a9 01       	movw	r20, r18
 39e:	98 01       	movw	r18, r16
 3a0:	bc d1       	rcall	.+888    	; 0x71a <__divmodsi4>
 3a2:	da 01       	movw	r26, r20
 3a4:	c9 01       	movw	r24, r18

000003a6 <.Loc.57>:
 3a6:	c0 96       	adiw	r24, 0x30	; 48

000003a8 <.Loc.58>:
 3a8:	9c 01       	movw	r18, r24
 3aa:	89 81       	ldd	r24, Y+1	; 0x01
 3ac:	9a 81       	ldd	r25, Y+2	; 0x02
 3ae:	bc 01       	movw	r22, r24
 3b0:	c9 01       	movw	r24, r18
 3b2:	70 de       	rcall	.-800    	; 0x94 <writeChar>

000003b4 <.Loc.59>:
    pp++;
 3b4:	89 81       	ldd	r24, Y+1	; 0x01
 3b6:	9a 81       	ldd	r25, Y+2	; 0x02
 3b8:	01 96       	adiw	r24, 0x01	; 1
 3ba:	9a 83       	std	Y+2, r25	; 0x02
 3bc:	89 83       	std	Y+1, r24	; 0x01

000003be <.Loc.60>:
    writeChar( num % 10 + '0', pp);
 3be:	8b 81       	ldd	r24, Y+3	; 0x03
 3c0:	9c 81       	ldd	r25, Y+4	; 0x04
 3c2:	ad 81       	ldd	r26, Y+5	; 0x05
 3c4:	be 81       	ldd	r27, Y+6	; 0x06
 3c6:	0a e0       	ldi	r16, 0x0A	; 10
 3c8:	10 e0       	ldi	r17, 0x00	; 0
 3ca:	20 e0       	ldi	r18, 0x00	; 0
 3cc:	30 e0       	ldi	r19, 0x00	; 0
 3ce:	bc 01       	movw	r22, r24
 3d0:	cd 01       	movw	r24, r26
 3d2:	a9 01       	movw	r20, r18
 3d4:	98 01       	movw	r18, r16
 3d6:	a1 d1       	rcall	.+834    	; 0x71a <__divmodsi4>
 3d8:	dc 01       	movw	r26, r24
 3da:	cb 01       	movw	r24, r22

000003dc <.Loc.61>:
 3dc:	c0 96       	adiw	r24, 0x30	; 48

000003de <.Loc.62>:
 3de:	9c 01       	movw	r18, r24
 3e0:	89 81       	ldd	r24, Y+1	; 0x01
 3e2:	9a 81       	ldd	r25, Y+2	; 0x02
 3e4:	bc 01       	movw	r22, r24
 3e6:	c9 01       	movw	r24, r18
 3e8:	55 de       	rcall	.-854    	; 0x94 <writeChar>

000003ea <.Loc.63>:
}
 3ea:	00 00       	nop
 3ec:	28 96       	adiw	r28, 0x08	; 8
 3ee:	0f b6       	in	r0, 0x3f	; 63
 3f0:	f8 94       	cli
 3f2:	de bf       	out	0x3e, r29	; 62
 3f4:	0f be       	out	0x3f, r0	; 63
 3f6:	cd bf       	out	0x3d, r28	; 61
 3f8:	df 91       	pop	r29
 3fa:	cf 91       	pop	r28
 3fc:	1f 91       	pop	r17
 3fe:	0f 91       	pop	r16
 400:	08 95       	ret

00000402 <computePrimes>:

void computePrimes(int pos) {
 402:	cf 93       	push	r28
 404:	df 93       	push	r29
 406:	00 d0       	rcall	.+0      	; 0x408 <L0^A>

00000408 <L0^A>:
 408:	00 d0       	rcall	.+0      	; 0x40a <L0^A>

0000040a <L0^A>:
 40a:	00 d0       	rcall	.+0      	; 0x40c <L0^A>

0000040c <L0^A>:
 40c:	cd b7       	in	r28, 0x3d	; 61
 40e:	de b7       	in	r29, 0x3e	; 62
 410:	9e 83       	std	Y+6, r25	; 0x06
 412:	8d 83       	std	Y+5, r24	; 0x05

00000414 <.Loc.65>:
    long n;

    for(n = 1; ; n++) {
 414:	81 e0       	ldi	r24, 0x01	; 1
 416:	90 e0       	ldi	r25, 0x00	; 0
 418:	a0 e0       	ldi	r26, 0x00	; 0
 41a:	b0 e0       	ldi	r27, 0x00	; 0
 41c:	89 83       	std	Y+1, r24	; 0x01
 41e:	9a 83       	std	Y+2, r25	; 0x02
 420:	ab 83       	std	Y+3, r26	; 0x03
 422:	bc 83       	std	Y+4, r27	; 0x04

00000424 <.L31>:
        if (is_prime(n)) {
 424:	89 81       	ldd	r24, Y+1	; 0x01
 426:	9a 81       	ldd	r25, Y+2	; 0x02
 428:	ab 81       	ldd	r26, Y+3	; 0x03
 42a:	bc 81       	ldd	r27, Y+4	; 0x04
 42c:	bc 01       	movw	r22, r24
 42e:	cd 01       	movw	r24, r26
 430:	38 df       	rcall	.-400    	; 0x2a2 <is_prime>

00000432 <.Loc.67>:
 432:	81 15       	cp	r24, r1
 434:	51 f0       	breq	.+20     	; 0x44a <.L30>

00000436 <.Loc.68>:
            printAt(n, pos);
 436:	2d 81       	ldd	r18, Y+5	; 0x05
 438:	3e 81       	ldd	r19, Y+6	; 0x06
 43a:	89 81       	ldd	r24, Y+1	; 0x01
 43c:	9a 81       	ldd	r25, Y+2	; 0x02
 43e:	ab 81       	ldd	r26, Y+3	; 0x03
 440:	bc 81       	ldd	r27, Y+4	; 0x04
 442:	a9 01       	movw	r20, r18
 444:	bc 01       	movw	r22, r24
 446:	cd 01       	movw	r24, r26
 448:	7e df       	rcall	.-260    	; 0x346 <printAt>

0000044a <.L30>:
    for(n = 1; ; n++) {
 44a:	89 81       	ldd	r24, Y+1	; 0x01
 44c:	9a 81       	ldd	r25, Y+2	; 0x02
 44e:	ab 81       	ldd	r26, Y+3	; 0x03
 450:	bc 81       	ldd	r27, Y+4	; 0x04
 452:	01 96       	adiw	r24, 0x01	; 1
 454:	a1 1d       	adc	r26, r1
 456:	b1 1d       	adc	r27, r1
 458:	89 83       	std	Y+1, r24	; 0x01
 45a:	9a 83       	std	Y+2, r25	; 0x02
 45c:	ab 83       	std	Y+3, r26	; 0x03
 45e:	bc 83       	std	Y+4, r27	; 0x04

00000460 <.Loc.70>:
        if (is_prime(n)) {
 460:	e1 cf       	rjmp	.-62     	; 0x424 <.L31>

00000462 <main>:
        }
    }
}

int main() {
 462:	cf 93       	push	r28
 464:	df 93       	push	r29
 466:	cd b7       	in	r28, 0x3d	; 61
 468:	de b7       	in	r29, 0x3e	; 62

0000046a <.Loc.72>:
    spawn(computePrimes, 0);
 46a:	60 e0       	ldi	r22, 0x00	; 0
 46c:	70 e0       	ldi	r23, 0x00	; 0
 46e:	81 e0       	ldi	r24, 0x01	; 1
 470:	92 e0       	ldi	r25, 0x02	; 2
 472:	da d0       	rcall	.+436    	; 0x628 <spawn>

00000474 <.Loc.73>:
    computePrimes(3);
 474:	83 e0       	ldi	r24, 0x03	; 3
 476:	90 e0       	ldi	r25, 0x00	; 0
 478:	c4 df       	rcall	.-120    	; 0x402 <computePrimes>
 47a:	80 e0       	ldi	r24, 0x00	; 0
 47c:	90 e0       	ldi	r25, 0x00	; 0

0000047e <.Loc.74>:
    //writeChar(2, 4);
}
 47e:	df 91       	pop	r29
 480:	cf 91       	pop	r28
 482:	08 95       	ret

00000484 <initialize>:
thread readyQ  = NULL;
thread current = &initp;

int initialized = 0;

static void initialize(void) {
 484:	cf 93       	push	r28
 486:	df 93       	push	r29
 488:	00 d0       	rcall	.+0      	; 0x48a <L0^A>

0000048a <L0^A>:
 48a:	cd b7       	in	r28, 0x3d	; 61
 48c:	de b7       	in	r29, 0x3e	; 62

0000048e <.Loc.1>:
    int i;
    for (i=0; i<NTHREADS-1; i++)
 48e:	1a 82       	std	Y+2, r1	; 0x02
 490:	19 82       	std	Y+1, r1	; 0x01

00000492 <.Loc.2>:
 492:	20 c0       	rjmp	.+64     	; 0x4d4 <.L2>

00000494 <.L3>:
        threads[i].next = &threads[i+1];
 494:	89 81       	ldd	r24, Y+1	; 0x01
 496:	9a 81       	ldd	r25, Y+2	; 0x02
 498:	9c 01       	movw	r18, r24
 49a:	2f 5f       	subi	r18, 0xFF	; 255
 49c:	3f 4f       	sbci	r19, 0xFF	; 255

0000049e <.Loc.4>:
 49e:	4d e6       	ldi	r20, 0x6D	; 109
 4a0:	42 9f       	mul	r20, r18
 4a2:	c0 01       	movw	r24, r0
 4a4:	43 9f       	mul	r20, r19
 4a6:	90 0d       	add	r25, r0
 4a8:	11 24       	eor	r1, r1
 4aa:	9c 01       	movw	r18, r24
 4ac:	28 5e       	subi	r18, 0xE8	; 232
 4ae:	3e 4f       	sbci	r19, 0xFE	; 254

000004b0 <.Loc.5>:
 4b0:	49 81       	ldd	r20, Y+1	; 0x01
 4b2:	5a 81       	ldd	r21, Y+2	; 0x02
 4b4:	6d e6       	ldi	r22, 0x6D	; 109
 4b6:	64 9f       	mul	r22, r20
 4b8:	c0 01       	movw	r24, r0
 4ba:	65 9f       	mul	r22, r21
 4bc:	90 0d       	add	r25, r0
 4be:	11 24       	eor	r1, r1
 4c0:	84 5e       	subi	r24, 0xE4	; 228
 4c2:	9e 4f       	sbci	r25, 0xFE	; 254
 4c4:	fc 01       	movw	r30, r24
 4c6:	31 83       	std	Z+1, r19	; 0x01
 4c8:	20 83       	st	Z, r18

000004ca <.Loc.6>:
    for (i=0; i<NTHREADS-1; i++)
 4ca:	89 81       	ldd	r24, Y+1	; 0x01
 4cc:	9a 81       	ldd	r25, Y+2	; 0x02
 4ce:	01 96       	adiw	r24, 0x01	; 1
 4d0:	9a 83       	std	Y+2, r25	; 0x02
 4d2:	89 83       	std	Y+1, r24	; 0x01

000004d4 <.L2>:
 4d4:	89 81       	ldd	r24, Y+1	; 0x01
 4d6:	9a 81       	ldd	r25, Y+2	; 0x02
 4d8:	83 30       	cpi	r24, 0x03	; 3
 4da:	91 05       	cpc	r25, r1
 4dc:	dc f2       	brlt	.-74     	; 0x494 <.L3>

000004de <.Loc.8>:
    threads[NTHREADS-1].next = NULL;
 4de:	10 92 64 02 	sts	0x0264, r1	; 0x800264 <threads+0x14c>
 4e2:	10 92 63 02 	sts	0x0263, r1	; 0x800263 <threads+0x14b>

000004e6 <.Loc.9>:


    initialized = 1;
 4e6:	81 e0       	ldi	r24, 0x01	; 1
 4e8:	90 e0       	ldi	r25, 0x00	; 0
 4ea:	90 93 3c 03 	sts	0x033C, r25	; 0x80033c <initialized+0x1>
 4ee:	80 93 3b 03 	sts	0x033B, r24	; 0x80033b <initialized>

000004f2 <.Loc.10>:
}
 4f2:	00 00       	nop
 4f4:	0f 90       	pop	r0
 4f6:	0f 90       	pop	r0
 4f8:	df 91       	pop	r29
 4fa:	cf 91       	pop	r28
 4fc:	08 95       	ret

000004fe <enqueue>:

static void enqueue(thread p, thread *queue) {
 4fe:	cf 93       	push	r28
 500:	df 93       	push	r29
 502:	00 d0       	rcall	.+0      	; 0x504 <L0^A>

00000504 <L0^A>:
 504:	00 d0       	rcall	.+0      	; 0x506 <L0^A>

00000506 <L0^A>:
 506:	00 d0       	rcall	.+0      	; 0x508 <L0^A>

00000508 <L0^A>:
 508:	cd b7       	in	r28, 0x3d	; 61
 50a:	de b7       	in	r29, 0x3e	; 62
 50c:	9c 83       	std	Y+4, r25	; 0x04
 50e:	8b 83       	std	Y+3, r24	; 0x03
 510:	7e 83       	std	Y+6, r23	; 0x06
 512:	6d 83       	std	Y+5, r22	; 0x05

00000514 <.Loc.12>:
    p->next = NULL;
 514:	8b 81       	ldd	r24, Y+3	; 0x03
 516:	9c 81       	ldd	r25, Y+4	; 0x04
 518:	fc 01       	movw	r30, r24
 51a:	15 82       	std	Z+5, r1	; 0x05
 51c:	14 82       	std	Z+4, r1	; 0x04

0000051e <.Loc.13>:
    if (*queue == NULL) {
 51e:	8d 81       	ldd	r24, Y+5	; 0x05
 520:	9e 81       	ldd	r25, Y+6	; 0x06
 522:	fc 01       	movw	r30, r24
 524:	80 81       	ld	r24, Z
 526:	91 81       	ldd	r25, Z+1	; 0x01

00000528 <.Loc.14>:
 528:	00 97       	sbiw	r24, 0x00	; 0
 52a:	41 f4       	brne	.+16     	; 0x53c <.L5>

0000052c <.Loc.15>:
        *queue = p;
 52c:	8d 81       	ldd	r24, Y+5	; 0x05
 52e:	9e 81       	ldd	r25, Y+6	; 0x06
 530:	2b 81       	ldd	r18, Y+3	; 0x03
 532:	3c 81       	ldd	r19, Y+4	; 0x04
 534:	fc 01       	movw	r30, r24
 536:	31 83       	std	Z+1, r19	; 0x01
 538:	20 83       	st	Z, r18

0000053a <.Loc.16>:
        thread q = *queue;
        while (q->next)
            q = q->next;
        q->next = p;
    }
}
 53a:	1d c0       	rjmp	.+58     	; 0x576 <.L9>

0000053c <.L5>:
        thread q = *queue;
 53c:	8d 81       	ldd	r24, Y+5	; 0x05
 53e:	9e 81       	ldd	r25, Y+6	; 0x06
 540:	fc 01       	movw	r30, r24
 542:	80 81       	ld	r24, Z
 544:	91 81       	ldd	r25, Z+1	; 0x01
 546:	9a 83       	std	Y+2, r25	; 0x02
 548:	89 83       	std	Y+1, r24	; 0x01

0000054a <.Loc.18>:
        while (q->next)
 54a:	07 c0       	rjmp	.+14     	; 0x55a <.L7>

0000054c <.L8>:
            q = q->next;
 54c:	89 81       	ldd	r24, Y+1	; 0x01
 54e:	9a 81       	ldd	r25, Y+2	; 0x02
 550:	fc 01       	movw	r30, r24
 552:	84 81       	ldd	r24, Z+4	; 0x04
 554:	95 81       	ldd	r25, Z+5	; 0x05
 556:	9a 83       	std	Y+2, r25	; 0x02
 558:	89 83       	std	Y+1, r24	; 0x01

0000055a <.L7>:
        while (q->next)
 55a:	89 81       	ldd	r24, Y+1	; 0x01
 55c:	9a 81       	ldd	r25, Y+2	; 0x02
 55e:	fc 01       	movw	r30, r24
 560:	84 81       	ldd	r24, Z+4	; 0x04
 562:	95 81       	ldd	r25, Z+5	; 0x05

00000564 <.Loc.21>:
 564:	00 97       	sbiw	r24, 0x00	; 0
 566:	91 f7       	brne	.-28     	; 0x54c <.L8>

00000568 <.Loc.22>:
        q->next = p;
 568:	89 81       	ldd	r24, Y+1	; 0x01
 56a:	9a 81       	ldd	r25, Y+2	; 0x02
 56c:	2b 81       	ldd	r18, Y+3	; 0x03
 56e:	3c 81       	ldd	r19, Y+4	; 0x04
 570:	fc 01       	movw	r30, r24
 572:	35 83       	std	Z+5, r19	; 0x05
 574:	24 83       	std	Z+4, r18	; 0x04

00000576 <.L9>:
}
 576:	00 00       	nop
 578:	0f 90       	pop	r0
 57a:	0f 90       	pop	r0
 57c:	0f 90       	pop	r0
 57e:	0f 90       	pop	r0
 580:	0f 90       	pop	r0
 582:	0f 90       	pop	r0
 584:	df 91       	pop	r29
 586:	cf 91       	pop	r28
 588:	08 95       	ret

0000058a <dequeue>:

static thread dequeue(thread *queue) {
 58a:	cf 93       	push	r28
 58c:	df 93       	push	r29
 58e:	00 d0       	rcall	.+0      	; 0x590 <L0^A>

00000590 <L0^A>:
 590:	00 d0       	rcall	.+0      	; 0x592 <L0^A>

00000592 <L0^A>:
 592:	cd b7       	in	r28, 0x3d	; 61
 594:	de b7       	in	r29, 0x3e	; 62
 596:	9c 83       	std	Y+4, r25	; 0x04
 598:	8b 83       	std	Y+3, r24	; 0x03

0000059a <.Loc.25>:
    thread p = *queue;
 59a:	8b 81       	ldd	r24, Y+3	; 0x03
 59c:	9c 81       	ldd	r25, Y+4	; 0x04
 59e:	fc 01       	movw	r30, r24
 5a0:	80 81       	ld	r24, Z
 5a2:	91 81       	ldd	r25, Z+1	; 0x01
 5a4:	9a 83       	std	Y+2, r25	; 0x02
 5a6:	89 83       	std	Y+1, r24	; 0x01

000005a8 <.Loc.26>:
    if (*queue) {
 5a8:	8b 81       	ldd	r24, Y+3	; 0x03
 5aa:	9c 81       	ldd	r25, Y+4	; 0x04
 5ac:	fc 01       	movw	r30, r24
 5ae:	80 81       	ld	r24, Z
 5b0:	91 81       	ldd	r25, Z+1	; 0x01

000005b2 <.Loc.27>:
 5b2:	00 97       	sbiw	r24, 0x00	; 0
 5b4:	71 f0       	breq	.+28     	; 0x5d2 <.L11>

000005b6 <.Loc.28>:
        *queue = (*queue)->next;
 5b6:	8b 81       	ldd	r24, Y+3	; 0x03
 5b8:	9c 81       	ldd	r25, Y+4	; 0x04
 5ba:	fc 01       	movw	r30, r24
 5bc:	80 81       	ld	r24, Z
 5be:	91 81       	ldd	r25, Z+1	; 0x01

000005c0 <.Loc.29>:
 5c0:	fc 01       	movw	r30, r24
 5c2:	24 81       	ldd	r18, Z+4	; 0x04
 5c4:	35 81       	ldd	r19, Z+5	; 0x05

000005c6 <.Loc.30>:
 5c6:	8b 81       	ldd	r24, Y+3	; 0x03
 5c8:	9c 81       	ldd	r25, Y+4	; 0x04
 5ca:	fc 01       	movw	r30, r24
 5cc:	31 83       	std	Z+1, r19	; 0x01
 5ce:	20 83       	st	Z, r18
 5d0:	01 c0       	rjmp	.+2      	; 0x5d4 <.L15>

000005d2 <.L11>:
    } else {
        // Empty queue, kernel panic!!!
        while (1) ;  // not much else to do...
 5d2:	ff cf       	rjmp	.-2      	; 0x5d2 <.L11>

000005d4 <.L15>:
    }
    return p;
 5d4:	89 81       	ldd	r24, Y+1	; 0x01
 5d6:	9a 81       	ldd	r25, Y+2	; 0x02

000005d8 <.Loc.33>:
}
 5d8:	0f 90       	pop	r0
 5da:	0f 90       	pop	r0
 5dc:	0f 90       	pop	r0
 5de:	0f 90       	pop	r0
 5e0:	df 91       	pop	r29
 5e2:	cf 91       	pop	r28
 5e4:	08 95       	ret

000005e6 <dispatch>:

static void dispatch(thread next) {
 5e6:	cf 93       	push	r28
 5e8:	df 93       	push	r29
 5ea:	00 d0       	rcall	.+0      	; 0x5ec <L0^A>

000005ec <L0^A>:
 5ec:	cd b7       	in	r28, 0x3d	; 61
 5ee:	de b7       	in	r29, 0x3e	; 62
 5f0:	9a 83       	std	Y+2, r25	; 0x02
 5f2:	89 83       	std	Y+1, r24	; 0x01

000005f4 <.Loc.35>:
    if (setjmp(current->context) == 0) {
 5f4:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 5f8:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 5fc:	06 96       	adiw	r24, 0x06	; 6

000005fe <.Loc.36>:
 5fe:	cb d0       	rcall	.+406    	; 0x796 <setjmp>

00000600 <.Loc.37>:
 600:	00 97       	sbiw	r24, 0x00	; 0
 602:	61 f4       	brne	.+24     	; 0x61c <.L20>

00000604 <.Loc.38>:
        current = next;
 604:	89 81       	ldd	r24, Y+1	; 0x01
 606:	9a 81       	ldd	r25, Y+2	; 0x02
 608:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <current+0x1>
 60c:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <current>

00000610 <.Loc.39>:
        longjmp(next->context,1);
 610:	89 81       	ldd	r24, Y+1	; 0x01
 612:	9a 81       	ldd	r25, Y+2	; 0x02
 614:	06 96       	adiw	r24, 0x06	; 6

00000616 <.Loc.40>:
 616:	61 e0       	ldi	r22, 0x01	; 1
 618:	70 e0       	ldi	r23, 0x00	; 0
 61a:	dd d0       	rcall	.+442    	; 0x7d6 <longjmp>

0000061c <.L20>:
    }
}
 61c:	00 00       	nop
 61e:	0f 90       	pop	r0
 620:	0f 90       	pop	r0
 622:	df 91       	pop	r29
 624:	cf 91       	pop	r28
 626:	08 95       	ret

00000628 <spawn>:

void spawn(void (* function)(int), int arg) {
 628:	cf 93       	push	r28
 62a:	df 93       	push	r29
 62c:	00 d0       	rcall	.+0      	; 0x62e <L0^A>

0000062e <L0^A>:
 62e:	00 d0       	rcall	.+0      	; 0x630 <L0^A>

00000630 <L0^A>:
 630:	00 d0       	rcall	.+0      	; 0x632 <L0^A>

00000632 <L0^A>:
 632:	cd b7       	in	r28, 0x3d	; 61
 634:	de b7       	in	r29, 0x3e	; 62
 636:	9c 83       	std	Y+4, r25	; 0x04
 638:	8b 83       	std	Y+3, r24	; 0x03
 63a:	7e 83       	std	Y+6, r23	; 0x06
 63c:	6d 83       	std	Y+5, r22	; 0x05

0000063e <.Loc.43>:
    thread newp;

    DISABLE();
 63e:	f8 94       	cli

00000640 <.Loc.44>:
    if (!initialized) initialize();
 640:	80 91 3b 03 	lds	r24, 0x033B	; 0x80033b <initialized>
 644:	90 91 3c 03 	lds	r25, 0x033C	; 0x80033c <initialized+0x1>

00000648 <.Loc.45>:
 648:	00 97       	sbiw	r24, 0x00	; 0
 64a:	09 f4       	brne	.+2      	; 0x64e <.L22>

0000064c <.Loc.46>:
 64c:	1b df       	rcall	.-458    	; 0x484 <initialize>

0000064e <.L22>:

    newp = dequeue(&freeQ);
 64e:	80 e0       	ldi	r24, 0x00	; 0
 650:	91 e0       	ldi	r25, 0x01	; 1
 652:	9b df       	rcall	.-202    	; 0x58a <dequeue>

00000654 <.Loc.48>:
 654:	9a 83       	std	Y+2, r25	; 0x02
 656:	89 83       	std	Y+1, r24	; 0x01

00000658 <.Loc.49>:
    newp->function = function;
 658:	89 81       	ldd	r24, Y+1	; 0x01
 65a:	9a 81       	ldd	r25, Y+2	; 0x02
 65c:	2b 81       	ldd	r18, Y+3	; 0x03
 65e:	3c 81       	ldd	r19, Y+4	; 0x04
 660:	fc 01       	movw	r30, r24
 662:	31 83       	std	Z+1, r19	; 0x01
 664:	20 83       	st	Z, r18

00000666 <.Loc.50>:
    newp->arg = arg;
 666:	89 81       	ldd	r24, Y+1	; 0x01
 668:	9a 81       	ldd	r25, Y+2	; 0x02
 66a:	2d 81       	ldd	r18, Y+5	; 0x05
 66c:	3e 81       	ldd	r19, Y+6	; 0x06
 66e:	fc 01       	movw	r30, r24
 670:	33 83       	std	Z+3, r19	; 0x03
 672:	22 83       	std	Z+2, r18	; 0x02

00000674 <.Loc.51>:
    newp->next = NULL;
 674:	89 81       	ldd	r24, Y+1	; 0x01
 676:	9a 81       	ldd	r25, Y+2	; 0x02
 678:	fc 01       	movw	r30, r24
 67a:	15 82       	std	Z+5, r1	; 0x05
 67c:	14 82       	std	Z+4, r1	; 0x04

0000067e <.Loc.52>:
    if (setjmp(newp->context) == 1) {
 67e:	89 81       	ldd	r24, Y+1	; 0x01
 680:	9a 81       	ldd	r25, Y+2	; 0x02
 682:	06 96       	adiw	r24, 0x06	; 6

00000684 <.Loc.53>:
 684:	88 d0       	rcall	.+272    	; 0x796 <setjmp>

00000686 <.Loc.54>:
 686:	81 30       	cpi	r24, 0x01	; 1
 688:	91 05       	cpc	r25, r1
 68a:	e9 f4       	brne	.+58     	; 0x6c6 <.L24>

0000068c <.Loc.55>:
        ENABLE();
 68c:	78 94       	sei

0000068e <.Loc.56>:
        current->function(current->arg);
 68e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 692:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 696:	fc 01       	movw	r30, r24
 698:	20 81       	ld	r18, Z
 69a:	31 81       	ldd	r19, Z+1	; 0x01

0000069c <.Loc.57>:
 69c:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 6a0:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>

000006a4 <.Loc.58>:
 6a4:	fc 01       	movw	r30, r24
 6a6:	82 81       	ldd	r24, Z+2	; 0x02
 6a8:	93 81       	ldd	r25, Z+3	; 0x03
 6aa:	f9 01       	movw	r30, r18
 6ac:	09 95       	icall

000006ae <.Loc.59>:
        DISABLE();
 6ae:	f8 94       	cli

000006b0 <.Loc.60>:
        enqueue(current, &freeQ);
 6b0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 6b4:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 6b8:	60 e0       	ldi	r22, 0x00	; 0
 6ba:	71 e0       	ldi	r23, 0x01	; 1
 6bc:	20 df       	rcall	.-448    	; 0x4fe <enqueue>

000006be <.Loc.61>:
        dispatch(dequeue(&readyQ));
 6be:	89 e3       	ldi	r24, 0x39	; 57
 6c0:	93 e0       	ldi	r25, 0x03	; 3
 6c2:	63 df       	rcall	.-314    	; 0x58a <dequeue>

000006c4 <.Loc.62>:
 6c4:	90 df       	rcall	.-224    	; 0x5e6 <dispatch>

000006c6 <.L24>:
    }
    SETSTACK(&newp->context, &newp->stack);
 6c6:	89 81       	ldd	r24, Y+1	; 0x01
 6c8:	9a 81       	ldd	r25, Y+2	; 0x02
 6ca:	4d 96       	adiw	r24, 0x1d	; 29
 6cc:	9c 01       	movw	r18, r24
 6ce:	89 81       	ldd	r24, Y+1	; 0x01
 6d0:	9a 81       	ldd	r25, Y+2	; 0x02
 6d2:	06 96       	adiw	r24, 0x06	; 6
 6d4:	40 96       	adiw	r24, 0x10	; 16
 6d6:	24 5b       	subi	r18, 0xB4	; 180
 6d8:	3f 4f       	sbci	r19, 0xFF	; 255
 6da:	fc 01       	movw	r30, r24
 6dc:	31 83       	std	Z+1, r19	; 0x01
 6de:	20 83       	st	Z, r18
 6e0:	89 81       	ldd	r24, Y+1	; 0x01
 6e2:	9a 81       	ldd	r25, Y+2	; 0x02
 6e4:	4d 96       	adiw	r24, 0x1d	; 29
 6e6:	9c 01       	movw	r18, r24
 6e8:	89 81       	ldd	r24, Y+1	; 0x01
 6ea:	9a 81       	ldd	r25, Y+2	; 0x02
 6ec:	06 96       	adiw	r24, 0x06	; 6
 6ee:	42 96       	adiw	r24, 0x12	; 18
 6f0:	24 5b       	subi	r18, 0xB4	; 180
 6f2:	3f 4f       	sbci	r19, 0xFF	; 255
 6f4:	fc 01       	movw	r30, r24
 6f6:	31 83       	std	Z+1, r19	; 0x01
 6f8:	20 83       	st	Z, r18

000006fa <.Loc.64>:

    enqueue(newp, &readyQ);
 6fa:	89 81       	ldd	r24, Y+1	; 0x01
 6fc:	9a 81       	ldd	r25, Y+2	; 0x02
 6fe:	69 e3       	ldi	r22, 0x39	; 57
 700:	73 e0       	ldi	r23, 0x03	; 3
 702:	fd de       	rcall	.-518    	; 0x4fe <enqueue>

00000704 <.Loc.65>:
    ENABLE();
 704:	78 94       	sei

00000706 <.Loc.66>:
}
 706:	00 00       	nop
 708:	0f 90       	pop	r0
 70a:	0f 90       	pop	r0
 70c:	0f 90       	pop	r0
 70e:	0f 90       	pop	r0
 710:	0f 90       	pop	r0
 712:	0f 90       	pop	r0
 714:	df 91       	pop	r29
 716:	cf 91       	pop	r28
 718:	08 95       	ret

0000071a <__divmodsi4>:
 71a:	05 2e       	mov	r0, r21

0000071c <.Loc.1>:
 71c:	97 fb       	bst	r25, 7

0000071e <.Loc.2>:
 71e:	16 f4       	brtc	.+4      	; 0x724 <.L0^B1>

00000720 <.Loc.3>:
 720:	00 94       	com	r0

00000722 <.Loc.4>:
 722:	0f d0       	rcall	.+30     	; 0x742 <__negsi2>

00000724 <.L0^B1>:
 724:	57 fd       	sbrc	r21, 7

00000726 <.Loc.6>:
 726:	05 d0       	rcall	.+10     	; 0x732 <__divmodsi4_neg2>

00000728 <.Loc.7>:
 728:	14 d0       	rcall	.+40     	; 0x752 <__udivmodsi4>

0000072a <.Loc.8>:
 72a:	07 fc       	sbrc	r0, 7

0000072c <.Loc.9>:
 72c:	02 d0       	rcall	.+4      	; 0x732 <__divmodsi4_neg2>

0000072e <.Loc.10>:
 72e:	46 f4       	brtc	.+16     	; 0x740 <__divmodsi4_exit>

00000730 <.Loc.11>:
 730:	08 c0       	rjmp	.+16     	; 0x742 <__negsi2>

00000732 <__divmodsi4_neg2>:
 732:	50 95       	com	r21

00000734 <.Loc.13>:
 734:	40 95       	com	r20

00000736 <.Loc.14>:
 736:	30 95       	com	r19

00000738 <.Loc.15>:
 738:	21 95       	neg	r18

0000073a <.Loc.16>:
 73a:	3f 4f       	sbci	r19, 0xFF	; 255

0000073c <.Loc.17>:
 73c:	4f 4f       	sbci	r20, 0xFF	; 255

0000073e <.Loc.18>:
 73e:	5f 4f       	sbci	r21, 0xFF	; 255

00000740 <__divmodsi4_exit>:
 740:	08 95       	ret

00000742 <__negsi2>:
 742:	90 95       	com	r25
 744:	80 95       	com	r24
 746:	70 95       	com	r23
 748:	61 95       	neg	r22
 74a:	7f 4f       	sbci	r23, 0xFF	; 255
 74c:	8f 4f       	sbci	r24, 0xFF	; 255
 74e:	9f 4f       	sbci	r25, 0xFF	; 255

00000750 <.Loc.1>:
 750:	08 95       	ret

00000752 <__udivmodsi4>:
 752:	a1 e2       	ldi	r26, 0x21	; 33

00000754 <.Loc.1>:
 754:	1a 2e       	mov	r1, r26

00000756 <.Loc.2>:
 756:	aa 1b       	sub	r26, r26

00000758 <.Loc.3>:
 758:	bb 1b       	sub	r27, r27

0000075a <.Loc.4>:
 75a:	fd 01       	movw	r30, r26

0000075c <.Loc.5>:
 75c:	0d c0       	rjmp	.+26     	; 0x778 <__udivmodsi4_ep>

0000075e <__udivmodsi4_loop>:
 75e:	aa 1f       	adc	r26, r26

00000760 <.Loc.7>:
 760:	bb 1f       	adc	r27, r27

00000762 <.Loc.8>:
 762:	ee 1f       	adc	r30, r30

00000764 <.Loc.9>:
 764:	ff 1f       	adc	r31, r31

00000766 <.Loc.10>:
 766:	a2 17       	cp	r26, r18

00000768 <.Loc.11>:
 768:	b3 07       	cpc	r27, r19

0000076a <.Loc.12>:
 76a:	e4 07       	cpc	r30, r20

0000076c <.Loc.13>:
 76c:	f5 07       	cpc	r31, r21

0000076e <.Loc.14>:
 76e:	20 f0       	brcs	.+8      	; 0x778 <__udivmodsi4_ep>

00000770 <.Loc.15>:
 770:	a2 1b       	sub	r26, r18

00000772 <.Loc.16>:
 772:	b3 0b       	sbc	r27, r19

00000774 <.Loc.17>:
 774:	e4 0b       	sbc	r30, r20

00000776 <.Loc.18>:
 776:	f5 0b       	sbc	r31, r21

00000778 <__udivmodsi4_ep>:
 778:	66 1f       	adc	r22, r22

0000077a <.Loc.20>:
 77a:	77 1f       	adc	r23, r23

0000077c <.Loc.21>:
 77c:	88 1f       	adc	r24, r24

0000077e <.Loc.22>:
 77e:	99 1f       	adc	r25, r25

00000780 <.Loc.23>:
 780:	1a 94       	dec	r1

00000782 <.Loc.24>:
 782:	69 f7       	brne	.-38     	; 0x75e <__udivmodsi4_loop>

00000784 <.Loc.25>:
 784:	60 95       	com	r22

00000786 <.Loc.26>:
 786:	70 95       	com	r23

00000788 <.Loc.27>:
 788:	80 95       	com	r24

0000078a <.Loc.28>:
 78a:	90 95       	com	r25

0000078c <.Loc.29>:
 78c:	9b 01       	movw	r18, r22

0000078e <.Loc.30>:
 78e:	ac 01       	movw	r20, r24

00000790 <.Loc.31>:
 790:	bd 01       	movw	r22, r26

00000792 <.Loc.32>:
 792:	cf 01       	movw	r24, r30

00000794 <.Loc.33>:
 794:	08 95       	ret

00000796 <setjmp>:
 796:	dc 01       	movw	r26, r24
 798:	2d 92       	st	X+, r2
 79a:	3d 92       	st	X+, r3
 79c:	4d 92       	st	X+, r4
 79e:	5d 92       	st	X+, r5
 7a0:	6d 92       	st	X+, r6
 7a2:	7d 92       	st	X+, r7
 7a4:	8d 92       	st	X+, r8
 7a6:	9d 92       	st	X+, r9
 7a8:	ad 92       	st	X+, r10
 7aa:	bd 92       	st	X+, r11
 7ac:	cd 92       	st	X+, r12
 7ae:	dd 92       	st	X+, r13
 7b0:	ed 92       	st	X+, r14
 7b2:	fd 92       	st	X+, r15
 7b4:	0d 93       	st	X+, r16
 7b6:	1d 93       	st	X+, r17
 7b8:	cd 93       	st	X+, r28
 7ba:	dd 93       	st	X+, r29
 7bc:	ff 91       	pop	r31
 7be:	ef 91       	pop	r30
 7c0:	8d b7       	in	r24, 0x3d	; 61
 7c2:	8d 93       	st	X+, r24
 7c4:	8e b7       	in	r24, 0x3e	; 62
 7c6:	8d 93       	st	X+, r24
 7c8:	8f b7       	in	r24, 0x3f	; 63
 7ca:	8d 93       	st	X+, r24
 7cc:	ed 93       	st	X+, r30
 7ce:	fd 93       	st	X+, r31
 7d0:	88 27       	eor	r24, r24
 7d2:	99 27       	eor	r25, r25
 7d4:	09 94       	ijmp

000007d6 <longjmp>:
 7d6:	dc 01       	movw	r26, r24
 7d8:	cb 01       	movw	r24, r22
 7da:	81 30       	cpi	r24, 0x01	; 1
 7dc:	91 05       	cpc	r25, r1
 7de:	81 1d       	adc	r24, r1
 7e0:	2d 90       	ld	r2, X+
 7e2:	3d 90       	ld	r3, X+
 7e4:	4d 90       	ld	r4, X+
 7e6:	5d 90       	ld	r5, X+
 7e8:	6d 90       	ld	r6, X+
 7ea:	7d 90       	ld	r7, X+
 7ec:	8d 90       	ld	r8, X+
 7ee:	9d 90       	ld	r9, X+
 7f0:	ad 90       	ld	r10, X+
 7f2:	bd 90       	ld	r11, X+
 7f4:	cd 90       	ld	r12, X+
 7f6:	dd 90       	ld	r13, X+
 7f8:	ed 90       	ld	r14, X+
 7fa:	fd 90       	ld	r15, X+
 7fc:	0d 91       	ld	r16, X+
 7fe:	1d 91       	ld	r17, X+
 800:	cd 91       	ld	r28, X+
 802:	dd 91       	ld	r29, X+
 804:	ed 91       	ld	r30, X+
 806:	fd 91       	ld	r31, X+
 808:	0d 90       	ld	r0, X+
 80a:	f8 94       	cli
 80c:	fe bf       	out	0x3e, r31	; 62
 80e:	0f be       	out	0x3f, r0	; 63
 810:	ed bf       	out	0x3d, r30	; 61
 812:	ed 91       	ld	r30, X+
 814:	fd 91       	ld	r31, X+
 816:	09 94       	ijmp

00000818 <_exit>:
 818:	f8 94       	cli

0000081a <__stop_program>:
 81a:	ff cf       	rjmp	.-2      	; 0x81a <__stop_program>
