// Seed: 3395252827
module module_0;
  always
  fork
    id_1 <= id_1;
  join_any
  assign id_1 = id_1;
  reg  id_2 = id_2;
  wire id_3;
  wire id_4;
  initial id_4 = id_3;
  final $display;
  supply0 id_5 = 1'd0;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_5;
  assign id_5 = 1 + id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  initial begin : LABEL_0
    id_4 <= id_4;
  end
  wire id_6;
endmodule
