// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv1x1DSP2_HH_
#define _conv1x1DSP2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "simd_mac_DSP2.h"
#include "ultra_net_mul_14ndVL.h"
#include "conv1x1DSP2_conv_dRK.h"
#include "conv1x1DSP2_conv_dSL.h"
#include "conv1x1DSP2_conv_dTL.h"
#include "conv1x1DSP2_conv_dUL.h"

namespace ap_rtl {

struct conv1x1DSP2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<64> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > reps_dout;
    sc_in< sc_logic > reps_empty_n;
    sc_out< sc_logic > reps_read;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv1x1DSP2(sc_module_name name);
    SC_HAS_PROCESS(conv1x1DSP2);

    ~conv1x1DSP2();

    sc_trace_file* mVcdFile;

    conv1x1DSP2_conv_dRK* conv_8_bias_new_V_0_U;
    conv1x1DSP2_conv_dSL* conv_8_bias_new_V_1_U;
    conv1x1DSP2_conv_dTL* conv_8_w_new_V_0_U;
    conv1x1DSP2_conv_dUL* conv_8_w_new_V_1_U;
    simd_mac_DSP2* grp_simd_mac_DSP2_fu_274;
    ultra_net_mul_14ndVL<1,2,14,32,45>* ultra_net_mul_14ndVL_U735;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_8_bias_new_V_0_address0;
    sc_signal< sc_logic > conv_8_bias_new_V_0_ce0;
    sc_signal< sc_lv<13> > conv_8_bias_new_V_0_q0;
    sc_signal< sc_lv<5> > conv_8_bias_new_V_0_address1;
    sc_signal< sc_logic > conv_8_bias_new_V_0_ce1;
    sc_signal< sc_lv<13> > conv_8_bias_new_V_0_q1;
    sc_signal< sc_lv<5> > conv_8_bias_new_V_1_address0;
    sc_signal< sc_logic > conv_8_bias_new_V_1_ce0;
    sc_signal< sc_lv<10> > conv_8_bias_new_V_1_q0;
    sc_signal< sc_lv<5> > conv_8_bias_new_V_1_address1;
    sc_signal< sc_logic > conv_8_bias_new_V_1_ce1;
    sc_signal< sc_lv<10> > conv_8_bias_new_V_1_q1;
    sc_signal< sc_lv<9> > conv_8_w_new_V_0_address0;
    sc_signal< sc_logic > conv_8_w_new_V_0_ce0;
    sc_signal< sc_lv<32> > conv_8_w_new_V_0_q0;
    sc_signal< sc_lv<9> > conv_8_w_new_V_1_address0;
    sc_signal< sc_logic > conv_8_w_new_V_1_ce0;
    sc_signal< sc_lv<32> > conv_8_w_new_V_1_q0;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776_pp0_iter2_reg;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln244_reg_981;
    sc_signal< sc_logic > reps_blk_n;
    sc_signal< sc_lv<45> > indvar_flatten83_reg_219;
    sc_signal< sc_lv<14> > indvar_flatten37_reg_230;
    sc_signal< sc_lv<10> > indvar_flatten_reg_241;
    sc_signal< sc_lv<5> > peIdx_0_i_reg_252;
    sc_signal< sc_lv<5> > simdIdx_0_i_reg_263;
    sc_signal< sc_lv<32> > add_ln213_fu_302_p2;
    sc_signal< sc_lv<32> > add_ln213_reg_761;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<45> > grp_fu_311_p2;
    sc_signal< sc_lv<45> > bound46_reg_771;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln213_fu_317_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln213_reg_776_pp0_iter7_reg;
    sc_signal< sc_lv<45> > add_ln213_1_fu_322_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln214_fu_328_p2;
    sc_signal< sc_lv<1> > icmp_ln214_reg_785;
    sc_signal< sc_lv<14> > select_ln214_fu_340_p3;
    sc_signal< sc_lv<9> > shl_ln_fu_348_p3;
    sc_signal< sc_lv<9> > shl_ln_reg_798;
    sc_signal< sc_lv<1> > or_ln215_fu_391_p2;
    sc_signal< sc_lv<1> > or_ln215_reg_813;
    sc_signal< sc_lv<1> > or_ln215_reg_813_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln215_fu_415_p2;
    sc_signal< sc_lv<1> > and_ln215_reg_820;
    sc_signal< sc_lv<1> > and_ln215_reg_820_pp0_iter2_reg;
    sc_signal< sc_lv<5> > peIdx_fu_421_p2;
    sc_signal< sc_lv<5> > peIdx_reg_827;
    sc_signal< sc_lv<5> > select_ln215_4_fu_438_p3;
    sc_signal< sc_lv<5> > select_ln215_4_reg_833;
    sc_signal< sc_lv<5> > select_ln215_4_reg_833_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln215_4_reg_833_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln215_4_reg_833_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln215_4_reg_833_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln215_4_reg_833_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln215_8_fu_446_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<5> > simdIdx_fu_454_p2;
    sc_signal< sc_lv<10> > select_ln215_9_fu_466_p3;
    sc_signal< sc_lv<13> > conv_8_bias_new_V_0_1_reg_855;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<10> > conv_8_bias_new_V_1_1_reg_860;
    sc_signal< sc_lv<13> > select_ln215_6_fu_530_p3;
    sc_signal< sc_lv<13> > select_ln215_6_reg_885;
    sc_signal< sc_lv<13> > select_ln215_6_reg_885_pp0_iter4_reg;
    sc_signal< sc_lv<13> > select_ln215_6_reg_885_pp0_iter5_reg;
    sc_signal< sc_lv<13> > select_ln215_6_reg_885_pp0_iter6_reg;
    sc_signal< sc_lv<13> > select_ln215_6_reg_885_pp0_iter7_reg;
    sc_signal< sc_lv<10> > select_ln215_7_fu_537_p3;
    sc_signal< sc_lv<10> > select_ln215_7_reg_890;
    sc_signal< sc_lv<10> > select_ln215_7_reg_890_pp0_iter4_reg;
    sc_signal< sc_lv<10> > select_ln215_7_reg_890_pp0_iter5_reg;
    sc_signal< sc_lv<10> > select_ln215_7_reg_890_pp0_iter6_reg;
    sc_signal< sc_lv<10> > select_ln215_7_reg_890_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln235_fu_664_p2;
    sc_signal< sc_lv<1> > icmp_ln235_reg_955;
    sc_signal< sc_lv<32> > outPartialArr_0_V_fu_677_p1;
    sc_signal< sc_lv<32> > outPartialArr_0_V_reg_961;
    sc_signal< sc_lv<32> > sext_ln68_fu_681_p1;
    sc_signal< sc_lv<32> > sext_ln68_reg_966;
    sc_signal< sc_lv<32> > outPartialArr_0_V_2_fu_685_p2;
    sc_signal< sc_lv<32> > outPartialArr_0_V_2_reg_971;
    sc_signal< sc_lv<32> > add_ln700_fu_691_p2;
    sc_signal< sc_lv<32> > add_ln700_reg_976;
    sc_signal< sc_lv<1> > icmp_ln244_fu_697_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter2_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<4> > grp_simd_mac_DSP2_fu_274_invec_0_V_read;
    sc_signal< sc_lv<4> > grp_simd_mac_DSP2_fu_274_invec_1_V_read;
    sc_signal< sc_lv<4> > grp_simd_mac_DSP2_fu_274_invec_2_V_read;
    sc_signal< sc_lv<4> > grp_simd_mac_DSP2_fu_274_invec_3_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w0vec_0_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w0vec_1_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w0vec_2_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w0vec_3_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w1vec_0_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w1vec_1_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w1vec_2_V_read;
    sc_signal< sc_lv<8> > grp_simd_mac_DSP2_fu_274_w1vec_3_V_read;
    sc_signal< sc_lv<14> > grp_simd_mac_DSP2_fu_274_ap_return_0;
    sc_signal< sc_lv<14> > grp_simd_mac_DSP2_fu_274_ap_return_1;
    sc_signal< sc_logic > grp_simd_mac_DSP2_fu_274_ap_ce;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0_ignore_call56;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1_ignore_call56;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2_ignore_call56;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3_ignore_call56;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter4_ignore_call56;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter5_ignore_call56;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter6_ignore_call56;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter7_ignore_call56;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter8_ignore_call56;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp101;
    sc_signal< sc_lv<64> > zext_ln247_fu_356_p1;
    sc_signal< sc_lv<64> > zext_ln247_1_fu_498_p1;
    sc_signal< sc_lv<64> > zext_ln224_fu_512_p1;
    sc_signal< sc_lv<32> > outPartialArr_1_V_2_fu_116;
    sc_signal< sc_lv<32> > outPartialArr_1_V_fu_713_p3;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_outPartialArr_1_V_2_1;
    sc_signal< sc_lv<32> > outPartialArr_V_0_3_s_fu_120;
    sc_signal< sc_lv<32> > select_ln235_fu_708_p3;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_outPartialArr_V_0_3_1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln213_fu_290_p2;
    sc_signal< sc_lv<32> > shl_ln213_1_fu_296_p2;
    sc_signal< sc_lv<14> > grp_fu_311_p0;
    sc_signal< sc_lv<32> > grp_fu_311_p1;
    sc_signal< sc_lv<14> > add_ln214_fu_334_p2;
    sc_signal< sc_lv<1> > icmp_ln216_fu_367_p2;
    sc_signal< sc_lv<1> > xor_ln214_fu_362_p2;
    sc_signal< sc_lv<1> > icmp_ln215_fu_379_p2;
    sc_signal< sc_lv<1> > and_ln214_1_fu_385_p2;
    sc_signal< sc_lv<1> > xor_ln215_fu_404_p2;
    sc_signal< sc_lv<1> > and_ln214_fu_373_p2;
    sc_signal< sc_lv<1> > or_ln215_1_fu_410_p2;
    sc_signal< sc_lv<5> > select_ln215_fu_396_p3;
    sc_signal< sc_lv<1> > or_ln215_2_fu_427_p2;
    sc_signal< sc_lv<1> > or_ln215_3_fu_433_p2;
    sc_signal< sc_lv<10> > add_ln215_5_fu_460_p2;
    sc_signal< sc_lv<9> > shl_ln224_mid1_fu_480_p3;
    sc_signal< sc_lv<9> > select_ln215_1_fu_474_p3;
    sc_signal< sc_lv<9> > select_ln215_5_fu_487_p3;
    sc_signal< sc_lv<10> > zext_ln216_fu_503_p1;
    sc_signal< sc_lv<10> > zext_ln215_fu_494_p1;
    sc_signal< sc_lv<10> > add_ln224_fu_506_p2;
    sc_signal< sc_lv<13> > select_ln215_2_fu_518_p3;
    sc_signal< sc_lv<10> > select_ln215_3_fu_524_p3;
    sc_signal< sc_lv<32> > sext_ln215_fu_702_p1;
    sc_signal< sc_lv<32> > sext_ln215_80_fu_705_p1;
    sc_signal< sc_lv<32> > add_ln215_1_fu_734_p2;
    sc_signal< sc_lv<32> > add_ln215_fu_728_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<45> > grp_fu_311_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<45> ap_const_lv45_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<45> ap_const_lv45_1680;
    static const sc_lv<45> ap_const_lv45_1;
    static const sc_lv<14> ap_const_lv14_1680;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<10> ap_const_lv10_120;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<13> ap_const_lv13_DD;
    static const sc_lv<10> ap_const_lv10_366;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<5> ap_const_lv5_F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln213_1_fu_322_p2();
    void thread_add_ln213_fu_302_p2();
    void thread_add_ln214_fu_334_p2();
    void thread_add_ln215_1_fu_734_p2();
    void thread_add_ln215_5_fu_460_p2();
    void thread_add_ln215_fu_728_p2();
    void thread_add_ln224_fu_506_p2();
    void thread_add_ln700_fu_691_p2();
    void thread_and_ln214_1_fu_385_p2();
    void thread_and_ln214_fu_373_p2();
    void thread_and_ln215_fu_415_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp101();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter6();
    void thread_ap_block_state10_pp0_stage0_iter6_ignore_call56();
    void thread_ap_block_state11_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter7_ignore_call56();
    void thread_ap_block_state12_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter8_ignore_call56();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter0_ignore_call56();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter1_ignore_call56();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter2_ignore_call56();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter3_ignore_call56();
    void thread_ap_block_state8_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter4_ignore_call56();
    void thread_ap_block_state9_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter5_ignore_call56();
    void thread_ap_condition_pp0_exit_iter2_state6();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_outPartialArr_1_V_2_1();
    void thread_ap_sig_allocacmp_outPartialArr_V_0_3_1();
    void thread_conv_8_bias_new_V_0_address0();
    void thread_conv_8_bias_new_V_0_address1();
    void thread_conv_8_bias_new_V_0_ce0();
    void thread_conv_8_bias_new_V_0_ce1();
    void thread_conv_8_bias_new_V_1_address0();
    void thread_conv_8_bias_new_V_1_address1();
    void thread_conv_8_bias_new_V_1_ce0();
    void thread_conv_8_bias_new_V_1_ce1();
    void thread_conv_8_w_new_V_0_address0();
    void thread_conv_8_w_new_V_0_ce0();
    void thread_conv_8_w_new_V_1_address0();
    void thread_conv_8_w_new_V_1_ce0();
    void thread_grp_fu_311_p0();
    void thread_grp_fu_311_p1();
    void thread_grp_fu_311_p10();
    void thread_grp_simd_mac_DSP2_fu_274_ap_ce();
    void thread_grp_simd_mac_DSP2_fu_274_invec_0_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_invec_1_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_invec_2_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_invec_3_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w0vec_0_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w0vec_1_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w0vec_2_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w0vec_3_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w1vec_0_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w1vec_1_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w1vec_2_V_read();
    void thread_grp_simd_mac_DSP2_fu_274_w1vec_3_V_read();
    void thread_icmp_ln213_fu_317_p2();
    void thread_icmp_ln214_fu_328_p2();
    void thread_icmp_ln215_fu_379_p2();
    void thread_icmp_ln216_fu_367_p2();
    void thread_icmp_ln235_fu_664_p2();
    void thread_icmp_ln244_fu_697_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_or_ln215_1_fu_410_p2();
    void thread_or_ln215_2_fu_427_p2();
    void thread_or_ln215_3_fu_433_p2();
    void thread_or_ln215_fu_391_p2();
    void thread_outPartialArr_0_V_2_fu_685_p2();
    void thread_outPartialArr_0_V_fu_677_p1();
    void thread_outPartialArr_1_V_fu_713_p3();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_peIdx_fu_421_p2();
    void thread_reps_blk_n();
    void thread_reps_read();
    void thread_select_ln214_fu_340_p3();
    void thread_select_ln215_1_fu_474_p3();
    void thread_select_ln215_2_fu_518_p3();
    void thread_select_ln215_3_fu_524_p3();
    void thread_select_ln215_4_fu_438_p3();
    void thread_select_ln215_5_fu_487_p3();
    void thread_select_ln215_6_fu_530_p3();
    void thread_select_ln215_7_fu_537_p3();
    void thread_select_ln215_8_fu_446_p3();
    void thread_select_ln215_9_fu_466_p3();
    void thread_select_ln215_fu_396_p3();
    void thread_select_ln235_fu_708_p3();
    void thread_sext_ln215_80_fu_705_p1();
    void thread_sext_ln215_fu_702_p1();
    void thread_sext_ln68_fu_681_p1();
    void thread_shl_ln213_1_fu_296_p2();
    void thread_shl_ln213_fu_290_p2();
    void thread_shl_ln224_mid1_fu_480_p3();
    void thread_shl_ln_fu_348_p3();
    void thread_simdIdx_fu_454_p2();
    void thread_xor_ln214_fu_362_p2();
    void thread_xor_ln215_fu_404_p2();
    void thread_zext_ln215_fu_494_p1();
    void thread_zext_ln216_fu_503_p1();
    void thread_zext_ln224_fu_512_p1();
    void thread_zext_ln247_1_fu_498_p1();
    void thread_zext_ln247_fu_356_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
