# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test-phase2.srcs/sources_1/new/camera_config_top.v" \
"../../../../../SCCB_config/SCCB_config.srcs/sources_1/new/config_ROM.v" \
"../../../../../SCCB_config/SCCB_config.srcs/sources_1/new/config_SCCB.v" \
"../../../../../SCCB_config/SCCB_config.srcs/sources_1/new/config_control.v" \
"../../../../../test-phase1/test-phase1.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
