Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sat May 23 12:42:32 2015
| Host         : Owner-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file smo_linear_system_wrapper_timing_summary_routed.rpt -rpx smo_linear_system_wrapper_timing_summary_routed.rpx
| Design       : smo_linear_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0                24364        0.015        0.000                      0                24364        4.020        0.000                       0                 10632  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.181        0.000                      0                24364        0.015        0.000                      0                24364        4.020        0.000                       0                 10631  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.903ns (35.267%)  route 5.329ns (64.733%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.712     3.006    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X56Y54         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, routed)           0.802     4.264    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRY_OUT
    SLICE_X55Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.388 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=107, routed)         0.933     5.321    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.445 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_6/O
                         net (fo=2, routed)           0.445     5.890    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_6_n_4
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.014 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.410     6.424    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.548 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.548    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.098 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.001     7.099    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0][3]
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.213    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0][7]
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.441 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.667     8.108    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[48]_0[10]
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.313     8.421 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, routed)           0.555     8.975    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_4
    SLICE_X53Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.099 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     9.099    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/I0
    SLICE_X53Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.311 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.311    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X53Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     9.405 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.528     9.933    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.316    10.249 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.988    11.238    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y26          DSP48E1                                      r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.562    12.741    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y26          DSP48E1                                      r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.418    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.661ns (32.355%)  route 5.563ns (67.645%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.749 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.710     3.004    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/aclk
    SLICE_X54Y92         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, routed)           0.884     4.406    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD[0]
    SLICE_X53Y94         LUT3 (Prop_lut3_I1_O)        0.124     4.530 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=107, routed)         0.629     5.159    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.283 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.694     5.977    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5_n_4
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124     6.101 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.585     6.686    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2_n_4
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.124     6.810 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.810    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.360 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.360    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0][3]
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.474    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0][7]
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.944     8.532    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[44][0]
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.656 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5/O
                         net (fo=1, routed)           0.754     9.411    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]_0
    SLICE_X46Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.535 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2/O
                         net (fo=1, routed)           0.000     9.535    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X46Y98         MUXF7 (Prop_muxf7_I1_O)      0.214     9.749 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.749    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X46Y98         MUXF8 (Prop_muxf8_I1_O)      0.088     9.837 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.332    10.169    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.319    10.488 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.740    11.228    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y39          DSP48E1                                      r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.570    12.749    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y39          DSP48E1                                      r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.129    12.878    
                         clock uncertainty           -0.154    12.724    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.426    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 1.450ns (15.724%)  route 7.772ns (84.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.737     3.031    smo_linear_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=33, routed)          7.772    12.252    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/s_axi_smo_io_WDATA[30]
    RAMB36_X0Y8          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.622    12.801    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.241    12.521    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 1.450ns (15.747%)  route 7.758ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.737     3.031    smo_linear_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=33, routed)          7.758    12.239    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/s_axi_smo_io_WDATA[24]
    RAMB36_X0Y9          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.623    12.802    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.241    12.522    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_0_value/gen_write[1].mem_reg_0/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.450ns (15.829%)  route 7.710ns (84.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.737     3.031    smo_linear_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=33, routed)          7.710    12.191    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_0_value/s_axi_smo_io_WDATA[30]
    RAMB36_X1Y6          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_0_value/gen_write[1].mem_reg_0/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.611    12.790    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_0_value/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_0_value/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.115    12.905    
                         clock uncertainty           -0.154    12.751    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.241    12.510    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_0_value/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 1.450ns (15.822%)  route 7.715ns (84.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.737     3.031    smo_linear_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=33, routed)          7.715    12.195    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/s_axi_smo_io_WDATA[12]
    RAMB36_X0Y8          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.622    12.801    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    12.521    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 1.450ns (15.834%)  route 7.708ns (84.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.737     3.031    smo_linear_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=33, routed)          7.708    12.188    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/s_axi_smo_io_WDATA[24]
    RAMB36_X0Y8          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.622    12.801    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.241    12.521    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_1_value/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 3.085ns (37.190%)  route 5.210ns (62.810%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.703     2.997    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X84Y76         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, routed)           0.937     4.390    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRY_OUT
    SLICE_X89Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.514 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=107, routed)         0.809     5.323    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X90Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.447 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_6/O
                         net (fo=3, routed)           0.796     6.244    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_6_n_4
    SLICE_X93Y72         LUT2 (Prop_lut2_I1_O)        0.149     6.393 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.439     6.832    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2_n_4
    SLICE_X92Y73         LUT3 (Prop_lut3_I0_O)        0.332     7.164 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     7.164    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[5]
    SLICE_X92Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.697 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.697    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0][7]
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.951 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.558     8.510    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[48]_0[8]
    SLICE_X93Y74         LUT6 (Prop_lut6_I3_O)        0.367     8.877 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, routed)           0.669     9.546    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_4
    SLICE_X93Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.670 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     9.670    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/I0
    SLICE_X93Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     9.882 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.882    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X93Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     9.976 f  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.467    10.443    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X92Y78         LUT2 (Prop_lut2_I1_O)        0.316    10.759 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.534    11.292    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X3Y31          DSP48E1                                      r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.683    12.862    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y31          DSP48E1                                      r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.229    13.092    
                         clock uncertainty           -0.154    12.937    
    DSP48_X3Y31          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.639    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 1.450ns (15.885%)  route 7.678ns (84.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.737     3.031    smo_linear_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.481 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=33, routed)          7.678    12.159    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/s_axi_smo_io_WDATA[10]
    RAMB36_X0Y9          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.623    12.802    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    12.522    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_sv_3_id/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_output_r/gen_write[1].mem_reg_1/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 1.450ns (15.971%)  route 7.629ns (84.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.737     3.031    smo_linear_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=33, routed)          7.629    12.110    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_output_r/s_axi_smo_io_WDATA[29]
    RAMB36_X3Y16         RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_output_r/gen_write[1].mem_reg_1/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       1.568    12.747    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_output_r/ap_clk
    RAMB36_X3Y16         RAMB36E1                                     r  smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_output_r/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.241    12.481    smo_linear_system_i/synth_top_0/inst/synth_top_smo_io_s_axi_U/int_output_r/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  0.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.498%)  route 0.207ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.545     0.880    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/clk
    SLICE_X52Y24         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[47]/Q
                         net (fo=1, routed)           0.207     1.229    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/D[38]
    SLICE_X48Y24         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.813     1.179    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/aclk
    SLICE_X48Y24         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[94]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.070     1.214    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/lambda_load_reg_475_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.557     0.892    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_clk
    SLICE_X50Y40         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/lambda_load_reg_475_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/lambda_load_reg_475_reg[54]/Q
                         net (fo=1, routed)           0.159     1.200    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/lambda_load_reg_475_reg[63][54]
    SLICE_X49Y40         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.828     1.194    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/ap_clk
    SLICE_X49Y40         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[54]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.023     1.182    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.426%)  route 0.174ns (57.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.543     0.879    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/ap_clk
    SLICE_X52Y79         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[62]/Q
                         net (fo=1, routed)           0.174     1.180    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/Q[62]
    SLICE_X48Y80         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.814     1.180    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/ap_clk
    SLICE_X48Y80         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[62]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.017     1.162    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.097%)  route 0.169ns (56.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.542     0.878    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/ap_clk
    SLICE_X52Y72         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[54]/Q
                         net (fo=1, routed)           0.169     1.175    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/Q[54]
    SLICE_X49Y73         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.809     1.175    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/ap_clk
    SLICE_X49Y73         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[54]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.016     1.156    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/lambda_load_reg_475_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.595%)  route 0.153ns (54.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.556     0.891    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_clk
    SLICE_X51Y39         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/lambda_load_reg_475_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/lambda_load_reg_475_reg[19]/Q
                         net (fo=1, routed)           0.153     1.172    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/lambda_load_reg_475_reg[63][19]
    SLICE_X49Y40         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.828     1.194    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/ap_clk
    SLICE_X49Y40         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[19]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)        -0.006     1.153    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/din0_buf1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.968%)  route 0.221ns (61.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.542     0.878    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/ap_clk
    SLICE_X52Y71         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[0]/Q
                         net (fo=1, routed)           0.221     1.239    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/Q[0]
    SLICE_X49Y73         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.809     1.175    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/ap_clk
    SLICE_X49Y73         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[0]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.070     1.210    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_2_reg_918_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_reg_390_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.789%)  route 0.223ns (61.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.559     0.895    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/ap_clk
    SLICE_X49Y39         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_2_reg_918_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_2_reg_918_reg[38]/Q
                         net (fo=1, routed)           0.223     1.258    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_2_reg_918[38]
    SLICE_X52Y42         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_reg_390_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.824     1.190    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/ap_clk
    SLICE_X52Y42         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_reg_390_reg[38]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070     1.225    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/dot_reg_390_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/tmp_9_reg_665_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.441%)  route 0.181ns (58.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.554     0.890    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X49Y91         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/Q
                         net (fo=2, routed)           0.181     1.198    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/grp_fu_326_p2[25]
    SLICE_X53Y91         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/tmp_9_reg_665_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.819     1.185    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/ap_clk
    SLICE_X53Y91         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/tmp_9_reg_665_reg[25]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.012     1.162    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/tmp_9_reg_665_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.687%)  route 0.187ns (59.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.561     0.896    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_clk
    SLICE_X48Y45         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg[66]/Q
                         net (fo=2, routed)           0.187     1.211    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg_n_4_[66]
    SLICE_X51Y46         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.825     1.191    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_clk
    SLICE_X51Y46         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg[67]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.017     1.173    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/ap_CS_fsm_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.304%)  route 0.227ns (61.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.542     0.878    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/ap_clk
    SLICE_X52Y71         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/weight_load_reg_650_reg[52]/Q
                         net (fo=1, routed)           0.227     1.246    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/Q[52]
    SLICE_X49Y73         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_linear_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10693, routed)       0.809     1.175    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/ap_clk
    SLICE_X49Y73         FDRE                                         r  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[52]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.066     1.206    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/din0_buf1_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y46   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X0Y15   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y20   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y3    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y4    smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y19   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y16   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y33   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y26   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y28   smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y65  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y65  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y65  smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_linear_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { smo_linear_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  smo_linear_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



