Running in Lattice mode

                               Synplify Pro (R) 

                Version R-2021.03L-SP1 for win64 - Aug 10, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    IF11R205-14
Date:        Thu Apr  7 09:51:06 2022
Version:     R-2021.03L-SP1

Arguments:   -product synplify_pro -batch Lab3_impl1_synplify.tcl
ProductType: synplify_pro




log file: "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Apr  7 09:51:09 2022

Return Code: 0
Run Time:00h:00m:02s
log file: "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Thu Apr  7 09:51:10 2022

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Thu Apr  7 09:51:10 2022

Running: compiler (Compile Input) on proj_1|impl1
# Thu Apr  7 09:51:10 2022
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\synwork\Lab3_impl1_comp.srs to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srs

compiler completed
# Thu Apr  7 09:51:17 2022

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Thu Apr  7 09:51:18 2022

multi_srs_gen completed
# Thu Apr  7 09:51:19 2022

Return Code: 0
Run Time:00h:00m:01s
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\synwork\Lab3_impl1_mult.srs to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srs
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srr to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Thu Apr  7 09:51:19 2022

premap completed with warnings
# Thu Apr  7 09:51:34 2022

Return Code: 1
Run Time:00h:00m:15s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Thu Apr  7 09:51:34 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Thu Apr  7 09:51:34 2022
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\synwork\Lab3_impl1_m.srm to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srm

fpga_mapper completed with warnings
# Thu Apr  7 09:51:46 2022

Return Code: 1
Run Time:00h:00m:12s
Complete: Map on proj_1|impl1
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srr to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\Lab3_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "Lab3_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Trecias Laboras\impl1\proj_1.prj
batch mode default:no
