GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
1579c40ce42a1b7f5c2abf39208c9993  /benchrun/accelsim-ptx/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/transpose
self exe links to: /benchrun/accelsim-ptx/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/transpose "
self exe links to: /benchrun/accelsim-ptx/cuda10-transpose/sm6_gtx1080/input-repeat3-dimx32-dimy32/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x56004dc03420, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x56004dc03286, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x56004dc030ec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x56004dc02f52, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x56004dc02db8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x56004dc02c1e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x56004dc02a84, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x56004dc028ea, fat_cubin_handle = 1
Transpose Starting...

GPU Device 0: "Volta" with compute capability 7.0

> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 64 (Cores/MP) = 1280 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 32
> MatrixSize Y = 32

Matrix size: 32x32 (2x2 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1294
gpu_sim_insn = 20480
gpu_ipc =      15.8269
gpu_tot_sim_cycle = 1294
gpu_tot_sim_insn = 20480
gpu_tot_ipc =      15.8269
gpu_tot_issued_cta = 4
gpu_occupancy = 12.2849% 
gpu_tot_occupancy = 12.2849% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       0.1082
partiton_level_parallism_total  =       0.1082
partiton_level_parallism_util =       2.0000
partiton_level_parallism_util_total  =       2.0000
L2_BW  =      10.2548 GB/Sec
L2_BW_total  =      10.2548 GB/Sec
gpu_total_sim_rate=20480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 320
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 96
	L1C_total_cache_misses = 96
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 96
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 92
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 96
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 20480
gpgpu_n_tot_w_icount = 640
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62	W0_Idle:6382	W0_Scoreboard:3204	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:640
single_issue_nums: WS0:224	WS1:224	
dual_issue_nums: WS0:48	WS1:48	
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4608 {72:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 297 
max_icnt2mem_latency = 13 
maxmrqlatency = 52 
max_icnt2sh_latency = 30 
averagemflatency = 148 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 18 
mrq_lat_table:20 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	81 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	80 	29 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        113        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        101       100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        101       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        101       100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        102       103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        100        99    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        100       101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        100       101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2161 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03977
n_activity=264 dram_eff=0.3333
bk0: 16a 2057i bk1: 12a 2078i bk2: 0a 2210i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039765 
total_CMD = 2213 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 2018 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2161 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.003615 
CoL_Bus_Util = 0.019883 
Either_Row_CoL_Bus_Util = 0.023498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.211026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2120i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.210574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.210574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2120i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.110709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2121i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.175328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.175328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2120i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.136918
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2116i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.153638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.153638
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2116i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.160868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.160868
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2213 n_nop=2179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02892
n_activity=120 dram_eff=0.5333
bk0: 8a 2116i bk1: 8a 2109i bk2: 0a 2211i bk3: 0a 2213i bk4: 0a 2213i bk5: 0a 2213i bk6: 0a 2213i bk7: 0a 2213i bk8: 0a 2213i bk9: 0a 2213i bk10: 0a 2213i bk11: 0a 2213i bk12: 0a 2213i bk13: 0a 2213i bk14: 0a 2213i bk15: 0a 2214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028920 
total_CMD = 2213 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2102 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2213 
n_nop = 2179 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.014460 
Either_Row_CoL_Bus_Util = 0.015364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.156801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 3, Miss_rate = 0.250, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 140
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=308
icnt_total_pkts_simt_to_mem=268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.95
	minimum = 6
	maximum = 53
Network latency average = 12.2464
	minimum = 6
	maximum = 53
Slowest packet = 104
Flit latency average = 12.9462
	minimum = 6
	maximum = 51
Slowest flit = 176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00234899
	minimum = 0 (at node 4)
	maximum = 0.0146812 (at node 0)
Accepted packet rate average = 0.00234899
	minimum = 0 (at node 4)
	maximum = 0.0146812 (at node 0)
Injected flit rate average = 0.00483221
	minimum = 0 (at node 4)
	maximum = 0.028104 (at node 0)
Accepted flit rate average= 0.00483221
	minimum = 0 (at node 4)
	maximum = 0.0322987 (at node 0)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.95 (1 samples)
	minimum = 6 (1 samples)
	maximum = 53 (1 samples)
Network latency average = 12.2464 (1 samples)
	minimum = 6 (1 samples)
	maximum = 53 (1 samples)
Flit latency average = 12.9462 (1 samples)
	minimum = 6 (1 samples)
	maximum = 51 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00234899 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0146812 (1 samples)
Accepted packet rate average = 0.00234899 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0146812 (1 samples)
Injected flit rate average = 0.00483221 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.028104 (1 samples)
Accepted flit rate average = 0.00483221 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0322987 (1 samples)
Injected packet size average = 2.05714 (1 samples)
Accepted packet size average = 2.05714 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 20480 (inst/sec)
gpgpu_simulation_rate = 1294 (cycle/sec)
gpgpu_silicon_slowdown = 1241885x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 771
gpu_sim_insn = 20480
gpu_ipc =      26.5629
gpu_tot_sim_cycle = 2065
gpu_tot_sim_insn = 40960
gpu_tot_ipc =      19.8354
gpu_tot_issued_cta = 8
gpu_occupancy = 12.2526% 
gpu_tot_occupancy = 12.2728% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       0.1816
partiton_level_parallism_total  =       0.1356
partiton_level_parallism_util =       1.7500
partiton_level_parallism_util_total  =       1.8667
L2_BW  =      17.2111 GB/Sec
L2_BW_total  =      12.8521 GB/Sec
gpu_total_sim_rate=40960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192
	L1C_total_cache_misses = 192
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 184
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 40960
gpgpu_n_tot_w_icount = 1280
gpgpu_n_stall_shd_mem = 130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:126	W0_Idle:9688	W0_Scoreboard:5400	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1280
single_issue_nums: WS0:448	WS1:448	
dual_issue_nums: WS0:96	WS1:96	
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9216 {72:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
maxmflatency = 297 
max_icnt2mem_latency = 13 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 203 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 17 
mrq_lat_table:20 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	213 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	196 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168 	45 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        184       139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        169       166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        167       169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        171       166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        169       172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        172       166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        170       172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        170       172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3479 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02492
n_activity=264 dram_eff=0.3333
bk0: 16a 3375i bk1: 12a 3396i bk2: 0a 3528i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.024922 
total_CMD = 3531 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 3336 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3479 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.002266 
CoL_Bus_Util = 0.012461 
Either_Row_CoL_Bus_Util = 0.014727 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.132257
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3438i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.131974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3438i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0693854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3439i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.109884
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3438i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0858114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3434i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.09629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3434i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.100821
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3531 n_nop=3497 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01813
n_activity=120 dram_eff=0.5333
bk0: 8a 3434i bk1: 8a 3427i bk2: 0a 3529i bk3: 0a 3531i bk4: 0a 3531i bk5: 0a 3531i bk6: 0a 3531i bk7: 0a 3531i bk8: 0a 3531i bk9: 0a 3531i bk10: 0a 3531i bk11: 0a 3531i bk12: 0a 3531i bk13: 0a 3531i bk14: 0a 3531i bk15: 0a 3532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018125 
total_CMD = 3531 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3420 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3531 
n_nop = 3497 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0982724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 3, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 280
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.1250
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=616
icnt_total_pkts_simt_to_mem=536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.475
	minimum = 6
	maximum = 55
Network latency average = 11.55
	minimum = 6
	maximum = 55
Slowest packet = 378
Flit latency average = 11.908
	minimum = 6
	maximum = 53
Slowest flit = 734
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 4)
Accepted packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 4)
Injected flit rate average = 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0471831 (at node 4)
Accepted flit rate average= 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0542254 (at node 4)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7125 (2 samples)
	minimum = 6 (2 samples)
	maximum = 54 (2 samples)
Network latency average = 11.8982 (2 samples)
	minimum = 6 (2 samples)
	maximum = 54 (2 samples)
Flit latency average = 12.4271 (2 samples)
	minimum = 6 (2 samples)
	maximum = 52 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00314633 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0196645 (2 samples)
Accepted packet rate average = 0.00314633 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0196645 (2 samples)
Injected flit rate average = 0.00647245 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0376436 (2 samples)
Accepted flit rate average = 0.00647245 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.043262 (2 samples)
Injected packet size average = 2.05714 (2 samples)
Accepted packet size average = 2.05714 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 40960 (inst/sec)
gpgpu_simulation_rate = 2065 (cycle/sec)
gpgpu_silicon_slowdown = 778208x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4copyPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 771
gpu_sim_insn = 20480
gpu_ipc =      26.5629
gpu_tot_sim_cycle = 2836
gpu_tot_sim_insn = 61440
gpu_tot_ipc =      21.6643
gpu_tot_issued_cta = 12
gpu_occupancy = 12.2526% 
gpu_tot_occupancy = 12.2673% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       0.1816
partiton_level_parallism_total  =       0.1481
partiton_level_parallism_util =       1.7500
partiton_level_parallism_util_total  =       1.8261
L2_BW  =      17.2111 GB/Sec
L2_BW_total  =      14.0371 GB/Sec
gpu_total_sim_rate=61440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 960
	L1I_total_cache_misses = 192
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 288
	L1C_total_cache_misses = 288
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 276
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 960

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 61440
gpgpu_n_tot_w_icount = 1920
gpgpu_n_stall_shd_mem = 196
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 12
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:190	W0_Idle:12994	W0_Scoreboard:7596	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
single_issue_nums: WS0:672	WS1:672	
dual_issue_nums: WS0:144	WS1:144	
traffic_breakdown_coretomem[CONST_ACC_R] = 96 {8:12,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13824 {72:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 192 {8:24,}
traffic_breakdown_memtocore[CONST_ACC_R] = 864 {72:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13824 {72:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 3264 {136:24,}
maxmflatency = 297 
max_icnt2mem_latency = 13 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 170 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 13 
mrq_lat_table:20 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	345 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	292 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	256 	61 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        255       193    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        236       231    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        234       236    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        241       233    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        237       240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        243       233    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        240       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        240       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4797 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01815
n_activity=264 dram_eff=0.3333
bk0: 16a 4693i bk1: 12a 4714i bk2: 0a 4846i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018148 
total_CMD = 4849 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 4654 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4797 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001650 
CoL_Bus_Util = 0.009074 
Either_Row_CoL_Bus_Util = 0.010724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0963085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0132
n_activity=120 dram_eff=0.5333
bk0: 8a 4756i bk1: 8a 4745i bk2: 0a 4847i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013199 
total_CMD = 4849 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4738 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4815 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.006599 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0961023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0132
n_activity=120 dram_eff=0.5333
bk0: 8a 4756i bk1: 8a 4745i bk2: 0a 4847i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013199 
total_CMD = 4849 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4738 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4815 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.006599 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0505259
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0132
n_activity=120 dram_eff=0.5333
bk0: 8a 4757i bk1: 8a 4745i bk2: 0a 4847i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013199 
total_CMD = 4849 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4738 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4815 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.006599 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0800165
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0132
n_activity=120 dram_eff=0.5333
bk0: 8a 4756i bk1: 8a 4745i bk2: 0a 4847i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013199 
total_CMD = 4849 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4738 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4815 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.006599 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0624871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0132
n_activity=120 dram_eff=0.5333
bk0: 8a 4752i bk1: 8a 4745i bk2: 0a 4847i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013199 
total_CMD = 4849 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4738 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4815 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.006599 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0701175
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0132
n_activity=120 dram_eff=0.5333
bk0: 8a 4752i bk1: 8a 4745i bk2: 0a 4847i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013199 
total_CMD = 4849 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4738 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4815 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.006599 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0734172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=4815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0132
n_activity=120 dram_eff=0.5333
bk0: 8a 4752i bk1: 8a 4745i bk2: 0a 4847i bk3: 0a 4849i bk4: 0a 4849i bk5: 0a 4849i bk6: 0a 4849i bk7: 0a 4849i bk8: 0a 4849i bk9: 0a 4849i bk10: 0a 4849i bk11: 0a 4849i bk12: 0a 4849i bk13: 0a 4849i bk14: 0a 4849i bk15: 0a 4850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013199 
total_CMD = 4849 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4738 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4849 
n_nop = 4815 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.006599 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0715612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 3, Miss_rate = 0.083, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 420
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=924
icnt_total_pkts_simt_to_mem=804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.475
	minimum = 6
	maximum = 55
Network latency average = 11.55
	minimum = 6
	maximum = 55
Slowest packet = 658
Flit latency average = 11.908
	minimum = 6
	maximum = 53
Slowest flit = 1310
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 8)
Accepted packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 8)
Injected flit rate average = 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0471831 (at node 8)
Accepted flit rate average= 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0542254 (at node 8)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6333 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.3333 (3 samples)
Network latency average = 11.7821 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.3333 (3 samples)
Flit latency average = 12.2541 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00341211 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0213257 (3 samples)
Accepted packet rate average = 0.00341211 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0213257 (3 samples)
Injected flit rate average = 0.00701919 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0408234 (3 samples)
Accepted flit rate average = 0.00701919 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0469165 (3 samples)
Injected packet size average = 2.05714 (3 samples)
Accepted packet size average = 2.05714 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 61440 (inst/sec)
gpgpu_simulation_rate = 2836 (cycle/sec)
gpgpu_silicon_slowdown = 566643x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z4copyPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 771
gpu_sim_insn = 20480
gpu_ipc =      26.5629
gpu_tot_sim_cycle = 3607
gpu_tot_sim_insn = 81920
gpu_tot_ipc =      22.7114
gpu_tot_issued_cta = 16
gpu_occupancy = 12.2526% 
gpu_tot_occupancy = 12.2642% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13
partiton_level_parallism =       0.1816
partiton_level_parallism_total  =       0.1553
partiton_level_parallism_util =       1.7500
partiton_level_parallism_util_total  =       1.8065
L2_BW  =      17.2111 GB/Sec
L2_BW_total  =      14.7156 GB/Sec
gpu_total_sim_rate=81920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1280
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 384
	L1C_total_cache_misses = 384
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 224
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 81920
gpgpu_n_tot_w_icount = 2560
gpgpu_n_stall_shd_mem = 262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:254	W0_Idle:16300	W0_Scoreboard:9792	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2560
single_issue_nums: WS0:896	WS1:896	
dual_issue_nums: WS0:192	WS1:192	
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmflatency = 297 
max_icnt2mem_latency = 13 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 159 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 11 
mrq_lat_table:20 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	477 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	388 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	344 	77 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        327       247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        304       297    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        300       303    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        310       299    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        305       308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        314       300    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        311       314    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        311       314    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6115 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01427
n_activity=264 dram_eff=0.3333
bk0: 16a 6011i bk1: 12a 6032i bk2: 0a 6164i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014269 
total_CMD = 6167 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 5972 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6115 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.007135 
Either_Row_CoL_Bus_Util = 0.008432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0757256
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=120 dram_eff=0.5333
bk0: 8a 6074i bk1: 8a 6063i bk2: 0a 6165i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010378 
total_CMD = 6167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.005189 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0755635
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=120 dram_eff=0.5333
bk0: 8a 6074i bk1: 8a 6063i bk2: 0a 6165i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010378 
total_CMD = 6167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.005189 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0397276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=120 dram_eff=0.5333
bk0: 8a 6075i bk1: 8a 6063i bk2: 0a 6165i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010378 
total_CMD = 6167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.005189 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0629155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=120 dram_eff=0.5333
bk0: 8a 6074i bk1: 8a 6063i bk2: 0a 6165i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010378 
total_CMD = 6167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.005189 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0491325
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=120 dram_eff=0.5333
bk0: 8a 6070i bk1: 8a 6063i bk2: 0a 6165i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010378 
total_CMD = 6167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.005189 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0551322
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=120 dram_eff=0.5333
bk0: 8a 6070i bk1: 8a 6063i bk2: 0a 6165i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010378 
total_CMD = 6167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.005189 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0577266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6167 n_nop=6133 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01038
n_activity=120 dram_eff=0.5333
bk0: 8a 6070i bk1: 8a 6063i bk2: 0a 6165i bk3: 0a 6167i bk4: 0a 6167i bk5: 0a 6167i bk6: 0a 6167i bk7: 0a 6167i bk8: 0a 6167i bk9: 0a 6167i bk10: 0a 6167i bk11: 0a 6167i bk12: 0a 6167i bk13: 0a 6167i bk14: 0a 6167i bk15: 0a 6168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010378 
total_CMD = 6167 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6056 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6167 
n_nop = 6133 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000324 
CoL_Bus_Util = 0.005189 
Either_Row_CoL_Bus_Util = 0.005513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0562672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 3, Miss_rate = 0.062, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 560
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1232
icnt_total_pkts_simt_to_mem=1072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.475
	minimum = 6
	maximum = 55
Network latency average = 11.55
	minimum = 6
	maximum = 55
Slowest packet = 938
Flit latency average = 11.908
	minimum = 6
	maximum = 53
Slowest flit = 1886
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 12)
Accepted packet rate average = 0.00394366
	minimum = 0 (at node 0)
	maximum = 0.0246479 (at node 12)
Injected flit rate average = 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0471831 (at node 12)
Accepted flit rate average= 0.00811268
	minimum = 0 (at node 0)
	maximum = 0.0542254 (at node 12)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5938 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.5 (4 samples)
Network latency average = 11.7241 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.5 (4 samples)
Flit latency average = 12.1675 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00354499 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0221562 (4 samples)
Accepted packet rate average = 0.00354499 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0221562 (4 samples)
Injected flit rate average = 0.00729256 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0424133 (4 samples)
Accepted flit rate average = 0.00729256 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0487437 (4 samples)
Injected packet size average = 2.05714 (4 samples)
Accepted packet size average = 2.05714 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 81920 (inst/sec)
gpgpu_simulation_rate = 3607 (cycle/sec)
gpgpu_silicon_slowdown = 445522x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 1236
gpu_sim_insn = 35840
gpu_ipc =      28.9968
gpu_tot_sim_cycle = 4843
gpu_tot_sim_insn = 117760
gpu_tot_ipc =      24.3155
gpu_tot_issued_cta = 20
gpu_occupancy = 12.3402% 
gpu_tot_occupancy = 12.2837% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 25
partiton_level_parallism =       0.1165
partiton_level_parallism_total  =       0.1454
partiton_level_parallism_util =       1.8947
partiton_level_parallism_util_total  =       1.8238
L2_BW  =      11.0428 GB/Sec
L2_BW_total  =      13.7782 GB/Sec
gpu_total_sim_rate=117760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1888
	L1I_total_cache_misses = 352
	L1I_total_cache_miss_rate = 0.1864
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 512
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 352
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 308
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1888

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 119808
gpgpu_n_tot_w_icount = 3744
gpgpu_n_stall_shd_mem = 356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367	W0_Idle:22403	W0_Scoreboard:12300	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3744
single_issue_nums: WS0:1424	WS1:1424	
dual_issue_nums: WS0:224	WS1:224	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23040 {72:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23040 {72:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2560 {8:320,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmflatency = 297 
max_icnt2mem_latency = 14 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 152 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 9 
mrq_lat_table:22 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	609 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	484 	220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	433 	105 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        396       300    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        296       290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        369       370    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        378       367    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        373       377    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        384       371    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        380       384    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        381       385    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8229 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01063
n_activity=264 dram_eff=0.3333
bk0: 16a 8125i bk1: 12a 8146i bk2: 0a 8278i bk3: 0a 8281i bk4: 0a 8281i bk5: 0a 8281i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8281i bk13: 0a 8281i bk14: 0a 8281i bk15: 0a 8282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010627 
total_CMD = 8281 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 8086 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8229 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000966 
CoL_Bus_Util = 0.005313 
Either_Row_CoL_Bus_Util = 0.006279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0563942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8235 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009661
n_activity=224 dram_eff=0.3571
bk0: 12a 8158i bk1: 12a 8146i bk2: 0a 8278i bk3: 0a 8280i bk4: 0a 8280i bk5: 0a 8280i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8282i bk13: 0a 8282i bk14: 0a 8282i bk15: 0a 8283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009661 
total_CMD = 8281 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 8106 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8235 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000725 
CoL_Bus_Util = 0.004830 
Either_Row_CoL_Bus_Util = 0.005555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0562734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8247 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007729
n_activity=120 dram_eff=0.5333
bk0: 8a 8188i bk1: 8a 8177i bk2: 0a 8279i bk3: 0a 8281i bk4: 0a 8281i bk5: 0a 8281i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8281i bk13: 0a 8281i bk14: 0a 8281i bk15: 0a 8282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007729 
total_CMD = 8281 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8170 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8247 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003864 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0295858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8247 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007729
n_activity=120 dram_eff=0.5333
bk0: 8a 8189i bk1: 8a 8177i bk2: 0a 8279i bk3: 0a 8281i bk4: 0a 8281i bk5: 0a 8281i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8281i bk13: 0a 8281i bk14: 0a 8281i bk15: 0a 8282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007729 
total_CMD = 8281 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8170 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8247 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003864 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0468542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8247 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007729
n_activity=120 dram_eff=0.5333
bk0: 8a 8188i bk1: 8a 8177i bk2: 0a 8279i bk3: 0a 8281i bk4: 0a 8281i bk5: 0a 8281i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8281i bk13: 0a 8281i bk14: 0a 8281i bk15: 0a 8282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007729 
total_CMD = 8281 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8170 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8247 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003864 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0365898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8247 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007729
n_activity=120 dram_eff=0.5333
bk0: 8a 8184i bk1: 8a 8177i bk2: 0a 8279i bk3: 0a 8281i bk4: 0a 8281i bk5: 0a 8281i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8281i bk13: 0a 8281i bk14: 0a 8281i bk15: 0a 8282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007729 
total_CMD = 8281 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8170 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8247 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003864 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0410578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8247 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007729
n_activity=120 dram_eff=0.5333
bk0: 8a 8184i bk1: 8a 8177i bk2: 0a 8279i bk3: 0a 8281i bk4: 0a 8281i bk5: 0a 8281i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8281i bk13: 0a 8281i bk14: 0a 8281i bk15: 0a 8282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007729 
total_CMD = 8281 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8170 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8247 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003864 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.04299
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8281 n_nop=8247 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007729
n_activity=120 dram_eff=0.5333
bk0: 8a 8184i bk1: 8a 8177i bk2: 0a 8279i bk3: 0a 8281i bk4: 0a 8281i bk5: 0a 8281i bk6: 0a 8281i bk7: 0a 8281i bk8: 0a 8281i bk9: 0a 8281i bk10: 0a 8281i bk11: 0a 8281i bk12: 0a 8281i bk13: 0a 8281i bk14: 0a 8281i bk15: 0a 8282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007729 
total_CMD = 8281 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8170 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8281 
n_nop = 8247 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003864 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0419032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 3, Miss_rate = 0.050, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 3, Miss_rate = 0.068, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 44, Miss = 3, Miss_rate = 0.068, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 704
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1560
icnt_total_pkts_simt_to_mem=1344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3854
	minimum = 6
	maximum = 54
Network latency average = 11.191
	minimum = 6
	maximum = 54
Slowest packet = 1258
Flit latency average = 11.4817
	minimum = 6
	maximum = 52
Slowest flit = 2574
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252964
	minimum = 0 (at node 0)
	maximum = 0.0158103 (at node 16)
Accepted packet rate average = 0.00252964
	minimum = 0 (at node 0)
	maximum = 0.0158103 (at node 16)
Injected flit rate average = 0.00527009
	minimum = 0 (at node 0)
	maximum = 0.0298639 (at node 16)
Accepted flit rate average= 0.00527009
	minimum = 0 (at node 0)
	maximum = 0.0360123 (at node 16)
Injected packet length average = 2.08333
Accepted packet length average = 2.08333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5521 (5 samples)
	minimum = 6 (5 samples)
	maximum = 54.4 (5 samples)
Network latency average = 11.6175 (5 samples)
	minimum = 6 (5 samples)
	maximum = 54.4 (5 samples)
Flit latency average = 12.0304 (5 samples)
	minimum = 6 (5 samples)
	maximum = 52.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00334192 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.020887 (5 samples)
Accepted packet rate average = 0.00334192 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.020887 (5 samples)
Injected flit rate average = 0.00688807 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0399034 (5 samples)
Accepted flit rate average = 0.00688807 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0461974 (5 samples)
Injected packet size average = 2.06111 (5 samples)
Accepted packet size average = 2.06111 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 117760 (inst/sec)
gpgpu_simulation_rate = 4843 (cycle/sec)
gpgpu_silicon_slowdown = 331819x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 738
gpu_sim_insn = 35840
gpu_ipc =      48.5637
gpu_tot_sim_cycle = 5581
gpu_tot_sim_insn = 153600
gpu_tot_ipc =      27.5219
gpu_tot_issued_cta = 24
gpu_occupancy = 12.2365% 
gpu_tot_occupancy = 12.2774% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 25
partiton_level_parallism =       0.1843
partiton_level_parallism_total  =       0.1505
partiton_level_parallism_util =       1.8133
partiton_level_parallism_util_total  =       1.8221
L2_BW  =      17.4670 GB/Sec
L2_BW_total  =      14.2660 GB/Sec
gpu_total_sim_rate=76800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2496
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 640
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.8000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2496

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 157696
gpgpu_n_tot_w_icount = 4928
gpgpu_n_stall_shd_mem = 460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 384
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:422	W0_Idle:25537	W0_Scoreboard:13837	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4928
single_issue_nums: WS0:1960	WS1:1960	
dual_issue_nums: WS0:252	WS1:252	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27648 {72:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27648 {72:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 297 
max_icnt2mem_latency = 14 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 149 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 9 
mrq_lat_table:22 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	737 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	566 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	509 	146 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        441       352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        351       343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        438       437    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        446       436    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        442       447    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        454       441    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        450       455    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        449       454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9491 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009221
n_activity=264 dram_eff=0.3333
bk0: 16a 9387i bk1: 12a 9408i bk2: 0a 9540i bk3: 0a 9543i bk4: 0a 9543i bk5: 0a 9543i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9543i bk13: 0a 9543i bk14: 0a 9543i bk15: 0a 9544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009221 
total_CMD = 9543 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 9348 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9491 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000838 
CoL_Bus_Util = 0.004611 
Either_Row_CoL_Bus_Util = 0.005449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0489364
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9497 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008383
n_activity=224 dram_eff=0.3571
bk0: 12a 9420i bk1: 12a 9408i bk2: 0a 9540i bk3: 0a 9542i bk4: 0a 9542i bk5: 0a 9542i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9544i bk13: 0a 9544i bk14: 0a 9544i bk15: 0a 9545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008383 
total_CMD = 9543 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 9368 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9497 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000629 
CoL_Bus_Util = 0.004192 
Either_Row_CoL_Bus_Util = 0.004820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0488316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006706
n_activity=120 dram_eff=0.5333
bk0: 8a 9450i bk1: 8a 9439i bk2: 0a 9541i bk3: 0a 9543i bk4: 0a 9543i bk5: 0a 9543i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9543i bk13: 0a 9543i bk14: 0a 9543i bk15: 0a 9544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006706 
total_CMD = 9543 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9432 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9509 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003353 
Either_Row_CoL_Bus_Util = 0.003563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0256733
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006706
n_activity=120 dram_eff=0.5333
bk0: 8a 9451i bk1: 8a 9439i bk2: 0a 9541i bk3: 0a 9543i bk4: 0a 9543i bk5: 0a 9543i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9543i bk13: 0a 9543i bk14: 0a 9543i bk15: 0a 9544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006706 
total_CMD = 9543 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9432 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9509 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003353 
Either_Row_CoL_Bus_Util = 0.003563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0406581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006706
n_activity=120 dram_eff=0.5333
bk0: 8a 9450i bk1: 8a 9439i bk2: 0a 9541i bk3: 0a 9543i bk4: 0a 9543i bk5: 0a 9543i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9543i bk13: 0a 9543i bk14: 0a 9543i bk15: 0a 9544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006706 
total_CMD = 9543 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9432 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9509 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003353 
Either_Row_CoL_Bus_Util = 0.003563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.031751
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006706
n_activity=120 dram_eff=0.5333
bk0: 8a 9446i bk1: 8a 9439i bk2: 0a 9541i bk3: 0a 9543i bk4: 0a 9543i bk5: 0a 9543i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9543i bk13: 0a 9543i bk14: 0a 9543i bk15: 0a 9544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006706 
total_CMD = 9543 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9432 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9509 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003353 
Either_Row_CoL_Bus_Util = 0.003563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0356282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006706
n_activity=120 dram_eff=0.5333
bk0: 8a 9446i bk1: 8a 9439i bk2: 0a 9541i bk3: 0a 9543i bk4: 0a 9543i bk5: 0a 9543i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9543i bk13: 0a 9543i bk14: 0a 9543i bk15: 0a 9544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006706 
total_CMD = 9543 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9432 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9509 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003353 
Either_Row_CoL_Bus_Util = 0.003563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0373048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9543 n_nop=9509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006706
n_activity=120 dram_eff=0.5333
bk0: 8a 9446i bk1: 8a 9439i bk2: 0a 9541i bk3: 0a 9543i bk4: 0a 9543i bk5: 0a 9543i bk6: 0a 9543i bk7: 0a 9543i bk8: 0a 9543i bk9: 0a 9543i bk10: 0a 9543i bk11: 0a 9543i bk12: 0a 9543i bk13: 0a 9543i bk14: 0a 9543i bk15: 0a 9544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006706 
total_CMD = 9543 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9432 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9543 
n_nop = 9509 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003353 
Either_Row_CoL_Bus_Util = 0.003563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0363617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84, Miss = 4, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 68, Miss = 3, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 3, Miss_rate = 0.054, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 3, Miss_rate = 0.054, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 840
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0440
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1856
icnt_total_pkts_simt_to_mem=1608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.5294
	minimum = 6
	maximum = 34
Network latency average = 11.1213
	minimum = 6
	maximum = 34
Slowest packet = 1522
Flit latency average = 11.5661
	minimum = 6
	maximum = 32
Slowest flit = 3116
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00400294
	minimum = 0 (at node 4)
	maximum = 0.0250184 (at node 0)
Accepted packet rate average = 0.00400294
	minimum = 0 (at node 4)
	maximum = 0.0250184 (at node 0)
Injected flit rate average = 0.00824135
	minimum = 0 (at node 4)
	maximum = 0.0485651 (at node 0)
Accepted flit rate average= 0.00824135
	minimum = 0 (at node 4)
	maximum = 0.0544518 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5483 (6 samples)
	minimum = 6 (6 samples)
	maximum = 51 (6 samples)
Network latency average = 11.5348 (6 samples)
	minimum = 6 (6 samples)
	maximum = 51 (6 samples)
Flit latency average = 11.953 (6 samples)
	minimum = 6 (6 samples)
	maximum = 49 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00345209 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0215756 (6 samples)
Accepted packet rate average = 0.00345209 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0215756 (6 samples)
Injected flit rate average = 0.00711361 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.041347 (6 samples)
Accepted flit rate average = 0.00711361 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0475731 (6 samples)
Injected packet size average = 2.06067 (6 samples)
Accepted packet size average = 2.06067 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 76800 (inst/sec)
gpgpu_simulation_rate = 2790 (cycle/sec)
gpgpu_silicon_slowdown = 575985x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 737
gpu_sim_insn = 35840
gpu_ipc =      48.6296
gpu_tot_sim_cycle = 6318
gpu_tot_sim_insn = 189440
gpu_tot_ipc =      29.9842
gpu_tot_issued_cta = 28
gpu_occupancy = 12.2273% 
gpu_tot_occupancy = 12.2716% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 25
partiton_level_parallism =       0.1845
partiton_level_parallism_total  =       0.1545
partiton_level_parallism_util =       1.8133
partiton_level_parallism_util_total  =       1.8209
L2_BW  =      17.4907 GB/Sec
L2_BW_total  =      14.6422 GB/Sec
gpu_total_sim_rate=94720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3104
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.1546
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 768
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.6667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3104

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 195584
gpgpu_n_tot_w_icount = 6112
gpgpu_n_stall_shd_mem = 564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 448
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 448
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:473	W0_Idle:28643	W0_Scoreboard:15364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6112
single_issue_nums: WS0:2490	WS1:2490	
dual_issue_nums: WS0:283	WS1:283	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32256 {72:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32256 {72:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 147 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 9 
mrq_lat_table:22 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	865 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	649 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	584 	184 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        486       405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        405       396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        505       505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        514       504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        511       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        524       511    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        519       525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        518       524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10751 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008146
n_activity=264 dram_eff=0.3333
bk0: 16a 10647i bk1: 12a 10668i bk2: 0a 10800i bk3: 0a 10803i bk4: 0a 10803i bk5: 0a 10803i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10803i bk13: 0a 10803i bk14: 0a 10803i bk15: 0a 10804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008146 
total_CMD = 10803 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 10608 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10751 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000741 
CoL_Bus_Util = 0.004073 
Either_Row_CoL_Bus_Util = 0.004813 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0432287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10757 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007405
n_activity=224 dram_eff=0.3571
bk0: 12a 10680i bk1: 12a 10668i bk2: 0a 10800i bk3: 0a 10802i bk4: 0a 10802i bk5: 0a 10802i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10804i bk13: 0a 10804i bk14: 0a 10804i bk15: 0a 10805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007405 
total_CMD = 10803 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 10628 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10757 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.003703 
Either_Row_CoL_Bus_Util = 0.004258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0431362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10769 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005924
n_activity=120 dram_eff=0.5333
bk0: 8a 10710i bk1: 8a 10699i bk2: 0a 10801i bk3: 0a 10803i bk4: 0a 10803i bk5: 0a 10803i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10803i bk13: 0a 10803i bk14: 0a 10803i bk15: 0a 10804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005924 
total_CMD = 10803 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10692 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10769 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0226789
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10769 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005924
n_activity=120 dram_eff=0.5333
bk0: 8a 10711i bk1: 8a 10699i bk2: 0a 10801i bk3: 0a 10803i bk4: 0a 10803i bk5: 0a 10803i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10803i bk13: 0a 10803i bk14: 0a 10803i bk15: 0a 10804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005924 
total_CMD = 10803 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10692 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10769 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0359159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10769 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005924
n_activity=120 dram_eff=0.5333
bk0: 8a 10710i bk1: 8a 10699i bk2: 0a 10801i bk3: 0a 10803i bk4: 0a 10803i bk5: 0a 10803i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10803i bk13: 0a 10803i bk14: 0a 10803i bk15: 0a 10804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005924 
total_CMD = 10803 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10692 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10769 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0280478
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10769 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005924
n_activity=120 dram_eff=0.5333
bk0: 8a 10706i bk1: 8a 10699i bk2: 0a 10801i bk3: 0a 10803i bk4: 0a 10803i bk5: 0a 10803i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10803i bk13: 0a 10803i bk14: 0a 10803i bk15: 0a 10804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005924 
total_CMD = 10803 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10692 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10769 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0314727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10769 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005924
n_activity=120 dram_eff=0.5333
bk0: 8a 10706i bk1: 8a 10699i bk2: 0a 10801i bk3: 0a 10803i bk4: 0a 10803i bk5: 0a 10803i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10803i bk13: 0a 10803i bk14: 0a 10803i bk15: 0a 10804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005924 
total_CMD = 10803 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10692 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10769 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0329538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10803 n_nop=10769 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005924
n_activity=120 dram_eff=0.5333
bk0: 8a 10706i bk1: 8a 10699i bk2: 0a 10801i bk3: 0a 10803i bk4: 0a 10803i bk5: 0a 10803i bk6: 0a 10803i bk7: 0a 10803i bk8: 0a 10803i bk9: 0a 10803i bk10: 0a 10803i bk11: 0a 10803i bk12: 0a 10803i bk13: 0a 10803i bk14: 0a 10803i bk15: 0a 10804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005924 
total_CMD = 10803 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10692 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10803 
n_nop = 10769 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0321207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 4, Miss_rate = 0.043, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 76, Miss = 3, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 68, Miss = 3, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 68, Miss = 3, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 976
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2152
icnt_total_pkts_simt_to_mem=1872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.375
	minimum = 6
	maximum = 39
Network latency average = 11.0404
	minimum = 6
	maximum = 39
Slowest packet = 1796
Flit latency average = 11.5179
	minimum = 6
	maximum = 37
Slowest flit = 3678
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00400884
	minimum = 0 (at node 0)
	maximum = 0.0250553 (at node 4)
Accepted packet rate average = 0.00400884
	minimum = 0 (at node 0)
	maximum = 0.0250553 (at node 4)
Injected flit rate average = 0.0082535
	minimum = 0 (at node 0)
	maximum = 0.0486367 (at node 4)
Accepted flit rate average= 0.0082535
	minimum = 0 (at node 0)
	maximum = 0.0545321 (at node 4)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5235 (7 samples)
	minimum = 6 (7 samples)
	maximum = 49.2857 (7 samples)
Network latency average = 11.4642 (7 samples)
	minimum = 6 (7 samples)
	maximum = 49.2857 (7 samples)
Flit latency average = 11.8908 (7 samples)
	minimum = 6 (7 samples)
	maximum = 47.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00353163 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0220727 (7 samples)
Accepted packet rate average = 0.00353163 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0220727 (7 samples)
Injected flit rate average = 0.00727646 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0423884 (7 samples)
Accepted flit rate average = 0.00727646 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0485673 (7 samples)
Injected packet size average = 2.06037 (7 samples)
Accepted packet size average = 2.06037 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 94720 (inst/sec)
gpgpu_simulation_rate = 3159 (cycle/sec)
gpgpu_silicon_slowdown = 508705x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 737
gpu_sim_insn = 35840
gpu_ipc =      48.6296
gpu_tot_sim_cycle = 7055
gpu_tot_sim_insn = 225280
gpu_tot_ipc =      31.9320
gpu_tot_issued_cta = 32
gpu_occupancy = 12.2273% 
gpu_tot_occupancy = 12.2670% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 25
partiton_level_parallism =       0.1845
partiton_level_parallism_total  =       0.1576
partiton_level_parallism_util =       1.8133
partiton_level_parallism_util_total  =       1.8200
L2_BW  =      17.4907 GB/Sec
L2_BW_total  =      14.9397 GB/Sec
gpu_total_sim_rate=112640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3712
	L1I_total_cache_misses = 544
	L1I_total_cache_miss_rate = 0.1466
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.5714
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3712

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 233472
gpgpu_n_tot_w_icount = 7296
gpgpu_n_stall_shd_mem = 668
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:524	W0_Idle:31749	W0_Scoreboard:16891	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7296
single_issue_nums: WS0:3020	WS1:3020	
dual_issue_nums: WS0:314	WS1:314	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36864 {72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 31 
averagemflatency = 146 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 8 
mrq_lat_table:22 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	993 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	732 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	659 	222 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        531       458    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        459       449    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        573       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        582       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        580       587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        593       582    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        588       595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        588       594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12011 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007295
n_activity=264 dram_eff=0.3333
bk0: 16a 11907i bk1: 12a 11928i bk2: 0a 12060i bk3: 0a 12063i bk4: 0a 12063i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12063i bk13: 0a 12063i bk14: 0a 12063i bk15: 0a 12064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007295 
total_CMD = 12063 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 11868 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12011 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000663 
CoL_Bus_Util = 0.003648 
Either_Row_CoL_Bus_Util = 0.004311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0387134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12017 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006632
n_activity=224 dram_eff=0.3571
bk0: 12a 11940i bk1: 12a 11928i bk2: 0a 12060i bk3: 0a 12062i bk4: 0a 12062i bk5: 0a 12062i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12064i bk13: 0a 12064i bk14: 0a 12064i bk15: 0a 12065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006632 
total_CMD = 12063 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 11888 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12017 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000497 
CoL_Bus_Util = 0.003316 
Either_Row_CoL_Bus_Util = 0.003813 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0386305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12029 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005305
n_activity=120 dram_eff=0.5333
bk0: 8a 11970i bk1: 8a 11959i bk2: 0a 12061i bk3: 0a 12063i bk4: 0a 12063i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12063i bk13: 0a 12063i bk14: 0a 12063i bk15: 0a 12064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005305 
total_CMD = 12063 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 11952 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12029 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.02031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12029 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005305
n_activity=120 dram_eff=0.5333
bk0: 8a 11971i bk1: 8a 11959i bk2: 0a 12061i bk3: 0a 12063i bk4: 0a 12063i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12063i bk13: 0a 12063i bk14: 0a 12063i bk15: 0a 12064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005305 
total_CMD = 12063 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 11952 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12029 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0321645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12029 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005305
n_activity=120 dram_eff=0.5333
bk0: 8a 11970i bk1: 8a 11959i bk2: 0a 12061i bk3: 0a 12063i bk4: 0a 12063i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12063i bk13: 0a 12063i bk14: 0a 12063i bk15: 0a 12064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005305 
total_CMD = 12063 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 11952 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12029 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0251181
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12029 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005305
n_activity=120 dram_eff=0.5333
bk0: 8a 11966i bk1: 8a 11959i bk2: 0a 12061i bk3: 0a 12063i bk4: 0a 12063i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12063i bk13: 0a 12063i bk14: 0a 12063i bk15: 0a 12064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005305 
total_CMD = 12063 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 11952 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12029 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0281854
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12029 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005305
n_activity=120 dram_eff=0.5333
bk0: 8a 11966i bk1: 8a 11959i bk2: 0a 12061i bk3: 0a 12063i bk4: 0a 12063i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12063i bk13: 0a 12063i bk14: 0a 12063i bk15: 0a 12064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005305 
total_CMD = 12063 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 11952 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12029 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0295117
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12063 n_nop=12029 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005305
n_activity=120 dram_eff=0.5333
bk0: 8a 11966i bk1: 8a 11959i bk2: 0a 12061i bk3: 0a 12063i bk4: 0a 12063i bk5: 0a 12063i bk6: 0a 12063i bk7: 0a 12063i bk8: 0a 12063i bk9: 0a 12063i bk10: 0a 12063i bk11: 0a 12063i bk12: 0a 12063i bk13: 0a 12063i bk14: 0a 12063i bk15: 0a 12064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005305 
total_CMD = 12063 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 11952 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12063 
n_nop = 12029 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0287656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 3, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 80, Miss = 3, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 80, Miss = 3, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1112
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0333
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 68
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2448
icnt_total_pkts_simt_to_mem=2136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.375
	minimum = 6
	maximum = 39
Network latency average = 11.0404
	minimum = 6
	maximum = 39
Slowest packet = 2068
Flit latency average = 11.5179
	minimum = 6
	maximum = 37
Slowest flit = 4238
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00400884
	minimum = 0 (at node 0)
	maximum = 0.0250553 (at node 8)
Accepted packet rate average = 0.00400884
	minimum = 0 (at node 0)
	maximum = 0.0250553 (at node 8)
Injected flit rate average = 0.0082535
	minimum = 0 (at node 0)
	maximum = 0.0486367 (at node 8)
Accepted flit rate average= 0.0082535
	minimum = 0 (at node 0)
	maximum = 0.0545321 (at node 8)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.505 (8 samples)
	minimum = 6 (8 samples)
	maximum = 48 (8 samples)
Network latency average = 11.4112 (8 samples)
	minimum = 6 (8 samples)
	maximum = 48 (8 samples)
Flit latency average = 11.8442 (8 samples)
	minimum = 6 (8 samples)
	maximum = 46 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00359128 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0224455 (8 samples)
Accepted packet rate average = 0.00359128 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0224455 (8 samples)
Injected flit rate average = 0.00739859 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0431695 (8 samples)
Accepted flit rate average = 0.00739859 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0493129 (8 samples)
Injected packet size average = 2.06015 (8 samples)
Accepted packet size average = 2.06015 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 112640 (inst/sec)
gpgpu_simulation_rate = 3527 (cycle/sec)
gpgpu_silicon_slowdown = 455628x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 983
gpu_sim_insn = 23552
gpu_ipc =      23.9593
gpu_tot_sim_cycle = 8038
gpu_tot_sim_insn = 248832
gpu_tot_ipc =      30.9570
gpu_tot_issued_cta = 36
gpu_occupancy = 11.3311% 
gpu_tot_occupancy = 12.1521% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 31
partiton_level_parallism =       0.5941
partiton_level_parallism_total  =       0.2110
partiton_level_parallism_util =       2.4132
partiton_level_parallism_util_total  =       1.9883
L2_BW  =      56.3111 GB/Sec
L2_BW_total  =      19.9992 GB/Sec
gpu_total_sim_rate=124416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4096
	L1I_total_cache_misses = 608
	L1I_total_cache_miss_rate = 0.1484
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 532
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 257024
gpgpu_n_tot_w_icount = 8032
gpgpu_n_stall_shd_mem = 1460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:596	W0_Idle:37319	W0_Scoreboard:18357	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8032
single_issue_nums: WS0:3356	WS1:3356	
dual_issue_nums: WS0:330	WS1:330	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57344 {40:512,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41472 {72:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 10336 {136:76,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 34 
averagemflatency = 145 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 11 
mrq_lat_table:23 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1569 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	825 	871 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1190 	255 	172 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        744       709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        710       699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        712       886    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        895       886    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        896       903    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        906       895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        901       908    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        899       906    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13692 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006403
n_activity=264 dram_eff=0.3333
bk0: 16a 13588i bk1: 12a 13609i bk2: 0a 13741i bk3: 0a 13744i bk4: 0a 13744i bk5: 0a 13744i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13744i bk13: 0a 13744i bk14: 0a 13744i bk15: 0a 13745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006403 
total_CMD = 13744 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 13549 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13692 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000582 
CoL_Bus_Util = 0.003201 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0339785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13698 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005821
n_activity=224 dram_eff=0.3571
bk0: 12a 13621i bk1: 12a 13609i bk2: 0a 13741i bk3: 0a 13743i bk4: 0a 13743i bk5: 0a 13743i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13745i bk13: 0a 13745i bk14: 0a 13745i bk15: 0a 13746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005821 
total_CMD = 13744 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 13569 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13698 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000437 
CoL_Bus_Util = 0.002910 
Either_Row_CoL_Bus_Util = 0.003347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0339057
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13704 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005239
n_activity=172 dram_eff=0.4186
bk0: 12a 13621i bk1: 8a 13639i bk2: 0a 13741i bk3: 0a 13743i bk4: 0a 13743i bk5: 0a 13743i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13745i bk13: 0a 13745i bk14: 0a 13745i bk15: 0a 13746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.702128
Bank_Level_Parallism_Col = 1.748031
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.488189
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005239 
total_CMD = 13744 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 13601 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13704 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.002619 
Either_Row_CoL_Bus_Util = 0.002910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.017826
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13710 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004657
n_activity=120 dram_eff=0.5333
bk0: 8a 13652i bk1: 8a 13640i bk2: 0a 13742i bk3: 0a 13744i bk4: 0a 13744i bk5: 0a 13744i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13744i bk13: 0a 13744i bk14: 0a 13744i bk15: 0a 13745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004657 
total_CMD = 13744 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13633 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13710 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.002328 
Either_Row_CoL_Bus_Util = 0.002474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0282305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13710 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004657
n_activity=120 dram_eff=0.5333
bk0: 8a 13651i bk1: 8a 13640i bk2: 0a 13742i bk3: 0a 13744i bk4: 0a 13744i bk5: 0a 13744i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13744i bk13: 0a 13744i bk14: 0a 13744i bk15: 0a 13745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004657 
total_CMD = 13744 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13633 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13710 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.002328 
Either_Row_CoL_Bus_Util = 0.002474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.022046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13710 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004657
n_activity=120 dram_eff=0.5333
bk0: 8a 13647i bk1: 8a 13640i bk2: 0a 13742i bk3: 0a 13744i bk4: 0a 13744i bk5: 0a 13744i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13744i bk13: 0a 13744i bk14: 0a 13744i bk15: 0a 13745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004657 
total_CMD = 13744 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13633 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13710 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.002328 
Either_Row_CoL_Bus_Util = 0.002474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0247381
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13710 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004657
n_activity=120 dram_eff=0.5333
bk0: 8a 13647i bk1: 8a 13640i bk2: 0a 13742i bk3: 0a 13744i bk4: 0a 13744i bk5: 0a 13744i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13744i bk13: 0a 13744i bk14: 0a 13744i bk15: 0a 13745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004657 
total_CMD = 13744 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13633 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13710 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.002328 
Either_Row_CoL_Bus_Util = 0.002474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0259022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13744 n_nop=13710 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004657
n_activity=120 dram_eff=0.5333
bk0: 8a 13647i bk1: 8a 13640i bk2: 0a 13742i bk3: 0a 13744i bk4: 0a 13744i bk5: 0a 13744i bk6: 0a 13744i bk7: 0a 13744i bk8: 0a 13744i bk9: 0a 13744i bk10: 0a 13744i bk11: 0a 13744i bk12: 0a 13744i bk13: 0a 13744i bk14: 0a 13744i bk15: 0a 13745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004657 
total_CMD = 13744 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13633 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13744 
n_nop = 13710 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.002328 
Either_Row_CoL_Bus_Util = 0.002474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0252474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 3, Miss_rate = 0.029, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1696
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0224
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 76
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3192
icnt_total_pkts_simt_to_mem=3232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.5711
	minimum = 6
	maximum = 61
Network latency average = 10.2954
	minimum = 6
	maximum = 61
Slowest packet = 2310
Flit latency average = 11.0777
	minimum = 6
	maximum = 59
Slowest flit = 4714
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.012899
	minimum = 0 (at node 0)
	maximum = 0.0806184 (at node 12)
Accepted packet rate average = 0.012899
	minimum = 0 (at node 0)
	maximum = 0.0806184 (at node 12)
Injected flit rate average = 0.0203203
	minimum = 0 (at node 0)
	maximum = 0.151298 (at node 12)
Accepted flit rate average= 0.0203203
	minimum = 0 (at node 0)
	maximum = 0.102706 (at node 12)
Injected packet length average = 1.57534
Accepted packet length average = 1.57534
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7345 (9 samples)
	minimum = 6 (9 samples)
	maximum = 49.4444 (9 samples)
Network latency average = 11.2872 (9 samples)
	minimum = 6 (9 samples)
	maximum = 49.4444 (9 samples)
Flit latency average = 11.759 (9 samples)
	minimum = 6 (9 samples)
	maximum = 47.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00462547 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0289092 (9 samples)
Accepted packet rate average = 0.00462547 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0289092 (9 samples)
Injected flit rate average = 0.00883433 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0551837 (9 samples)
Accepted flit rate average = 0.00883433 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0552454 (9 samples)
Injected packet size average = 1.90993 (9 samples)
Accepted packet size average = 1.90993 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 124416 (inst/sec)
gpgpu_simulation_rate = 4019 (cycle/sec)
gpgpu_silicon_slowdown = 399850x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 725
gpu_sim_insn = 23552
gpu_ipc =      32.4855
gpu_tot_sim_cycle = 8763
gpu_tot_sim_insn = 272384
gpu_tot_ipc =      31.0834
gpu_tot_issued_cta = 40
gpu_occupancy = 10.9085% 
gpu_tot_occupancy = 12.0495% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 31
partiton_level_parallism =       0.8000
partiton_level_parallism_total  =       0.2597
partiton_level_parallism_util =       2.2745
partiton_level_parallism_util_total  =       2.0542
L2_BW  =      75.8272 GB/Sec
L2_BW_total  =      24.6181 GB/Sec
gpu_total_sim_rate=136192

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4480
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.1429
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1152
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.4444
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 560
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4480

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 280576
gpgpu_n_tot_w_icount = 8768
gpgpu_n_stall_shd_mem = 2252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:672	W0_Idle:40809	W0_Scoreboard:19813	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8768
single_issue_nums: WS0:3692	WS1:3692	
dual_issue_nums: WS0:346	WS1:346	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77824 {40:1024,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {72:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 34 
averagemflatency = 143 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 8 
mrq_lat_table:23 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2145 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	913 	1363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1716 	287 	188 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        954       959    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        961       951    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        962      1199    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1208      1200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1209      1217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1219      1209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1214      1221    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1214      1220    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14931 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005873
n_activity=264 dram_eff=0.3333
bk0: 16a 14827i bk1: 12a 14848i bk2: 0a 14980i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005873 
total_CMD = 14983 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 14788 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14931 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000534 
CoL_Bus_Util = 0.002937 
Either_Row_CoL_Bus_Util = 0.003471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0311687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14937 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005339
n_activity=224 dram_eff=0.3571
bk0: 12a 14860i bk1: 12a 14848i bk2: 0a 14980i bk3: 0a 14982i bk4: 0a 14982i bk5: 0a 14982i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14984i bk13: 0a 14984i bk14: 0a 14984i bk15: 0a 14985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005339 
total_CMD = 14983 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 14808 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14937 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000400 
CoL_Bus_Util = 0.002670 
Either_Row_CoL_Bus_Util = 0.003070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0311019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14943 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004805
n_activity=172 dram_eff=0.4186
bk0: 12a 14860i bk1: 8a 14878i bk2: 0a 14980i bk3: 0a 14982i bk4: 0a 14982i bk5: 0a 14982i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14984i bk13: 0a 14984i bk14: 0a 14984i bk15: 0a 14985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.702128
Bank_Level_Parallism_Col = 1.748031
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.488189
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004805 
total_CMD = 14983 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 14840 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14943 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000267 
CoL_Bus_Util = 0.002403 
Either_Row_CoL_Bus_Util = 0.002670 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0163519
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14949 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004272
n_activity=120 dram_eff=0.5333
bk0: 8a 14891i bk1: 8a 14879i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004272 
total_CMD = 14983 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14872 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14949 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.025896
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14949 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004272
n_activity=120 dram_eff=0.5333
bk0: 8a 14890i bk1: 8a 14879i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004272 
total_CMD = 14983 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14872 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14949 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0202229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14949 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004272
n_activity=120 dram_eff=0.5333
bk0: 8a 14886i bk1: 8a 14879i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004272 
total_CMD = 14983 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14872 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14949 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0226924
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14949 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004272
n_activity=120 dram_eff=0.5333
bk0: 8a 14886i bk1: 8a 14879i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004272 
total_CMD = 14983 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14872 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14949 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0237603
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14983 n_nop=14949 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004272
n_activity=120 dram_eff=0.5333
bk0: 8a 14886i bk1: 8a 14879i bk2: 0a 14981i bk3: 0a 14983i bk4: 0a 14983i bk5: 0a 14983i bk6: 0a 14983i bk7: 0a 14983i bk8: 0a 14983i bk9: 0a 14983i bk10: 0a 14983i bk11: 0a 14983i bk12: 0a 14983i bk13: 0a 14983i bk14: 0a 14983i bk15: 0a 14984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004272 
total_CMD = 14983 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 14872 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14983 
n_nop = 14949 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0231596

========= L2 cache stats =========
L2_cache_bank[0]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 156, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2276
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3916
icnt_total_pkts_simt_to_mem=4324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6457
	minimum = 6
	maximum = 62
Network latency average = 10.3595
	minimum = 6
	maximum = 62
Slowest packet = 3501
Flit latency average = 11.2517
	minimum = 6
	maximum = 60
Slowest flit = 6622
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0173783
	minimum = 0 (at node 0)
	maximum = 0.108614 (at node 16)
Accepted packet rate average = 0.0173783
	minimum = 0 (at node 0)
	maximum = 0.108614 (at node 16)
Injected flit rate average = 0.027206
	minimum = 0 (at node 0)
	maximum = 0.204494 (at node 16)
Accepted flit rate average= 0.027206
	minimum = 0 (at node 0)
	maximum = 0.135581 (at node 16)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.9257 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.7 (10 samples)
Network latency average = 11.1944 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.7 (10 samples)
Flit latency average = 11.7083 (10 samples)
	minimum = 6 (10 samples)
	maximum = 48.7 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00590075 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0368797 (10 samples)
Accepted packet rate average = 0.00590075 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0368797 (10 samples)
Injected flit rate average = 0.0106715 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0701148 (10 samples)
Accepted flit rate average = 0.0106715 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0632789 (10 samples)
Injected packet size average = 1.8085 (10 samples)
Accepted packet size average = 1.8085 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 136192 (inst/sec)
gpgpu_simulation_rate = 4381 (cycle/sec)
gpgpu_silicon_slowdown = 366811x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 727
gpu_sim_insn = 23552
gpu_ipc =      32.3961
gpu_tot_sim_cycle = 9490
gpu_tot_sim_insn = 295936
gpu_tot_ipc =      31.1840
gpu_tot_issued_cta = 44
gpu_occupancy = 10.9135% 
gpu_tot_occupancy = 11.9626% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 31
partiton_level_parallism =       0.7978
partiton_level_parallism_total  =       0.3009
partiton_level_parallism_util =       2.3770
partiton_level_parallism_util_total  =       2.1124
L2_BW  =      75.6186 GB/Sec
L2_BW_total  =      28.5251 GB/Sec
gpu_total_sim_rate=98645

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4864
	L1I_total_cache_misses = 672
	L1I_total_cache_miss_rate = 0.1382
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1280
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.4000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 588
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4864

Total_core_cache_fail_stats:
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 304128
gpgpu_n_tot_w_icount = 9504
gpgpu_n_stall_shd_mem = 3044
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 704
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:750	W0_Idle:44285	W0_Scoreboard:21299	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9504
single_issue_nums: WS0:4028	WS1:4028	
dual_issue_nums: WS0:362	WS1:362	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5632 {8:704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 98304 {40:1536,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50688 {72:704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 142 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 7 
mrq_lat_table:23 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2721 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1003 	1853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2239 	320 	207 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1165      1210    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1212      1202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1212      1512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1522      1515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1522      1532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1533      1523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1529      1537    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1528      1536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16174 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005423
n_activity=264 dram_eff=0.3333
bk0: 16a 16070i bk1: 12a 16091i bk2: 0a 16223i bk3: 0a 16226i bk4: 0a 16226i bk5: 0a 16226i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16226i bk13: 0a 16226i bk14: 0a 16226i bk15: 0a 16227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005423 
total_CMD = 16226 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 16031 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16174 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000493 
CoL_Bus_Util = 0.002712 
Either_Row_CoL_Bus_Util = 0.003205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.028781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16180 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00493
n_activity=224 dram_eff=0.3571
bk0: 12a 16103i bk1: 12a 16091i bk2: 0a 16223i bk3: 0a 16225i bk4: 0a 16225i bk5: 0a 16225i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16227i bk13: 0a 16227i bk14: 0a 16227i bk15: 0a 16228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004930 
total_CMD = 16226 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 16051 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16180 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000370 
CoL_Bus_Util = 0.002465 
Either_Row_CoL_Bus_Util = 0.002835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0287193
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16186 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004437
n_activity=172 dram_eff=0.4186
bk0: 12a 16103i bk1: 8a 16121i bk2: 0a 16223i bk3: 0a 16225i bk4: 0a 16225i bk5: 0a 16225i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16227i bk13: 0a 16227i bk14: 0a 16227i bk15: 0a 16228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.702128
Bank_Level_Parallism_Col = 1.748031
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.488189
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004437 
total_CMD = 16226 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 16083 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16186 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.002219 
Either_Row_CoL_Bus_Util = 0.002465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0150992
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16192 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003944
n_activity=120 dram_eff=0.5333
bk0: 8a 16134i bk1: 8a 16122i bk2: 0a 16224i bk3: 0a 16226i bk4: 0a 16226i bk5: 0a 16226i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16226i bk13: 0a 16226i bk14: 0a 16226i bk15: 0a 16227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003944 
total_CMD = 16226 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16115 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16192 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001972 
Either_Row_CoL_Bus_Util = 0.002095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0239122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16192 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003944
n_activity=120 dram_eff=0.5333
bk0: 8a 16133i bk1: 8a 16122i bk2: 0a 16224i bk3: 0a 16226i bk4: 0a 16226i bk5: 0a 16226i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16226i bk13: 0a 16226i bk14: 0a 16226i bk15: 0a 16227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003944 
total_CMD = 16226 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16115 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16192 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001972 
Either_Row_CoL_Bus_Util = 0.002095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0186737
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16192 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003944
n_activity=120 dram_eff=0.5333
bk0: 8a 16129i bk1: 8a 16122i bk2: 0a 16224i bk3: 0a 16226i bk4: 0a 16226i bk5: 0a 16226i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16226i bk13: 0a 16226i bk14: 0a 16226i bk15: 0a 16227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003944 
total_CMD = 16226 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16115 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16192 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001972 
Either_Row_CoL_Bus_Util = 0.002095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.020954
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16192 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003944
n_activity=120 dram_eff=0.5333
bk0: 8a 16129i bk1: 8a 16122i bk2: 0a 16224i bk3: 0a 16226i bk4: 0a 16226i bk5: 0a 16226i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16226i bk13: 0a 16226i bk14: 0a 16226i bk15: 0a 16227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003944 
total_CMD = 16226 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16115 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16192 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001972 
Either_Row_CoL_Bus_Util = 0.002095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0219401
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16226 n_nop=16192 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003944
n_activity=120 dram_eff=0.5333
bk0: 8a 16129i bk1: 8a 16122i bk2: 0a 16224i bk3: 0a 16226i bk4: 0a 16226i bk5: 0a 16226i bk6: 0a 16226i bk7: 0a 16226i bk8: 0a 16226i bk9: 0a 16226i bk10: 0a 16226i bk11: 0a 16226i bk12: 0a 16226i bk13: 0a 16226i bk14: 0a 16226i bk15: 0a 16227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003944 
total_CMD = 16226 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16115 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16226 
n_nop = 16192 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001972 
Either_Row_CoL_Bus_Util = 0.002095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0213854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2856
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0133
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4640
icnt_total_pkts_simt_to_mem=5416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.7474
	minimum = 6
	maximum = 68
Network latency average = 10.4733
	minimum = 6
	maximum = 68
Slowest packet = 4653
Flit latency average = 11.4169
	minimum = 6
	maximum = 66
Slowest flit = 8415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0173264
	minimum = 0 (at node 4)
	maximum = 0.10829 (at node 0)
Accepted packet rate average = 0.0173264
	minimum = 0 (at node 4)
	maximum = 0.10829 (at node 0)
Injected flit rate average = 0.0271247
	minimum = 0 (at node 4)
	maximum = 0.203883 (at node 0)
Accepted flit rate average= 0.0271247
	minimum = 0 (at node 4)
	maximum = 0.135176 (at node 0)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0913 (11 samples)
	minimum = 6 (11 samples)
	maximum = 52.2727 (11 samples)
Network latency average = 11.1289 (11 samples)
	minimum = 6 (11 samples)
	maximum = 52.2727 (11 samples)
Flit latency average = 11.6818 (11 samples)
	minimum = 6 (11 samples)
	maximum = 50.2727 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00693944 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0433715 (11 samples)
Accepted packet rate average = 0.00693944 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0433715 (11 samples)
Injected flit rate average = 0.0121672 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0822756 (11 samples)
Accepted flit rate average = 0.0121672 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.069815 (11 samples)
Injected packet size average = 1.75335 (11 samples)
Accepted packet size average = 1.75335 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 98645 (inst/sec)
gpgpu_simulation_rate = 3163 (cycle/sec)
gpgpu_silicon_slowdown = 508061x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 723
gpu_sim_insn = 23552
gpu_ipc =      32.5754
gpu_tot_sim_cycle = 10213
gpu_tot_sim_insn = 319488
gpu_tot_ipc =      31.2825
gpu_tot_issued_cta = 48
gpu_occupancy = 10.9102% 
gpu_tot_occupancy = 11.8880% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 31
partiton_level_parallism =       0.8022
partiton_level_parallism_total  =       0.3364
partiton_level_parallism_util =       2.3293
partiton_level_parallism_util_total  =       2.1462
L2_BW  =      76.0370 GB/Sec
L2_BW_total  =      31.8886 GB/Sec
gpu_total_sim_rate=106496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5248
	L1I_total_cache_misses = 704
	L1I_total_cache_miss_rate = 0.1341
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1408
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.3636
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 616
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5248

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 327680
gpgpu_n_tot_w_icount = 10240
gpgpu_n_stall_shd_mem = 3836
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:826	W0_Idle:47754	W0_Scoreboard:22782	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
single_issue_nums: WS0:4364	WS1:4364	
dual_issue_nums: WS0:378	WS1:378	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 118784 {40:2048,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 704 {8:88,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 11968 {136:88,}
maxmflatency = 297 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 7 
mrq_lat_table:23 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3297 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1091 	2345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2763 	349 	230 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1374      1460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1464      1452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1463      1825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1835      1828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1835      1846    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1847      1837    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1844      1852    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1843      1852    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17410 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00504
n_activity=264 dram_eff=0.3333
bk0: 16a 17306i bk1: 12a 17327i bk2: 0a 17459i bk3: 0a 17462i bk4: 0a 17462i bk5: 0a 17462i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17462i bk13: 0a 17462i bk14: 0a 17462i bk15: 0a 17463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005040 
total_CMD = 17462 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 17267 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17410 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000458 
CoL_Bus_Util = 0.002520 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0267438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17416 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004581
n_activity=224 dram_eff=0.3571
bk0: 12a 17339i bk1: 12a 17327i bk2: 0a 17459i bk3: 0a 17461i bk4: 0a 17461i bk5: 0a 17461i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17463i bk13: 0a 17463i bk14: 0a 17463i bk15: 0a 17464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004581 
total_CMD = 17462 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 17287 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17416 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.002291 
Either_Row_CoL_Bus_Util = 0.002634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0266865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17422 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004123
n_activity=172 dram_eff=0.4186
bk0: 12a 17339i bk1: 8a 17357i bk2: 0a 17459i bk3: 0a 17461i bk4: 0a 17461i bk5: 0a 17461i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17463i bk13: 0a 17463i bk14: 0a 17463i bk15: 0a 17464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.702128
Bank_Level_Parallism_Col = 1.748031
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.488189
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004123 
total_CMD = 17462 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 17319 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17422 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.002062 
Either_Row_CoL_Bus_Util = 0.002291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0140305
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17428 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003665
n_activity=120 dram_eff=0.5333
bk0: 8a 17370i bk1: 8a 17358i bk2: 0a 17460i bk3: 0a 17462i bk4: 0a 17462i bk5: 0a 17462i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17462i bk13: 0a 17462i bk14: 0a 17462i bk15: 0a 17463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.890909
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003665 
total_CMD = 17462 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17351 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17428 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.001833 
Either_Row_CoL_Bus_Util = 0.001947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0222197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17428 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003665
n_activity=120 dram_eff=0.5333
bk0: 8a 17369i bk1: 8a 17358i bk2: 0a 17460i bk3: 0a 17462i bk4: 0a 17462i bk5: 0a 17462i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17462i bk13: 0a 17462i bk14: 0a 17462i bk15: 0a 17463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003665 
total_CMD = 17462 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17351 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17428 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.001833 
Either_Row_CoL_Bus_Util = 0.001947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.017352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17428 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003665
n_activity=120 dram_eff=0.5333
bk0: 8a 17365i bk1: 8a 17358i bk2: 0a 17460i bk3: 0a 17462i bk4: 0a 17462i bk5: 0a 17462i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17462i bk13: 0a 17462i bk14: 0a 17462i bk15: 0a 17463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003665 
total_CMD = 17462 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17351 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17428 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.001833 
Either_Row_CoL_Bus_Util = 0.001947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194709
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17428 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003665
n_activity=120 dram_eff=0.5333
bk0: 8a 17365i bk1: 8a 17358i bk2: 0a 17460i bk3: 0a 17462i bk4: 0a 17462i bk5: 0a 17462i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17462i bk13: 0a 17462i bk14: 0a 17462i bk15: 0a 17463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003665 
total_CMD = 17462 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17351 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17428 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.001833 
Either_Row_CoL_Bus_Util = 0.001947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0203871
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17462 n_nop=17428 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003665
n_activity=120 dram_eff=0.5333
bk0: 8a 17365i bk1: 8a 17358i bk2: 0a 17460i bk3: 0a 17462i bk4: 0a 17462i bk5: 0a 17462i bk6: 0a 17462i bk7: 0a 17462i bk8: 0a 17462i bk9: 0a 17462i bk10: 0a 17462i bk11: 0a 17462i bk12: 0a 17462i bk13: 0a 17462i bk14: 0a 17462i bk15: 0a 17463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003665 
total_CMD = 17462 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17351 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 17462 
n_nop = 17428 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.001833 
Either_Row_CoL_Bus_Util = 0.001947 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0198717

========= L2 cache stats =========
L2_cache_bank[0]: Access = 244, Miss = 4, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 228, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 228, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3436
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0111
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 88
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5364
icnt_total_pkts_simt_to_mem=6508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.7655
	minimum = 6
	maximum = 45
Network latency average = 10.4724
	minimum = 6
	maximum = 45
Slowest packet = 5825
Flit latency average = 11.391
	minimum = 6
	maximum = 43
Slowest flit = 10265
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0174305
	minimum = 0 (at node 0)
	maximum = 0.108941 (at node 4)
Accepted packet rate average = 0.0174305
	minimum = 0 (at node 0)
	maximum = 0.108941 (at node 4)
Injected flit rate average = 0.0272878
	minimum = 0 (at node 0)
	maximum = 0.205109 (at node 4)
Accepted flit rate average= 0.0272878
	minimum = 0 (at node 0)
	maximum = 0.135988 (at node 4)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2308 (12 samples)
	minimum = 6 (12 samples)
	maximum = 51.6667 (12 samples)
Network latency average = 11.0742 (12 samples)
	minimum = 6 (12 samples)
	maximum = 51.6667 (12 samples)
Flit latency average = 11.6576 (12 samples)
	minimum = 6 (12 samples)
	maximum = 49.6667 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0078137 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0488356 (12 samples)
Accepted packet rate average = 0.0078137 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0488356 (12 samples)
Injected flit rate average = 0.0134273 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0925117 (12 samples)
Accepted flit rate average = 0.0134273 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0753294 (12 samples)
Injected packet size average = 1.71843 (12 samples)
Accepted packet size average = 1.71843 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 106496 (inst/sec)
gpgpu_simulation_rate = 3404 (cycle/sec)
gpgpu_silicon_slowdown = 472091x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1278
gpu_sim_insn = 37888
gpu_ipc =      29.6463
gpu_tot_sim_cycle = 11491
gpu_tot_sim_insn = 357376
gpu_tot_ipc =      31.1005
gpu_tot_issued_cta = 52
gpu_occupancy = 12.3338% 
gpu_tot_occupancy = 11.9379% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 50
partiton_level_parallism =       0.1095
partiton_level_parallism_total  =       0.3112
partiton_level_parallism_util =       2.0588
partiton_level_parallism_util_total  =       2.1426
L2_BW  =      10.3832 GB/Sec
L2_BW_total  =      29.4968 GB/Sec
gpu_total_sim_rate=119125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5856
	L1I_total_cache_misses = 800
	L1I_total_cache_miss_rate = 0.1366
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.3333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 800
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 700
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5856

Total_core_cache_fail_stats:
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 365568
gpgpu_n_tot_w_icount = 11424
gpgpu_n_stall_shd_mem = 4168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 832
gpgpu_n_mem_write_global = 2624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2624
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:907	W0_Idle:55089	W0_Scoreboard:24426	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11424
single_issue_nums: WS0:4892	WS1:4892	
dual_issue_nums: WS0:410	WS1:410	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6656 {8:832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123392 {40:2048,72:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59904 {72:832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20992 {8:2624,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:26 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3425 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1177 	2398 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2839 	371 	258 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1421      1513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1518      1506    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1518      1516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1524      1517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1904      1916    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1917      1909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1915      1924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1916      1926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19596 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004479
n_activity=264 dram_eff=0.3333
bk0: 16a 19492i bk1: 12a 19513i bk2: 0a 19645i bk3: 0a 19648i bk4: 0a 19648i bk5: 0a 19648i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19648i bk13: 0a 19648i bk14: 0a 19648i bk15: 0a 19649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004479 
total_CMD = 19648 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 19453 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19596 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000407 
CoL_Bus_Util = 0.002239 
Either_Row_CoL_Bus_Util = 0.002647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0237683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19602 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004072
n_activity=224 dram_eff=0.3571
bk0: 12a 19525i bk1: 12a 19513i bk2: 0a 19645i bk3: 0a 19647i bk4: 0a 19647i bk5: 0a 19647i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19649i bk13: 0a 19649i bk14: 0a 19649i bk15: 0a 19650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004072 
total_CMD = 19648 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19473 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19602 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.002036 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0237174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19602 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004072
n_activity=224 dram_eff=0.3571
bk0: 12a 19525i bk1: 12a 19513i bk2: 0a 19645i bk3: 0a 19647i bk4: 0a 19647i bk5: 0a 19647i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19649i bk13: 0a 19649i bk14: 0a 19649i bk15: 0a 19650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004072 
total_CMD = 19648 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19473 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19602 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.002036 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0124695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19602 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004072
n_activity=224 dram_eff=0.3571
bk0: 12a 19526i bk1: 12a 19513i bk2: 0a 19645i bk3: 0a 19647i bk4: 0a 19647i bk5: 0a 19647i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19649i bk13: 0a 19649i bk14: 0a 19649i bk15: 0a 19650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004072 
total_CMD = 19648 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 19473 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19602 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.002036 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197476
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19614 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003257
n_activity=120 dram_eff=0.5333
bk0: 8a 19555i bk1: 8a 19544i bk2: 0a 19646i bk3: 0a 19648i bk4: 0a 19648i bk5: 0a 19648i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19648i bk13: 0a 19648i bk14: 0a 19648i bk15: 0a 19649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003257 
total_CMD = 19648 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19537 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19614 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.001730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0154214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19614 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003257
n_activity=120 dram_eff=0.5333
bk0: 8a 19551i bk1: 8a 19544i bk2: 0a 19646i bk3: 0a 19648i bk4: 0a 19648i bk5: 0a 19648i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19648i bk13: 0a 19648i bk14: 0a 19648i bk15: 0a 19649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003257 
total_CMD = 19648 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19537 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19614 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.001730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0173046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19614 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003257
n_activity=120 dram_eff=0.5333
bk0: 8a 19551i bk1: 8a 19544i bk2: 0a 19646i bk3: 0a 19648i bk4: 0a 19648i bk5: 0a 19648i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19648i bk13: 0a 19648i bk14: 0a 19648i bk15: 0a 19649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003257 
total_CMD = 19648 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19537 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19614 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.001730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0181189
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19648 n_nop=19614 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003257
n_activity=120 dram_eff=0.5333
bk0: 8a 19551i bk1: 8a 19544i bk2: 0a 19646i bk3: 0a 19648i bk4: 0a 19648i bk5: 0a 19648i bk6: 0a 19648i bk7: 0a 19648i bk8: 0a 19648i bk9: 0a 19648i bk10: 0a 19648i bk11: 0a 19648i bk12: 0a 19648i bk13: 0a 19648i bk14: 0a 19648i bk15: 0a 19649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003257 
total_CMD = 19648 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 19537 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 19648 
n_nop = 19614 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.001730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0176608

========= L2 cache stats =========
L2_cache_bank[0]: Access = 252, Miss = 4, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 236, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 236, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 220, Miss = 3, Miss_rate = 0.014, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 220, Miss = 3, Miss_rate = 0.014, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 220, Miss = 3, Miss_rate = 0.014, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3576
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0115
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2624
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5680
icnt_total_pkts_simt_to_mem=6776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4786
	minimum = 6
	maximum = 62
Network latency average = 12.7071
	minimum = 6
	maximum = 62
Slowest packet = 6988
Flit latency average = 13.3527
	minimum = 6
	maximum = 60
Slowest flit = 12092
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00237893
	minimum = 0 (at node 0)
	maximum = 0.0148683 (at node 8)
Accepted packet rate average = 0.00237893
	minimum = 0 (at node 0)
	maximum = 0.0148683 (at node 8)
Injected flit rate average = 0.00496177
	minimum = 0 (at node 0)
	maximum = 0.0284622 (at node 8)
Accepted flit rate average= 0.00496177
	minimum = 0 (at node 0)
	maximum = 0.0335599 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3268 (13 samples)
	minimum = 6 (13 samples)
	maximum = 52.4615 (13 samples)
Network latency average = 11.1998 (13 samples)
	minimum = 6 (13 samples)
	maximum = 52.4615 (13 samples)
Flit latency average = 11.788 (13 samples)
	minimum = 6 (13 samples)
	maximum = 50.4615 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00739564 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0462227 (13 samples)
Accepted packet rate average = 0.00739564 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0462227 (13 samples)
Injected flit rate average = 0.0127761 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0875848 (13 samples)
Accepted flit rate average = 0.0127761 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0721163 (13 samples)
Injected packet size average = 1.72752 (13 samples)
Accepted packet size average = 1.72752 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 119125 (inst/sec)
gpgpu_simulation_rate = 3830 (cycle/sec)
gpgpu_silicon_slowdown = 419582x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 897
gpu_sim_insn = 37888
gpu_ipc =      42.2386
gpu_tot_sim_cycle = 12388
gpu_tot_sim_insn = 395264
gpu_tot_ipc =      31.9070
gpu_tot_issued_cta = 56
gpu_occupancy = 12.2840% 
gpu_tot_occupancy = 11.9630% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 50
partiton_level_parallism =       0.1561
partiton_level_parallism_total  =       0.3000
partiton_level_parallism_util =       1.8421
partiton_level_parallism_util_total  =       2.1295
L2_BW  =      14.7935 GB/Sec
L2_BW_total  =      28.4321 GB/Sec
gpu_total_sim_rate=131754

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6464
	L1I_total_cache_misses = 896
	L1I_total_cache_miss_rate = 0.1386
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1664
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.3077
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5568
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 784
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1664
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6464

Total_core_cache_fail_stats:
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 403456
gpgpu_n_tot_w_icount = 12608
gpgpu_n_stall_shd_mem = 4496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 2688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 53248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:992	W0_Idle:59363	W0_Scoreboard:26059	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12608
single_issue_nums: WS0:5420	WS1:5420	
dual_issue_nums: WS0:442	WS1:442	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 128000 {40:2048,72:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64512 {72:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21504 {8:2688,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:26 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3553 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1264 	2451 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2914 	402 	278 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1467      1568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1572      1559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1573      1571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1579      1572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1973      1985    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1987      1979    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1985      1995    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1988      1999    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21130 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004154
n_activity=264 dram_eff=0.3333
bk0: 16a 21026i bk1: 12a 21047i bk2: 0a 21179i bk3: 0a 21182i bk4: 0a 21182i bk5: 0a 21182i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21182i bk13: 0a 21182i bk14: 0a 21182i bk15: 0a 21183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004154 
total_CMD = 21182 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 20987 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21130 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000378 
CoL_Bus_Util = 0.002077 
Either_Row_CoL_Bus_Util = 0.002455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.022047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21136 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003777
n_activity=224 dram_eff=0.3571
bk0: 12a 21059i bk1: 12a 21047i bk2: 0a 21179i bk3: 0a 21181i bk4: 0a 21181i bk5: 0a 21181i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21183i bk13: 0a 21183i bk14: 0a 21183i bk15: 0a 21184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003777 
total_CMD = 21182 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21007 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21136 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.001888 
Either_Row_CoL_Bus_Util = 0.002172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0219998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21136 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003777
n_activity=224 dram_eff=0.3571
bk0: 12a 21059i bk1: 12a 21047i bk2: 0a 21179i bk3: 0a 21181i bk4: 0a 21181i bk5: 0a 21181i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21183i bk13: 0a 21183i bk14: 0a 21183i bk15: 0a 21184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003777 
total_CMD = 21182 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21007 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21136 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.001888 
Either_Row_CoL_Bus_Util = 0.002172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21136 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003777
n_activity=224 dram_eff=0.3571
bk0: 12a 21060i bk1: 12a 21047i bk2: 0a 21179i bk3: 0a 21181i bk4: 0a 21181i bk5: 0a 21181i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21183i bk13: 0a 21183i bk14: 0a 21183i bk15: 0a 21184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003777 
total_CMD = 21182 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21007 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21136 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.001888 
Either_Row_CoL_Bus_Util = 0.002172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21148 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003021
n_activity=120 dram_eff=0.5333
bk0: 8a 21089i bk1: 8a 21078i bk2: 0a 21180i bk3: 0a 21182i bk4: 0a 21182i bk5: 0a 21182i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21182i bk13: 0a 21182i bk14: 0a 21182i bk15: 0a 21183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003021 
total_CMD = 21182 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21071 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21148 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.001511 
Either_Row_CoL_Bus_Util = 0.001605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0143046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21148 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003021
n_activity=120 dram_eff=0.5333
bk0: 8a 21085i bk1: 8a 21078i bk2: 0a 21180i bk3: 0a 21182i bk4: 0a 21182i bk5: 0a 21182i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21182i bk13: 0a 21182i bk14: 0a 21182i bk15: 0a 21183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003021 
total_CMD = 21182 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21071 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21148 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.001511 
Either_Row_CoL_Bus_Util = 0.001605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0160514
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21148 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003021
n_activity=120 dram_eff=0.5333
bk0: 8a 21085i bk1: 8a 21078i bk2: 0a 21180i bk3: 0a 21182i bk4: 0a 21182i bk5: 0a 21182i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21182i bk13: 0a 21182i bk14: 0a 21182i bk15: 0a 21183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003021 
total_CMD = 21182 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21071 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21148 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.001511 
Either_Row_CoL_Bus_Util = 0.001605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168067
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21182 n_nop=21148 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003021
n_activity=120 dram_eff=0.5333
bk0: 8a 21085i bk1: 8a 21078i bk2: 0a 21180i bk3: 0a 21182i bk4: 0a 21182i bk5: 0a 21182i bk6: 0a 21182i bk7: 0a 21182i bk8: 0a 21182i bk9: 0a 21182i bk10: 0a 21182i bk11: 0a 21182i bk12: 0a 21182i bk13: 0a 21182i bk14: 0a 21182i bk15: 0a 21183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003021 
total_CMD = 21182 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21071 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21182 
n_nop = 21148 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.001511 
Either_Row_CoL_Bus_Util = 0.001605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0163818

========= L2 cache stats =========
L2_cache_bank[0]: Access = 260, Miss = 4, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3716
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0110
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2688
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5996
icnt_total_pkts_simt_to_mem=7044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6429
	minimum = 6
	maximum = 59
Network latency average = 12.2321
	minimum = 6
	maximum = 59
Slowest packet = 7268
Flit latency average = 12.8305
	minimum = 6
	maximum = 57
Slowest flit = 12676
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00338983
	minimum = 0 (at node 0)
	maximum = 0.0211864 (at node 12)
Accepted packet rate average = 0.00338983
	minimum = 0 (at node 0)
	maximum = 0.0211864 (at node 12)
Injected flit rate average = 0.00707022
	minimum = 0 (at node 0)
	maximum = 0.0405569 (at node 12)
Accepted flit rate average= 0.00707022
	minimum = 0 (at node 0)
	maximum = 0.0478208 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3494 (14 samples)
	minimum = 6 (14 samples)
	maximum = 52.9286 (14 samples)
Network latency average = 11.2735 (14 samples)
	minimum = 6 (14 samples)
	maximum = 52.9286 (14 samples)
Flit latency average = 11.8624 (14 samples)
	minimum = 6 (14 samples)
	maximum = 50.9286 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00710951 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0444344 (14 samples)
Accepted packet rate average = 0.00710951 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0444344 (14 samples)
Injected flit rate average = 0.0123685 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0842257 (14 samples)
Accepted flit rate average = 0.0123685 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.070381 (14 samples)
Injected packet size average = 1.73972 (14 samples)
Accepted packet size average = 1.73972 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 131754 (inst/sec)
gpgpu_simulation_rate = 4129 (cycle/sec)
gpgpu_silicon_slowdown = 389198x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 897
gpu_sim_insn = 37888
gpu_ipc =      42.2386
gpu_tot_sim_cycle = 13285
gpu_tot_sim_insn = 433152
gpu_tot_ipc =      32.6046
gpu_tot_issued_cta = 60
gpu_occupancy = 12.2774% 
gpu_tot_occupancy = 11.9842% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 50
partiton_level_parallism =       0.1561
partiton_level_parallism_total  =       0.2903
partiton_level_parallism_util =       1.7722
partiton_level_parallism_util_total  =       2.1140
L2_BW  =      14.7935 GB/Sec
L2_BW_total  =      27.5113 GB/Sec
gpu_total_sim_rate=108288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7072
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.1403
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2857
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 868
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7072

Total_core_cache_fail_stats:
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 441344
gpgpu_n_tot_w_icount = 13792
gpgpu_n_stall_shd_mem = 4827
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 960
gpgpu_n_mem_write_global = 2752
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1071	W0_Idle:63626	W0_Scoreboard:27709	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13792
single_issue_nums: WS0:5948	WS1:5948	
dual_issue_nums: WS0:474	WS1:474	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 132608 {40:2048,72:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 992 {8:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69120 {72:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22016 {8:2752,}
traffic_breakdown_memtocore[INST_ACC_R] = 16864 {136:124,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:26 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3681 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1351 	2504 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2992 	429 	301 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1512      1621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1627      1612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1627      1625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1635      1627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2044      2057    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2056      2049    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2056      2066    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2060      2071    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22664 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003874
n_activity=264 dram_eff=0.3333
bk0: 16a 22560i bk1: 12a 22581i bk2: 0a 22713i bk3: 0a 22716i bk4: 0a 22716i bk5: 0a 22716i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22716i bk13: 0a 22716i bk14: 0a 22716i bk15: 0a 22717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003874 
total_CMD = 22716 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 22521 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22664 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.001937 
Either_Row_CoL_Bus_Util = 0.002289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0205582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22670 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003522
n_activity=224 dram_eff=0.3571
bk0: 12a 22593i bk1: 12a 22581i bk2: 0a 22713i bk3: 0a 22715i bk4: 0a 22715i bk5: 0a 22715i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22717i bk13: 0a 22717i bk14: 0a 22717i bk15: 0a 22718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003522 
total_CMD = 22716 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22541 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22670 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.001761 
Either_Row_CoL_Bus_Util = 0.002025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0205142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22670 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003522
n_activity=224 dram_eff=0.3571
bk0: 12a 22593i bk1: 12a 22581i bk2: 0a 22713i bk3: 0a 22715i bk4: 0a 22715i bk5: 0a 22715i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22717i bk13: 0a 22717i bk14: 0a 22717i bk15: 0a 22718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003522 
total_CMD = 22716 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22541 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22670 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.001761 
Either_Row_CoL_Bus_Util = 0.002025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0107853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22670 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003522
n_activity=224 dram_eff=0.3571
bk0: 12a 22594i bk1: 12a 22581i bk2: 0a 22713i bk3: 0a 22715i bk4: 0a 22715i bk5: 0a 22715i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22717i bk13: 0a 22717i bk14: 0a 22717i bk15: 0a 22718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003522 
total_CMD = 22716 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 22541 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22670 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.001761 
Either_Row_CoL_Bus_Util = 0.002025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0170805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22682 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002817
n_activity=120 dram_eff=0.5333
bk0: 8a 22623i bk1: 8a 22612i bk2: 0a 22714i bk3: 0a 22716i bk4: 0a 22716i bk5: 0a 22716i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22716i bk13: 0a 22716i bk14: 0a 22716i bk15: 0a 22717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002817 
total_CMD = 22716 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 22605 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22682 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.001409 
Either_Row_CoL_Bus_Util = 0.001497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0133386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22682 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002817
n_activity=120 dram_eff=0.5333
bk0: 8a 22619i bk1: 8a 22612i bk2: 0a 22714i bk3: 0a 22716i bk4: 0a 22716i bk5: 0a 22716i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22716i bk13: 0a 22716i bk14: 0a 22716i bk15: 0a 22717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002817 
total_CMD = 22716 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 22605 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22682 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.001409 
Either_Row_CoL_Bus_Util = 0.001497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0149674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22682 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002817
n_activity=120 dram_eff=0.5333
bk0: 8a 22619i bk1: 8a 22612i bk2: 0a 22714i bk3: 0a 22716i bk4: 0a 22716i bk5: 0a 22716i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22716i bk13: 0a 22716i bk14: 0a 22716i bk15: 0a 22717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002817 
total_CMD = 22716 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 22605 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22682 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.001409 
Either_Row_CoL_Bus_Util = 0.001497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0156718
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22716 n_nop=22682 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002817
n_activity=120 dram_eff=0.5333
bk0: 8a 22619i bk1: 8a 22612i bk2: 0a 22714i bk3: 0a 22716i bk4: 0a 22716i bk5: 0a 22716i bk6: 0a 22716i bk7: 0a 22716i bk8: 0a 22716i bk9: 0a 22716i bk10: 0a 22716i bk11: 0a 22716i bk12: 0a 22716i bk13: 0a 22716i bk14: 0a 22716i bk15: 0a 22717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002817 
total_CMD = 22716 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 22605 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22716 
n_nop = 22682 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.001409 
Either_Row_CoL_Bus_Util = 0.001497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0152756

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 248, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 248, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3856
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0106
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2752
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 124
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6312
icnt_total_pkts_simt_to_mem=7312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3857
	minimum = 6
	maximum = 49
Network latency average = 11.9786
	minimum = 6
	maximum = 49
Slowest packet = 7563
Flit latency average = 12.3664
	minimum = 6
	maximum = 47
Slowest flit = 13305
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00338983
	minimum = 0 (at node 0)
	maximum = 0.0211864 (at node 16)
Accepted packet rate average = 0.00338983
	minimum = 0 (at node 0)
	maximum = 0.0211864 (at node 16)
Injected flit rate average = 0.00707022
	minimum = 0 (at node 0)
	maximum = 0.0405569 (at node 16)
Accepted flit rate average= 0.00707022
	minimum = 0 (at node 0)
	maximum = 0.0478208 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3518 (15 samples)
	minimum = 6 (15 samples)
	maximum = 52.6667 (15 samples)
Network latency average = 11.3205 (15 samples)
	minimum = 6 (15 samples)
	maximum = 52.6667 (15 samples)
Flit latency average = 11.896 (15 samples)
	minimum = 6 (15 samples)
	maximum = 50.6667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00686153 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0428846 (15 samples)
Accepted packet rate average = 0.00686153 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0428846 (15 samples)
Injected flit rate average = 0.0120153 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0813144 (15 samples)
Accepted flit rate average = 0.0120153 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0688769 (15 samples)
Injected packet size average = 1.75111 (15 samples)
Accepted packet size average = 1.75111 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 108288 (inst/sec)
gpgpu_simulation_rate = 3321 (cycle/sec)
gpgpu_silicon_slowdown = 483890x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 894
gpu_sim_insn = 37888
gpu_ipc =      42.3803
gpu_tot_sim_cycle = 14179
gpu_tot_sim_insn = 471040
gpu_tot_ipc =      33.2210
gpu_tot_issued_cta = 64
gpu_occupancy = 12.2816% 
gpu_tot_occupancy = 12.0030% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 50
partiton_level_parallism =       0.1566
partiton_level_parallism_total  =       0.2818
partiton_level_parallism_util =       1.7073
partiton_level_parallism_util_total  =       2.0965
L2_BW  =      14.8431 GB/Sec
L2_BW_total  =      26.7125 GB/Sec
gpu_total_sim_rate=117760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7680
	L1I_total_cache_misses = 1088
	L1I_total_cache_miss_rate = 0.1417
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1920
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7680

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 479232
gpgpu_n_tot_w_icount = 14976
gpgpu_n_stall_shd_mem = 5157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 2816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2816
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1148	W0_Idle:67863	W0_Scoreboard:29367	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14976
single_issue_nums: WS0:6476	WS1:6476	
dual_issue_nums: WS0:506	WS1:506	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 137216 {40:2048,72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1088 {8:136,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22528 {8:2816,}
traffic_breakdown_memtocore[INST_ACC_R] = 18496 {136:136,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:26 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3809 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1438 	2557 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3069 	458 	321 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1559      1673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1680      1665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1681      1679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1690      1682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2113      2126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2126      2120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2127      2137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2131      2143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24193 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00363
n_activity=264 dram_eff=0.3333
bk0: 16a 24089i bk1: 12a 24110i bk2: 0a 24242i bk3: 0a 24245i bk4: 0a 24245i bk5: 0a 24245i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24245i bk13: 0a 24245i bk14: 0a 24245i bk15: 0a 24246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003630 
total_CMD = 24245 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 24050 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24193 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.001815 
Either_Row_CoL_Bus_Util = 0.002145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0192617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24199 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0033
n_activity=224 dram_eff=0.3571
bk0: 12a 24122i bk1: 12a 24110i bk2: 0a 24242i bk3: 0a 24244i bk4: 0a 24244i bk5: 0a 24244i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24246i bk13: 0a 24246i bk14: 0a 24246i bk15: 0a 24247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003300 
total_CMD = 24245 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24070 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24199 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.001650 
Either_Row_CoL_Bus_Util = 0.001897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0192205
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24199 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0033
n_activity=224 dram_eff=0.3571
bk0: 12a 24122i bk1: 12a 24110i bk2: 0a 24242i bk3: 0a 24244i bk4: 0a 24244i bk5: 0a 24244i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24246i bk13: 0a 24246i bk14: 0a 24246i bk15: 0a 24247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003300 
total_CMD = 24245 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24070 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24199 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.001650 
Either_Row_CoL_Bus_Util = 0.001897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24199 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0033
n_activity=224 dram_eff=0.3571
bk0: 12a 24123i bk1: 12a 24110i bk2: 0a 24242i bk3: 0a 24244i bk4: 0a 24244i bk5: 0a 24244i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24246i bk13: 0a 24246i bk14: 0a 24246i bk15: 0a 24247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003300 
total_CMD = 24245 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 24070 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24199 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000247 
CoL_Bus_Util = 0.001650 
Either_Row_CoL_Bus_Util = 0.001897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0160033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24211 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00264
n_activity=120 dram_eff=0.5333
bk0: 8a 24152i bk1: 8a 24141i bk2: 0a 24243i bk3: 0a 24245i bk4: 0a 24245i bk5: 0a 24245i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24245i bk13: 0a 24245i bk14: 0a 24245i bk15: 0a 24246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.871560
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.568807
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002640 
total_CMD = 24245 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 24134 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24211 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.001320 
Either_Row_CoL_Bus_Util = 0.001402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0124974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24211 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00264
n_activity=120 dram_eff=0.5333
bk0: 8a 24148i bk1: 8a 24141i bk2: 0a 24243i bk3: 0a 24245i bk4: 0a 24245i bk5: 0a 24245i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24245i bk13: 0a 24245i bk14: 0a 24245i bk15: 0a 24246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002640 
total_CMD = 24245 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 24134 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24211 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.001320 
Either_Row_CoL_Bus_Util = 0.001402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140235
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24211 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00264
n_activity=120 dram_eff=0.5333
bk0: 8a 24148i bk1: 8a 24141i bk2: 0a 24243i bk3: 0a 24245i bk4: 0a 24245i bk5: 0a 24245i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24245i bk13: 0a 24245i bk14: 0a 24245i bk15: 0a 24246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002640 
total_CMD = 24245 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 24134 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24211 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.001320 
Either_Row_CoL_Bus_Util = 0.001402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0146834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24245 n_nop=24211 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00264
n_activity=120 dram_eff=0.5333
bk0: 8a 24148i bk1: 8a 24141i bk2: 0a 24243i bk3: 0a 24245i bk4: 0a 24245i bk5: 0a 24245i bk6: 0a 24245i bk7: 0a 24245i bk8: 0a 24245i bk9: 0a 24245i bk10: 0a 24245i bk11: 0a 24245i bk12: 0a 24245i bk13: 0a 24245i bk14: 0a 24245i bk15: 0a 24246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002640 
total_CMD = 24245 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 24134 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 24245 
n_nop = 24211 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.001320 
Either_Row_CoL_Bus_Util = 0.001402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0143122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 4, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 260, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 260, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0103
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 136
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6628
icnt_total_pkts_simt_to_mem=7580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2393
	minimum = 6
	maximum = 67
Network latency average = 11.8571
	minimum = 6
	maximum = 67
Slowest packet = 7830
Flit latency average = 12.3065
	minimum = 6
	maximum = 65
Slowest flit = 13850
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00340219
	minimum = 0 (at node 4)
	maximum = 0.0212637 (at node 0)
Accepted packet rate average = 0.00340219
	minimum = 0 (at node 4)
	maximum = 0.0212637 (at node 0)
Injected flit rate average = 0.00709599
	minimum = 0 (at node 4)
	maximum = 0.0407047 (at node 0)
Accepted flit rate average= 0.00709599
	minimum = 0 (at node 4)
	maximum = 0.0479951 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3447 (16 samples)
	minimum = 6 (16 samples)
	maximum = 53.5625 (16 samples)
Network latency average = 11.3541 (16 samples)
	minimum = 6 (16 samples)
	maximum = 53.5625 (16 samples)
Flit latency average = 11.9217 (16 samples)
	minimum = 6 (16 samples)
	maximum = 51.5625 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00664532 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0415333 (16 samples)
Accepted packet rate average = 0.00664532 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0415333 (16 samples)
Injected flit rate average = 0.0117079 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0787763 (16 samples)
Accepted flit rate average = 0.0117079 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0675718 (16 samples)
Injected packet size average = 1.76182 (16 samples)
Accepted packet size average = 1.76182 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 117760 (inst/sec)
gpgpu_simulation_rate = 3544 (cycle/sec)
gpgpu_silicon_slowdown = 453442x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 1138
gpu_sim_insn = 35840
gpu_ipc =      31.4938
gpu_tot_sim_cycle = 15317
gpu_tot_sim_insn = 506880
gpu_tot_ipc =      33.0926
gpu_tot_issued_cta = 68
gpu_occupancy = 12.3249% 
gpu_tot_occupancy = 12.0270% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 62
partiton_level_parallism =       0.1230
partiton_level_parallism_total  =       0.2700
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.0878
L2_BW  =      11.6606 GB/Sec
L2_BW_total  =      25.5942 GB/Sec
gpu_total_sim_rate=126720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8256
	L1I_total_cache_misses = 1184
	L1I_total_cache_miss_rate = 0.1434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2048
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7072
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1184
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1036
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8256

Total_core_cache_fail_stats:
ctas_completed 68, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 515072
gpgpu_n_tot_w_icount = 16096
gpgpu_n_stall_shd_mem = 5325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 2880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 17408
gpgpu_n_store_insn = 17408
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1214	W0_Idle:74188	W0_Scoreboard:30946	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16096
single_issue_nums: WS0:7004	WS1:7004	
dual_issue_nums: WS0:522	WS1:522	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 141824 {40:2048,72:832,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78336 {72:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23040 {8:2880,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:28 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3937 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1525 	2610 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3143 	494 	333 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1608      1726    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1734      1718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1741      1733    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1744      1737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1745      1757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2195      2190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2196      2208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2202      2215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26139 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00336
n_activity=264 dram_eff=0.3333
bk0: 16a 26035i bk1: 12a 26056i bk2: 0a 26188i bk3: 0a 26191i bk4: 0a 26191i bk5: 0a 26191i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26191i bk13: 0a 26191i bk14: 0a 26191i bk15: 0a 26192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003360 
total_CMD = 26191 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 25996 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26139 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.001680 
Either_Row_CoL_Bus_Util = 0.001985 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0178306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26145 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003054
n_activity=224 dram_eff=0.3571
bk0: 12a 26068i bk1: 12a 26056i bk2: 0a 26188i bk3: 0a 26190i bk4: 0a 26190i bk5: 0a 26190i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26192i bk13: 0a 26192i bk14: 0a 26192i bk15: 0a 26193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003054 
total_CMD = 26191 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26016 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26145 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0177924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26145 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003054
n_activity=224 dram_eff=0.3571
bk0: 12a 26068i bk1: 12a 26056i bk2: 0a 26188i bk3: 0a 26190i bk4: 0a 26190i bk5: 0a 26190i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26192i bk13: 0a 26192i bk14: 0a 26192i bk15: 0a 26193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003054 
total_CMD = 26191 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26016 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26145 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00935436
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26145 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003054
n_activity=224 dram_eff=0.3571
bk0: 12a 26069i bk1: 12a 26056i bk2: 0a 26188i bk3: 0a 26190i bk4: 0a 26190i bk5: 0a 26190i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26192i bk13: 0a 26192i bk14: 0a 26192i bk15: 0a 26193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003054 
total_CMD = 26191 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26016 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26145 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0148142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26145 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003054
n_activity=224 dram_eff=0.3571
bk0: 12a 26068i bk1: 12a 26056i bk2: 0a 26188i bk3: 0a 26190i bk4: 0a 26190i bk5: 0a 26190i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26192i bk13: 0a 26192i bk14: 0a 26192i bk15: 0a 26193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003054 
total_CMD = 26191 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26016 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26145 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0115689
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26157 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002444
n_activity=120 dram_eff=0.5333
bk0: 8a 26094i bk1: 8a 26087i bk2: 0a 26189i bk3: 0a 26191i bk4: 0a 26191i bk5: 0a 26191i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26191i bk13: 0a 26191i bk14: 0a 26191i bk15: 0a 26192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002444 
total_CMD = 26191 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 26080 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26157 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.001222 
Either_Row_CoL_Bus_Util = 0.001298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0129816
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26157 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002444
n_activity=120 dram_eff=0.5333
bk0: 8a 26094i bk1: 8a 26087i bk2: 0a 26189i bk3: 0a 26191i bk4: 0a 26191i bk5: 0a 26191i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26191i bk13: 0a 26191i bk14: 0a 26191i bk15: 0a 26192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002444 
total_CMD = 26191 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 26080 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26157 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.001222 
Either_Row_CoL_Bus_Util = 0.001298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0135925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26191 n_nop=26157 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002444
n_activity=120 dram_eff=0.5333
bk0: 8a 26094i bk1: 8a 26087i bk2: 0a 26189i bk3: 0a 26191i bk4: 0a 26191i bk5: 0a 26191i bk6: 0a 26191i bk7: 0a 26191i bk8: 0a 26191i bk9: 0a 26191i bk10: 0a 26191i bk11: 0a 26191i bk12: 0a 26191i bk13: 0a 26191i bk14: 0a 26191i bk15: 0a 26192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002444 
total_CMD = 26191 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 26080 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 26191 
n_nop = 26157 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.001222 
Either_Row_CoL_Bus_Util = 0.001298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0132488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 4, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 268, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 268, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 268, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4136
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0104
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6944
icnt_total_pkts_simt_to_mem=7848
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7214
	minimum = 6
	maximum = 64
Network latency average = 11.9571
	minimum = 6
	maximum = 64
Slowest packet = 8084
Flit latency average = 12.3271
	minimum = 6
	maximum = 62
Slowest flit = 14356
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00267176
	minimum = 0 (at node 0)
	maximum = 0.0166985 (at node 4)
Accepted packet rate average = 0.00267176
	minimum = 0 (at node 0)
	maximum = 0.0166985 (at node 4)
Injected flit rate average = 0.00557252
	minimum = 0 (at node 0)
	maximum = 0.0319656 (at node 4)
Accepted flit rate average= 0.00557252
	minimum = 0 (at node 0)
	maximum = 0.0376908 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3669 (17 samples)
	minimum = 6 (17 samples)
	maximum = 54.1765 (17 samples)
Network latency average = 11.3895 (17 samples)
	minimum = 6 (17 samples)
	maximum = 54.1765 (17 samples)
Flit latency average = 11.9455 (17 samples)
	minimum = 6 (17 samples)
	maximum = 52.1765 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.00641158 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0400724 (17 samples)
Accepted packet rate average = 0.00641158 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0400724 (17 samples)
Injected flit rate average = 0.0113469 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0760227 (17 samples)
Accepted flit rate average = 0.0113469 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0658141 (17 samples)
Injected packet size average = 1.76976 (17 samples)
Accepted packet size average = 1.76976 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 126720 (inst/sec)
gpgpu_simulation_rate = 3829 (cycle/sec)
gpgpu_silicon_slowdown = 419691x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 750
gpu_sim_insn = 35840
gpu_ipc =      47.7867
gpu_tot_sim_cycle = 16067
gpu_tot_sim_insn = 542720
gpu_tot_ipc =      33.7786
gpu_tot_issued_cta = 72
gpu_occupancy = 12.2447% 
gpu_tot_occupancy = 12.0372% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 62
partiton_level_parallism =       0.1813
partiton_level_parallism_total  =       0.2659
partiton_level_parallism_util =       2.2667
partiton_level_parallism_util_total  =       2.0931
L2_BW  =      17.1875 GB/Sec
L2_BW_total  =      25.2018 GB/Sec
gpu_total_sim_rate=135680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8832
	L1I_total_cache_misses = 1248
	L1I_total_cache_miss_rate = 0.1413
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2176
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2353
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7584
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8832

Total_core_cache_fail_stats:
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 550912
gpgpu_n_tot_w_icount = 17216
gpgpu_n_stall_shd_mem = 5496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1152
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 18432
gpgpu_n_store_insn = 18432
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1282	W0_Idle:77393	W0_Scoreboard:32517	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17216
single_issue_nums: WS0:7532	WS1:7532	
dual_issue_nums: WS0:538	WS1:538	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9216 {8:1152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 146432 {40:2048,72:896,}
traffic_breakdown_coretomem[INST_ACC_R] = 1248 {8:156,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82944 {72:1152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
traffic_breakdown_memtocore[INST_ACC_R] = 21216 {136:156,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:28 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4065 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1606 	2665 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3235 	494 	369 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1655      1779    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1790      1771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1797      1787    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1801      1791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1802      1811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2266      2258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2268      2279    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2274      2284    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27421 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003203
n_activity=264 dram_eff=0.3333
bk0: 16a 27317i bk1: 12a 27338i bk2: 0a 27470i bk3: 0a 27473i bk4: 0a 27473i bk5: 0a 27473i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27473i bk15: 0a 27474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003203 
total_CMD = 27473 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 27278 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27421 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.001602 
Either_Row_CoL_Bus_Util = 0.001893 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0169985
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27427 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002912
n_activity=224 dram_eff=0.3571
bk0: 12a 27350i bk1: 12a 27338i bk2: 0a 27470i bk3: 0a 27472i bk4: 0a 27472i bk5: 0a 27472i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27474i bk13: 0a 27474i bk14: 0a 27474i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002912 
total_CMD = 27473 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27298 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27427 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.001456 
Either_Row_CoL_Bus_Util = 0.001674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0169621
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27427 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002912
n_activity=224 dram_eff=0.3571
bk0: 12a 27350i bk1: 12a 27338i bk2: 0a 27470i bk3: 0a 27472i bk4: 0a 27472i bk5: 0a 27472i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27474i bk13: 0a 27474i bk14: 0a 27474i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002912 
total_CMD = 27473 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27298 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27427 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.001456 
Either_Row_CoL_Bus_Util = 0.001674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00891785
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27427 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002912
n_activity=224 dram_eff=0.3571
bk0: 12a 27351i bk1: 12a 27338i bk2: 0a 27470i bk3: 0a 27472i bk4: 0a 27472i bk5: 0a 27472i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27474i bk13: 0a 27474i bk14: 0a 27474i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002912 
total_CMD = 27473 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27298 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27427 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.001456 
Either_Row_CoL_Bus_Util = 0.001674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.014123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27427 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002912
n_activity=224 dram_eff=0.3571
bk0: 12a 27350i bk1: 12a 27338i bk2: 0a 27470i bk3: 0a 27472i bk4: 0a 27472i bk5: 0a 27472i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27474i bk13: 0a 27474i bk14: 0a 27474i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002912 
total_CMD = 27473 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 27298 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27427 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.001456 
Either_Row_CoL_Bus_Util = 0.001674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.011029
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27439 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00233
n_activity=120 dram_eff=0.5333
bk0: 8a 27376i bk1: 8a 27369i bk2: 0a 27471i bk3: 0a 27473i bk4: 0a 27473i bk5: 0a 27473i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27473i bk15: 0a 27474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002330 
total_CMD = 27473 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 27362 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27439 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001165 
Either_Row_CoL_Bus_Util = 0.001238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0123758
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27439 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00233
n_activity=120 dram_eff=0.5333
bk0: 8a 27376i bk1: 8a 27369i bk2: 0a 27471i bk3: 0a 27473i bk4: 0a 27473i bk5: 0a 27473i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27473i bk15: 0a 27474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002330 
total_CMD = 27473 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 27362 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27439 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001165 
Either_Row_CoL_Bus_Util = 0.001238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0129582
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27473 n_nop=27439 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00233
n_activity=120 dram_eff=0.5333
bk0: 8a 27376i bk1: 8a 27369i bk2: 0a 27471i bk3: 0a 27473i bk4: 0a 27473i bk5: 0a 27473i bk6: 0a 27473i bk7: 0a 27473i bk8: 0a 27473i bk9: 0a 27473i bk10: 0a 27473i bk11: 0a 27473i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27473i bk15: 0a 27474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002330 
total_CMD = 27473 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 27362 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27473 
n_nop = 27439 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001165 
Either_Row_CoL_Bus_Util = 0.001238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0126306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 292, Miss = 4, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4272
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7240
icnt_total_pkts_simt_to_mem=8112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5551
	minimum = 6
	maximum = 43
Network latency average = 11.7794
	minimum = 6
	maximum = 43
Slowest packet = 8390
Flit latency average = 12.1893
	minimum = 6
	maximum = 41
Slowest flit = 15018
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00393917
	minimum = 0 (at node 0)
	maximum = 0.0246198 (at node 8)
Accepted packet rate average = 0.00393917
	minimum = 0 (at node 0)
	maximum = 0.0246198 (at node 8)
Injected flit rate average = 0.00811007
	minimum = 0 (at node 0)
	maximum = 0.0477915 (at node 8)
Accepted flit rate average= 0.00811007
	minimum = 0 (at node 0)
	maximum = 0.0535844 (at node 8)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3774 (18 samples)
	minimum = 6 (18 samples)
	maximum = 53.5556 (18 samples)
Network latency average = 11.4112 (18 samples)
	minimum = 6 (18 samples)
	maximum = 53.5556 (18 samples)
Flit latency average = 11.9591 (18 samples)
	minimum = 6 (18 samples)
	maximum = 51.5556 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00627423 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0392139 (18 samples)
Accepted packet rate average = 0.00627423 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0392139 (18 samples)
Injected flit rate average = 0.0111671 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0744543 (18 samples)
Accepted flit rate average = 0.0111671 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0651347 (18 samples)
Injected packet size average = 1.77984 (18 samples)
Accepted packet size average = 1.77984 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 135680 (inst/sec)
gpgpu_simulation_rate = 4016 (cycle/sec)
gpgpu_silicon_slowdown = 400149x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 19 
gpu_sim_cycle = 748
gpu_sim_insn = 35840
gpu_ipc =      47.9144
gpu_tot_sim_cycle = 16815
gpu_tot_sim_insn = 578560
gpu_tot_ipc =      34.4074
gpu_tot_issued_cta = 76
gpu_occupancy = 12.2435% 
gpu_tot_occupancy = 12.0464% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 62
partiton_level_parallism =       0.1818
partiton_level_parallism_total  =       0.2621
partiton_level_parallism_util =       2.0923
partiton_level_parallism_util_total  =       2.0931
L2_BW  =      17.2335 GB/Sec
L2_BW_total  =      24.8473 GB/Sec
gpu_total_sim_rate=115712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9408
	L1I_total_cache_misses = 1312
	L1I_total_cache_miss_rate = 0.1395
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2304
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2222
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1148
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9408

Total_core_cache_fail_stats:
ctas_completed 76, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 586752
gpgpu_n_tot_w_icount = 18336
gpgpu_n_stall_shd_mem = 5666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216
gpgpu_n_mem_write_global = 3008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 19456
gpgpu_n_store_insn = 19456
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1350	W0_Idle:80588	W0_Scoreboard:34094	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18336
single_issue_nums: WS0:8060	WS1:8060	
dual_issue_nums: WS0:554	WS1:554	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9728 {8:1216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 151040 {40:2048,72:960,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87552 {72:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24064 {8:3008,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 141 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:28 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4193 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1688 	2719 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3328 	494 	404 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1701      1832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1846      1823    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1854      1841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1858      1844    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1859      1865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2338      2325    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2339      2349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2346      2351    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28700 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003061
n_activity=264 dram_eff=0.3333
bk0: 16a 28596i bk1: 12a 28617i bk2: 0a 28749i bk3: 0a 28752i bk4: 0a 28752i bk5: 0a 28752i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28752i bk13: 0a 28752i bk14: 0a 28752i bk15: 0a 28753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003061 
total_CMD = 28752 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 28557 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28700 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000278 
CoL_Bus_Util = 0.001530 
Either_Row_CoL_Bus_Util = 0.001809 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0162423
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28706 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002782
n_activity=224 dram_eff=0.3571
bk0: 12a 28629i bk1: 12a 28617i bk2: 0a 28749i bk3: 0a 28751i bk4: 0a 28751i bk5: 0a 28751i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28753i bk13: 0a 28753i bk14: 0a 28753i bk15: 0a 28754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002782 
total_CMD = 28752 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28577 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28706 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.001391 
Either_Row_CoL_Bus_Util = 0.001600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0162076
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28706 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002782
n_activity=224 dram_eff=0.3571
bk0: 12a 28629i bk1: 12a 28617i bk2: 0a 28749i bk3: 0a 28751i bk4: 0a 28751i bk5: 0a 28751i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28753i bk13: 0a 28753i bk14: 0a 28753i bk15: 0a 28754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002782 
total_CMD = 28752 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28577 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28706 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.001391 
Either_Row_CoL_Bus_Util = 0.001600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00852115
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28706 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002782
n_activity=224 dram_eff=0.3571
bk0: 12a 28630i bk1: 12a 28617i bk2: 0a 28749i bk3: 0a 28751i bk4: 0a 28751i bk5: 0a 28751i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28753i bk13: 0a 28753i bk14: 0a 28753i bk15: 0a 28754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002782 
total_CMD = 28752 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28577 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28706 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.001391 
Either_Row_CoL_Bus_Util = 0.001600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0134947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28706 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002782
n_activity=224 dram_eff=0.3571
bk0: 12a 28629i bk1: 12a 28617i bk2: 0a 28749i bk3: 0a 28751i bk4: 0a 28751i bk5: 0a 28751i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28753i bk13: 0a 28753i bk14: 0a 28753i bk15: 0a 28754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002782 
total_CMD = 28752 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28577 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28706 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000209 
CoL_Bus_Util = 0.001391 
Either_Row_CoL_Bus_Util = 0.001600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0105384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28718 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002226
n_activity=120 dram_eff=0.5333
bk0: 8a 28655i bk1: 8a 28648i bk2: 0a 28750i bk3: 0a 28752i bk4: 0a 28752i bk5: 0a 28752i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28752i bk13: 0a 28752i bk14: 0a 28752i bk15: 0a 28753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002226 
total_CMD = 28752 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 28641 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28718 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001113 
Either_Row_CoL_Bus_Util = 0.001183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0118253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28718 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002226
n_activity=120 dram_eff=0.5333
bk0: 8a 28655i bk1: 8a 28648i bk2: 0a 28750i bk3: 0a 28752i bk4: 0a 28752i bk5: 0a 28752i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28752i bk13: 0a 28752i bk14: 0a 28752i bk15: 0a 28753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002226 
total_CMD = 28752 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 28641 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28718 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001113 
Either_Row_CoL_Bus_Util = 0.001183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123817
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28752 n_nop=28718 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002226
n_activity=120 dram_eff=0.5333
bk0: 8a 28655i bk1: 8a 28648i bk2: 0a 28750i bk3: 0a 28752i bk4: 0a 28752i bk5: 0a 28752i bk6: 0a 28752i bk7: 0a 28752i bk8: 0a 28752i bk9: 0a 28752i bk10: 0a 28752i bk11: 0a 28752i bk12: 0a 28752i bk13: 0a 28752i bk14: 0a 28752i bk15: 0a 28753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002226 
total_CMD = 28752 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 28641 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28752 
n_nop = 28718 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001113 
Either_Row_CoL_Bus_Util = 0.001183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0120687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 4, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4408
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0098
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3008
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7536
icnt_total_pkts_simt_to_mem=8376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.4706
	minimum = 6
	maximum = 43
Network latency average = 11.7022
	minimum = 6
	maximum = 43
Slowest packet = 8662
Flit latency average = 12.0929
	minimum = 6
	maximum = 41
Slowest flit = 15578
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00395062
	minimum = 0 (at node 0)
	maximum = 0.0246914 (at node 12)
Accepted packet rate average = 0.00395062
	minimum = 0 (at node 0)
	maximum = 0.0246914 (at node 12)
Injected flit rate average = 0.00813362
	minimum = 0 (at node 0)
	maximum = 0.0479303 (at node 12)
Accepted flit rate average= 0.00813362
	minimum = 0 (at node 0)
	maximum = 0.05374 (at node 12)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3823 (19 samples)
	minimum = 6 (19 samples)
	maximum = 53 (19 samples)
Network latency average = 11.4265 (19 samples)
	minimum = 6 (19 samples)
	maximum = 53 (19 samples)
Flit latency average = 11.9661 (19 samples)
	minimum = 6 (19 samples)
	maximum = 51 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00615193 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0384496 (19 samples)
Accepted packet rate average = 0.00615193 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0384496 (19 samples)
Injected flit rate average = 0.0110075 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0730583 (19 samples)
Accepted flit rate average = 0.0110075 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.064535 (19 samples)
Injected packet size average = 1.78927 (19 samples)
Accepted packet size average = 1.78927 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 115712 (inst/sec)
gpgpu_simulation_rate = 3363 (cycle/sec)
gpgpu_silicon_slowdown = 477847x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc02f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 749
gpu_sim_insn = 35840
gpu_ipc =      47.8505
gpu_tot_sim_cycle = 17564
gpu_tot_sim_insn = 614400
gpu_tot_ipc =      34.9806
gpu_tot_issued_cta = 80
gpu_occupancy = 12.2420% 
gpu_tot_occupancy = 12.0547% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 62
partiton_level_parallism =       0.1816
partiton_level_parallism_total  =       0.2587
partiton_level_parallism_util =       2.0606
partiton_level_parallism_util_total  =       2.0921
L2_BW  =      17.2104 GB/Sec
L2_BW_total  =      24.5217 GB/Sec
gpu_total_sim_rate=122880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9984
	L1I_total_cache_misses = 1376
	L1I_total_cache_miss_rate = 0.1378
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2432
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2105
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8608
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1376
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1204
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9984

Total_core_cache_fail_stats:
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 622592
gpgpu_n_tot_w_icount = 19456
gpgpu_n_stall_shd_mem = 5839
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1419	W0_Idle:83801	W0_Scoreboard:35666	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:8588	WS1:8588	
dual_issue_nums: WS0:570	WS1:570	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155648 {40:2048,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 1376 {8:172,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {72:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 23392 {136:172,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 6 
mrq_lat_table:28 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4321 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1770 	2773 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3421 	494 	439 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1748      1886    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1901      1876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1911      1895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1915      1898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1916      1919    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2409      2393    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2410      2419    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2418      2420    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29981 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00293
n_activity=264 dram_eff=0.3333
bk0: 16a 29877i bk1: 12a 29898i bk2: 0a 30030i bk3: 0a 30033i bk4: 0a 30033i bk5: 0a 30033i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30033i bk13: 0a 30033i bk14: 0a 30033i bk15: 0a 30034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.596859
Bank_Level_Parallism_Col = 1.607362
Bank_Level_Parallism_Ready = 1.318182
write_to_read_ratio_blp_rw_average = 0.368098
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002930 
total_CMD = 30033 
util_bw = 88 
Wasted_Col = 83 
Wasted_Row = 24 
Idle = 29838 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29981 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.001465 
Either_Row_CoL_Bus_Util = 0.001731 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0155496
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29987 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002664
n_activity=224 dram_eff=0.3571
bk0: 12a 29910i bk1: 12a 29898i bk2: 0a 30030i bk3: 0a 30032i bk4: 0a 30032i bk5: 0a 30032i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30034i bk13: 0a 30034i bk14: 0a 30034i bk15: 0a 30035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002664 
total_CMD = 30033 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29858 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29987 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.001332 
Either_Row_CoL_Bus_Util = 0.001532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0155163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29987 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002664
n_activity=224 dram_eff=0.3571
bk0: 12a 29910i bk1: 12a 29898i bk2: 0a 30030i bk3: 0a 30032i bk4: 0a 30032i bk5: 0a 30032i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30034i bk13: 0a 30034i bk14: 0a 30034i bk15: 0a 30035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002664 
total_CMD = 30033 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29858 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29987 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.001332 
Either_Row_CoL_Bus_Util = 0.001532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00815769
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29987 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002664
n_activity=224 dram_eff=0.3571
bk0: 12a 29911i bk1: 12a 29898i bk2: 0a 30030i bk3: 0a 30032i bk4: 0a 30032i bk5: 0a 30032i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30034i bk13: 0a 30034i bk14: 0a 30034i bk15: 0a 30035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002664 
total_CMD = 30033 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29858 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29987 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.001332 
Either_Row_CoL_Bus_Util = 0.001532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0129191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29987 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002664
n_activity=224 dram_eff=0.3571
bk0: 12a 29910i bk1: 12a 29898i bk2: 0a 30030i bk3: 0a 30032i bk4: 0a 30032i bk5: 0a 30032i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30034i bk13: 0a 30034i bk14: 0a 30034i bk15: 0a 30035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002664 
total_CMD = 30033 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29858 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29987 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.001332 
Either_Row_CoL_Bus_Util = 0.001532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0100889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29999 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002131
n_activity=120 dram_eff=0.5333
bk0: 8a 29936i bk1: 8a 29929i bk2: 0a 30031i bk3: 0a 30033i bk4: 0a 30033i bk5: 0a 30033i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30033i bk13: 0a 30033i bk14: 0a 30033i bk15: 0a 30034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002131 
total_CMD = 30033 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29922 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29999 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001065 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0113209
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29999 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002131
n_activity=120 dram_eff=0.5333
bk0: 8a 29936i bk1: 8a 29929i bk2: 0a 30031i bk3: 0a 30033i bk4: 0a 30033i bk5: 0a 30033i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30033i bk13: 0a 30033i bk14: 0a 30033i bk15: 0a 30034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002131 
total_CMD = 30033 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29922 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29999 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001065 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0118536
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30033 n_nop=29999 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002131
n_activity=120 dram_eff=0.5333
bk0: 8a 29936i bk1: 8a 29929i bk2: 0a 30031i bk3: 0a 30033i bk4: 0a 30033i bk5: 0a 30033i bk6: 0a 30033i bk7: 0a 30033i bk8: 0a 30033i bk9: 0a 30033i bk10: 0a 30033i bk11: 0a 30033i bk12: 0a 30033i bk13: 0a 30033i bk14: 0a 30033i bk15: 0a 30034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002131 
total_CMD = 30033 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29922 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 30033 
n_nop = 29999 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001065 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.011554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 308, Miss = 4, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 292, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 292, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4544
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0095
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7832
icnt_total_pkts_simt_to_mem=8640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6949
	minimum = 6
	maximum = 43
Network latency average = 11.9081
	minimum = 6
	maximum = 43
Slowest packet = 8950
Flit latency average = 12.3643
	minimum = 6
	maximum = 41
Slowest flit = 16186
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394489
	minimum = 0 (at node 0)
	maximum = 0.0246555 (at node 16)
Accepted packet rate average = 0.00394489
	minimum = 0 (at node 0)
	maximum = 0.0246555 (at node 16)
Injected flit rate average = 0.00812183
	minimum = 0 (at node 0)
	maximum = 0.0478608 (at node 16)
Accepted flit rate average= 0.00812183
	minimum = 0 (at node 0)
	maximum = 0.0536621 (at node 16)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3979 (20 samples)
	minimum = 6 (20 samples)
	maximum = 52.5 (20 samples)
Network latency average = 11.4506 (20 samples)
	minimum = 6 (20 samples)
	maximum = 52.5 (20 samples)
Flit latency average = 11.986 (20 samples)
	minimum = 6 (20 samples)
	maximum = 50.5 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00604158 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0377599 (20 samples)
Accepted packet rate average = 0.00604158 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0377599 (20 samples)
Injected flit rate average = 0.0108632 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0717985 (20 samples)
Accepted flit rate average = 0.0108632 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0639913 (20 samples)
Injected packet size average = 1.79807 (20 samples)
Accepted packet size average = 1.79807 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 122880 (inst/sec)
gpgpu_simulation_rate = 3512 (cycle/sec)
gpgpu_silicon_slowdown = 457574x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 21: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 21 
gpu_sim_cycle = 1246
gpu_sim_insn = 32768
gpu_ipc =      26.2986
gpu_tot_sim_cycle = 18810
gpu_tot_sim_insn = 647168
gpu_tot_ipc =      34.4055
gpu_tot_issued_cta = 84
gpu_occupancy = 12.3361% 
gpu_tot_occupancy = 12.0734% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 81
partiton_level_parallism =       0.1124
partiton_level_parallism_total  =       0.2490
partiton_level_parallism_util =       2.0588
partiton_level_parallism_util_total  =       2.0911
L2_BW  =      10.6499 GB/Sec
L2_BW_total  =      23.6028 GB/Sec
gpu_total_sim_rate=129433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10496
	L1I_total_cache_misses = 1472
	L1I_total_cache_miss_rate = 0.1402
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2560
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1288
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10496

Total_core_cache_fail_stats:
ctas_completed 84, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 159, 160, 
gpgpu_n_tot_thrd_icount = 655360
gpgpu_n_tot_w_icount = 20480
gpgpu_n_stall_shd_mem = 6009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1344
gpgpu_n_mem_write_global = 3136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 21504
gpgpu_n_store_insn = 21504
gpgpu_n_shmem_insn = 26624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 81920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3136
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1482	W0_Idle:91190	W0_Scoreboard:37178	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20480
single_issue_nums: WS0:9036	WS1:9028	
dual_issue_nums: WS0:602	WS1:606	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10752 {8:1344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 160256 {40:2048,72:1088,}
traffic_breakdown_coretomem[INST_ACC_R] = 1472 {8:184,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96768 {72:1344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25088 {8:3136,}
traffic_breakdown_memtocore[INST_ACC_R] = 25024 {136:184,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 6 
mrq_lat_table:31 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4449 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1855 	2828 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3502 	524 	450 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1540      1939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1956      1930    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1970      1955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1969      1953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1971      1974    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2478      2463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2479      2489    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1989      1992    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32106 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002985
n_activity=316 dram_eff=0.3038
bk0: 20a 31978i bk1: 12a 32028i bk2: 0a 32160i bk3: 0a 32163i bk4: 0a 32163i bk5: 0a 32163i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32165i bk13: 0a 32165i bk14: 0a 32165i bk15: 0a 32166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002985 
total_CMD = 32164 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 31937 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000311 
CoL_Bus_Util = 0.001492 
Either_Row_CoL_Bus_Util = 0.001803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0145193
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32118 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002487
n_activity=224 dram_eff=0.3571
bk0: 12a 32041i bk1: 12a 32029i bk2: 0a 32161i bk3: 0a 32163i bk4: 0a 32163i bk5: 0a 32163i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32165i bk13: 0a 32165i bk14: 0a 32165i bk15: 0a 32166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002487 
total_CMD = 32164 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 31989 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32118 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0144882
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32118 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002487
n_activity=224 dram_eff=0.3571
bk0: 12a 32041i bk1: 12a 32029i bk2: 0a 32161i bk3: 0a 32163i bk4: 0a 32163i bk5: 0a 32163i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32165i bk13: 0a 32165i bk14: 0a 32165i bk15: 0a 32166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002487 
total_CMD = 32164 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 31989 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32118 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00761721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32118 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002487
n_activity=224 dram_eff=0.3571
bk0: 12a 32042i bk1: 12a 32029i bk2: 0a 32161i bk3: 0a 32163i bk4: 0a 32163i bk5: 0a 32163i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32165i bk13: 0a 32165i bk14: 0a 32165i bk15: 0a 32166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002487 
total_CMD = 32164 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 31989 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32118 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0120632
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32118 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002487
n_activity=224 dram_eff=0.3571
bk0: 12a 32041i bk1: 12a 32029i bk2: 0a 32161i bk3: 0a 32163i bk4: 0a 32163i bk5: 0a 32163i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32165i bk13: 0a 32165i bk14: 0a 32165i bk15: 0a 32166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002487 
total_CMD = 32164 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 31989 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32118 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00942047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32130 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00199
n_activity=120 dram_eff=0.5333
bk0: 8a 32067i bk1: 8a 32060i bk2: 0a 32162i bk3: 0a 32164i bk4: 0a 32164i bk5: 0a 32164i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32164i bk13: 0a 32164i bk14: 0a 32164i bk15: 0a 32165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001990 
total_CMD = 32164 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 32053 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32130 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000995 
Either_Row_CoL_Bus_Util = 0.001057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0105708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32130 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00199
n_activity=120 dram_eff=0.5333
bk0: 8a 32067i bk1: 8a 32060i bk2: 0a 32162i bk3: 0a 32164i bk4: 0a 32164i bk5: 0a 32164i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32164i bk13: 0a 32164i bk14: 0a 32164i bk15: 0a 32165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001990 
total_CMD = 32164 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 32053 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32130 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000995 
Either_Row_CoL_Bus_Util = 0.001057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110683
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32164 n_nop=32118 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002487
n_activity=224 dram_eff=0.3571
bk0: 12a 32037i bk1: 12a 32029i bk2: 0a 32161i bk3: 0a 32163i bk4: 0a 32163i bk5: 0a 32163i bk6: 0a 32164i bk7: 0a 32164i bk8: 0a 32164i bk9: 0a 32164i bk10: 0a 32164i bk11: 0a 32164i bk12: 0a 32165i bk13: 0a 32165i bk14: 0a 32165i bk15: 0a 32166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002487 
total_CMD = 32164 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 31989 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 32164 
n_nop = 32118 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0107885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320, Miss = 5, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 300, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 300, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 300, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 4684
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0098
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1344
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8148
icnt_total_pkts_simt_to_mem=8908
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9571
	minimum = 6
	maximum = 62
Network latency average = 12.1214
	minimum = 6
	maximum = 58
Slowest packet = 9174
Flit latency average = 12.5719
	minimum = 6
	maximum = 56
Slowest flit = 16602
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00244009
	minimum = 0 (at node 4)
	maximum = 0.0152505 (at node 0)
Accepted packet rate average = 0.00244009
	minimum = 0 (at node 4)
	maximum = 0.0152505 (at node 0)
Injected flit rate average = 0.00508932
	minimum = 0 (at node 4)
	maximum = 0.0291939 (at node 0)
Accepted flit rate average= 0.00508932
	minimum = 0 (at node 4)
	maximum = 0.0344227 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4245 (21 samples)
	minimum = 6 (21 samples)
	maximum = 52.9524 (21 samples)
Network latency average = 11.4825 (21 samples)
	minimum = 6 (21 samples)
	maximum = 52.7619 (21 samples)
Flit latency average = 12.0139 (21 samples)
	minimum = 6 (21 samples)
	maximum = 50.7619 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.00587008 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.036688 (21 samples)
Accepted packet rate average = 0.00587008 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.036688 (21 samples)
Injected flit rate average = 0.0105882 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0697697 (21 samples)
Accepted flit rate average = 0.0105882 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0625833 (21 samples)
Injected packet size average = 1.80376 (21 samples)
Accepted packet size average = 1.80376 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 129433 (inst/sec)
gpgpu_simulation_rate = 3762 (cycle/sec)
gpgpu_silicon_slowdown = 427166x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 861
gpu_sim_insn = 32768
gpu_ipc =      38.0581
gpu_tot_sim_cycle = 19671
gpu_tot_sim_insn = 679936
gpu_tot_ipc =      34.5654
gpu_tot_issued_cta = 88
gpu_occupancy = 12.2732% 
gpu_tot_occupancy = 12.0822% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 81
partiton_level_parallism =       0.1626
partiton_level_parallism_total  =       0.2452
partiton_level_parallism_util =       2.0290
partiton_level_parallism_util_total  =       2.0892
L2_BW  =      15.4120 GB/Sec
L2_BW_total  =      23.2443 GB/Sec
gpu_total_sim_rate=135987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11008
	L1I_total_cache_misses = 1568
	L1I_total_cache_miss_rate = 0.1424
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1905
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1372
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11008

Total_core_cache_fail_stats:
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 159, 160, 
gpgpu_n_tot_thrd_icount = 688128
gpgpu_n_tot_w_icount = 21504
gpgpu_n_stall_shd_mem = 6184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 22528
gpgpu_n_store_insn = 22528
gpgpu_n_shmem_insn = 28672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1280
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1555	W0_Idle:95521	W0_Scoreboard:38646	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
single_issue_nums: WS0:9476	WS1:9476	
dual_issue_nums: WS0:638	WS1:638	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 164864 {40:2048,72:1152,}
traffic_breakdown_coretomem[INST_ACC_R] = 1568 {8:196,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 101376 {72:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
traffic_breakdown_memtocore[INST_ACC_R] = 26656 {136:196,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 6 
mrq_lat_table:31 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4577 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1940 	2883 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3581 	556 	464 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1579      1993    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2015      1989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2024      2009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2023      2006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2025      2030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2547      2532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2548      2558    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2046      2049    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33578 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002854
n_activity=316 dram_eff=0.3038
bk0: 20a 33450i bk1: 12a 33500i bk2: 0a 33632i bk3: 0a 33635i bk4: 0a 33635i bk5: 0a 33635i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33637i bk13: 0a 33637i bk14: 0a 33637i bk15: 0a 33638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002854 
total_CMD = 33636 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 33409 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33578 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.001427 
Either_Row_CoL_Bus_Util = 0.001724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0138839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33590 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002378
n_activity=224 dram_eff=0.3571
bk0: 12a 33513i bk1: 12a 33501i bk2: 0a 33633i bk3: 0a 33635i bk4: 0a 33635i bk5: 0a 33635i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33637i bk13: 0a 33637i bk14: 0a 33637i bk15: 0a 33638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002378 
total_CMD = 33636 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33461 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33590 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0138542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33590 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002378
n_activity=224 dram_eff=0.3571
bk0: 12a 33513i bk1: 12a 33501i bk2: 0a 33633i bk3: 0a 33635i bk4: 0a 33635i bk5: 0a 33635i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33637i bk13: 0a 33637i bk14: 0a 33637i bk15: 0a 33638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002378 
total_CMD = 33636 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33461 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33590 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00728386
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33590 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002378
n_activity=224 dram_eff=0.3571
bk0: 12a 33514i bk1: 12a 33501i bk2: 0a 33633i bk3: 0a 33635i bk4: 0a 33635i bk5: 0a 33635i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33637i bk13: 0a 33637i bk14: 0a 33637i bk15: 0a 33638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002378 
total_CMD = 33636 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33461 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33590 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0115353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33590 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002378
n_activity=224 dram_eff=0.3571
bk0: 12a 33513i bk1: 12a 33501i bk2: 0a 33633i bk3: 0a 33635i bk4: 0a 33635i bk5: 0a 33635i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33637i bk13: 0a 33637i bk14: 0a 33637i bk15: 0a 33638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002378 
total_CMD = 33636 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33461 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33590 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00900821
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33602 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001903
n_activity=120 dram_eff=0.5333
bk0: 8a 33539i bk1: 8a 33532i bk2: 0a 33634i bk3: 0a 33636i bk4: 0a 33636i bk5: 0a 33636i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33636i bk13: 0a 33636i bk14: 0a 33636i bk15: 0a 33637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001903 
total_CMD = 33636 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 33525 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33602 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.000951 
Either_Row_CoL_Bus_Util = 0.001011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101082
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33602 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001903
n_activity=120 dram_eff=0.5333
bk0: 8a 33539i bk1: 8a 33532i bk2: 0a 33634i bk3: 0a 33636i bk4: 0a 33636i bk5: 0a 33636i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33636i bk13: 0a 33636i bk14: 0a 33636i bk15: 0a 33637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001903 
total_CMD = 33636 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 33525 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33602 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.000951 
Either_Row_CoL_Bus_Util = 0.001011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0105839
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33636 n_nop=33590 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002378
n_activity=224 dram_eff=0.3571
bk0: 12a 33509i bk1: 12a 33501i bk2: 0a 33633i bk3: 0a 33635i bk4: 0a 33635i bk5: 0a 33635i bk6: 0a 33636i bk7: 0a 33636i bk8: 0a 33636i bk9: 0a 33636i bk10: 0a 33636i bk11: 0a 33636i bk12: 0a 33637i bk13: 0a 33637i bk14: 0a 33637i bk15: 0a 33638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002378 
total_CMD = 33636 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33461 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33636 
n_nop = 33590 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0103163

========= L2 cache stats =========
L2_cache_bank[0]: Access = 332, Miss = 5, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 4824
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0095
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 144
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 196
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8464
icnt_total_pkts_simt_to_mem=9176
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.375
	minimum = 6
	maximum = 65
Network latency average = 11.7357
	minimum = 6
	maximum = 57
Slowest packet = 9477
Flit latency average = 12.0257
	minimum = 6
	maximum = 55
Slowest flit = 17255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0035309
	minimum = 0 (at node 0)
	maximum = 0.0220681 (at node 4)
Accepted packet rate average = 0.0035309
	minimum = 0 (at node 0)
	maximum = 0.0220681 (at node 4)
Injected flit rate average = 0.00736444
	minimum = 0 (at node 0)
	maximum = 0.0422446 (at node 4)
Accepted flit rate average= 0.00736444
	minimum = 0 (at node 0)
	maximum = 0.0498108 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4223 (22 samples)
	minimum = 6 (22 samples)
	maximum = 53.5 (22 samples)
Network latency average = 11.4941 (22 samples)
	minimum = 6 (22 samples)
	maximum = 52.9545 (22 samples)
Flit latency average = 12.0145 (22 samples)
	minimum = 6 (22 samples)
	maximum = 50.9545 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00576375 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0360234 (22 samples)
Accepted packet rate average = 0.00576375 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0360234 (22 samples)
Injected flit rate average = 0.0104417 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0685185 (22 samples)
Accepted flit rate average = 0.0104417 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0620027 (22 samples)
Injected packet size average = 1.81162 (22 samples)
Accepted packet size average = 1.81162 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 135987 (inst/sec)
gpgpu_simulation_rate = 3934 (cycle/sec)
gpgpu_silicon_slowdown = 408490x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 23: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 23 
gpu_sim_cycle = 872
gpu_sim_insn = 32768
gpu_ipc =      37.5780
gpu_tot_sim_cycle = 20543
gpu_tot_sim_insn = 712704
gpu_tot_ipc =      34.6933
gpu_tot_issued_cta = 92
gpu_occupancy = 12.2639% 
gpu_tot_occupancy = 12.0899% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 81
partiton_level_parallism =       0.1606
partiton_level_parallism_total  =       0.2416
partiton_level_parallism_util =       1.9444
partiton_level_parallism_util_total  =       2.0848
L2_BW  =      15.2176 GB/Sec
L2_BW_total  =      22.9036 GB/Sec
gpu_total_sim_rate=142540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11520
	L1I_total_cache_misses = 1664
	L1I_total_cache_miss_rate = 0.1444
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2816
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1818
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2304
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1664
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1456
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11520

Total_core_cache_fail_stats:
ctas_completed 92, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 159, 160, 
gpgpu_n_tot_thrd_icount = 720896
gpgpu_n_tot_w_icount = 22528
gpgpu_n_stall_shd_mem = 6359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1472
gpgpu_n_mem_write_global = 3264
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 23552
gpgpu_n_store_insn = 23552
gpgpu_n_shmem_insn = 30720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 90112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1628	W0_Idle:99876	W0_Scoreboard:40178	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22528
single_issue_nums: WS0:9924	WS1:9920	
dual_issue_nums: WS0:670	WS1:672	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11776 {8:1472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 169472 {40:2048,72:1216,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105984 {72:1472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26112 {8:3264,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:31 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4705 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2027 	2935 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3661 	583 	477 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1621      2045    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2071      2042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2083      2063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2078      2061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2081      2086    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2616      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2618      2629    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2102      2105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35069 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002733
n_activity=316 dram_eff=0.3038
bk0: 20a 34941i bk1: 12a 34991i bk2: 0a 35123i bk3: 0a 35126i bk4: 0a 35126i bk5: 0a 35126i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35128i bk13: 0a 35128i bk14: 0a 35128i bk15: 0a 35129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002733 
total_CMD = 35127 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 34900 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35069 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000285 
CoL_Bus_Util = 0.001366 
Either_Row_CoL_Bus_Util = 0.001651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0132946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002277
n_activity=224 dram_eff=0.3571
bk0: 12a 35004i bk1: 12a 34992i bk2: 0a 35124i bk3: 0a 35126i bk4: 0a 35126i bk5: 0a 35126i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35128i bk13: 0a 35128i bk14: 0a 35128i bk15: 0a 35129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002277 
total_CMD = 35127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.001139 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0132661
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002277
n_activity=224 dram_eff=0.3571
bk0: 12a 35004i bk1: 12a 34992i bk2: 0a 35124i bk3: 0a 35126i bk4: 0a 35126i bk5: 0a 35126i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35128i bk13: 0a 35128i bk14: 0a 35128i bk15: 0a 35129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002277 
total_CMD = 35127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.001139 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00697469
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002277
n_activity=224 dram_eff=0.3571
bk0: 12a 35005i bk1: 12a 34992i bk2: 0a 35124i bk3: 0a 35126i bk4: 0a 35126i bk5: 0a 35126i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35128i bk13: 0a 35128i bk14: 0a 35128i bk15: 0a 35129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002277 
total_CMD = 35127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.001139 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002277
n_activity=224 dram_eff=0.3571
bk0: 12a 35004i bk1: 12a 34992i bk2: 0a 35124i bk3: 0a 35126i bk4: 0a 35126i bk5: 0a 35126i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35128i bk13: 0a 35128i bk14: 0a 35128i bk15: 0a 35129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002277 
total_CMD = 35127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.001139 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00862584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35093 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001822
n_activity=120 dram_eff=0.5333
bk0: 8a 35030i bk1: 8a 35023i bk2: 0a 35125i bk3: 0a 35127i bk4: 0a 35127i bk5: 0a 35127i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35127i bk13: 0a 35127i bk14: 0a 35127i bk15: 0a 35128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001822 
total_CMD = 35127 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 35016 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35093 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000911 
Either_Row_CoL_Bus_Util = 0.000968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00967916
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35093 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001822
n_activity=120 dram_eff=0.5333
bk0: 8a 35030i bk1: 8a 35023i bk2: 0a 35125i bk3: 0a 35127i bk4: 0a 35127i bk5: 0a 35127i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35127i bk13: 0a 35127i bk14: 0a 35127i bk15: 0a 35128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001822 
total_CMD = 35127 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 35016 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35093 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000911 
Either_Row_CoL_Bus_Util = 0.000968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0101347
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35127 n_nop=35081 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002277
n_activity=224 dram_eff=0.3571
bk0: 12a 35000i bk1: 12a 34992i bk2: 0a 35124i bk3: 0a 35126i bk4: 0a 35126i bk5: 0a 35126i bk6: 0a 35127i bk7: 0a 35127i bk8: 0a 35127i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35128i bk13: 0a 35128i bk14: 0a 35128i bk15: 0a 35129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002277 
total_CMD = 35127 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34952 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 35127 
n_nop = 35081 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.001139 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00987844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 344, Miss = 5, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 4964
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0093
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 156
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3264
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8780
icnt_total_pkts_simt_to_mem=9444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1214
	minimum = 6
	maximum = 65
Network latency average = 12.5964
	minimum = 6
	maximum = 65
Slowest packet = 9772
Flit latency average = 12.9384
	minimum = 6
	maximum = 63
Slowest flit = 17884
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00348692
	minimum = 0 (at node 0)
	maximum = 0.0217933 (at node 8)
Accepted packet rate average = 0.00348692
	minimum = 0 (at node 0)
	maximum = 0.0217933 (at node 8)
Injected flit rate average = 0.00727273
	minimum = 0 (at node 0)
	maximum = 0.0417186 (at node 8)
Accepted flit rate average= 0.00727273
	minimum = 0 (at node 0)
	maximum = 0.0491905 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4527 (23 samples)
	minimum = 6 (23 samples)
	maximum = 54 (23 samples)
Network latency average = 11.542 (23 samples)
	minimum = 6 (23 samples)
	maximum = 53.4783 (23 samples)
Flit latency average = 12.0546 (23 samples)
	minimum = 6 (23 samples)
	maximum = 51.4783 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.00566476 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0354047 (23 samples)
Accepted packet rate average = 0.00566476 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0354047 (23 samples)
Injected flit rate average = 0.0103039 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0673533 (23 samples)
Accepted flit rate average = 0.0103039 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0614457 (23 samples)
Injected packet size average = 1.81895 (23 samples)
Accepted packet size average = 1.81895 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 142540 (inst/sec)
gpgpu_simulation_rate = 4108 (cycle/sec)
gpgpu_silicon_slowdown = 391187x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 866
gpu_sim_insn = 32768
gpu_ipc =      37.8383
gpu_tot_sim_cycle = 21409
gpu_tot_sim_insn = 745472
gpu_tot_ipc =      34.8205
gpu_tot_issued_cta = 96
gpu_occupancy = 12.2768% 
gpu_tot_occupancy = 12.0974% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 81
partiton_level_parallism =       0.1617
partiton_level_parallism_total  =       0.2384
partiton_level_parallism_util =       1.8182
partiton_level_parallism_util_total  =       2.0765
L2_BW  =      15.3230 GB/Sec
L2_BW_total  =      22.5969 GB/Sec
gpu_total_sim_rate=124245

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12032
	L1I_total_cache_misses = 1760
	L1I_total_cache_miss_rate = 0.1463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2944
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1739
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1540
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12032

Total_core_cache_fail_stats:
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 159, 160, 
gpgpu_n_tot_thrd_icount = 753664
gpgpu_n_tot_w_icount = 23552
gpgpu_n_stall_shd_mem = 6527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 94208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1408
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1701	W0_Idle:104194	W0_Scoreboard:41685	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23552
single_issue_nums: WS0:10372	WS1:10360	
dual_issue_nums: WS0:702	WS1:708	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 174080 {40:2048,72:1280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110592 {72:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:31 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4833 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2114 	2988 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3743 	609 	493 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1663      2100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2125      2096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2141      2117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2133      2116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2135      2141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2686      2672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2687      2699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2157      2161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36550 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002622
n_activity=316 dram_eff=0.3038
bk0: 20a 36422i bk1: 12a 36472i bk2: 0a 36604i bk3: 0a 36607i bk4: 0a 36607i bk5: 0a 36607i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36609i bk13: 0a 36609i bk14: 0a 36609i bk15: 0a 36610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002622 
total_CMD = 36608 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 36381 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36550 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.001311 
Either_Row_CoL_Bus_Util = 0.001584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0127568
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36562 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002185
n_activity=224 dram_eff=0.3571
bk0: 12a 36485i bk1: 12a 36473i bk2: 0a 36605i bk3: 0a 36607i bk4: 0a 36607i bk5: 0a 36607i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36609i bk13: 0a 36609i bk14: 0a 36609i bk15: 0a 36610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002185 
total_CMD = 36608 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36433 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36562 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.001093 
Either_Row_CoL_Bus_Util = 0.001257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0127295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36562 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002185
n_activity=224 dram_eff=0.3571
bk0: 12a 36485i bk1: 12a 36473i bk2: 0a 36605i bk3: 0a 36607i bk4: 0a 36607i bk5: 0a 36607i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36609i bk13: 0a 36609i bk14: 0a 36609i bk15: 0a 36610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002185 
total_CMD = 36608 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36433 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36562 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.001093 
Either_Row_CoL_Bus_Util = 0.001257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00669253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36562 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002185
n_activity=224 dram_eff=0.3571
bk0: 12a 36486i bk1: 12a 36473i bk2: 0a 36605i bk3: 0a 36607i bk4: 0a 36607i bk5: 0a 36607i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36609i bk13: 0a 36609i bk14: 0a 36609i bk15: 0a 36610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002185 
total_CMD = 36608 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36433 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36562 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.001093 
Either_Row_CoL_Bus_Util = 0.001257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0105988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36562 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002185
n_activity=224 dram_eff=0.3571
bk0: 12a 36485i bk1: 12a 36473i bk2: 0a 36605i bk3: 0a 36607i bk4: 0a 36607i bk5: 0a 36607i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36609i bk13: 0a 36609i bk14: 0a 36609i bk15: 0a 36610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002185 
total_CMD = 36608 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36433 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36562 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.001093 
Either_Row_CoL_Bus_Util = 0.001257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00827688
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36574 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001748
n_activity=120 dram_eff=0.5333
bk0: 8a 36511i bk1: 8a 36504i bk2: 0a 36606i bk3: 0a 36608i bk4: 0a 36608i bk5: 0a 36608i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36608i bk13: 0a 36608i bk14: 0a 36608i bk15: 0a 36609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001748 
total_CMD = 36608 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 36497 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36574 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000929 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928759
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36574 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001748
n_activity=120 dram_eff=0.5333
bk0: 8a 36511i bk1: 8a 36504i bk2: 0a 36606i bk3: 0a 36608i bk4: 0a 36608i bk5: 0a 36608i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36608i bk13: 0a 36608i bk14: 0a 36608i bk15: 0a 36609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001748 
total_CMD = 36608 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 36497 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36574 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.000929 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00972465
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36608 n_nop=36562 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002185
n_activity=224 dram_eff=0.3571
bk0: 12a 36481i bk1: 12a 36473i bk2: 0a 36605i bk3: 0a 36607i bk4: 0a 36607i bk5: 0a 36607i bk6: 0a 36608i bk7: 0a 36608i bk8: 0a 36608i bk9: 0a 36608i bk10: 0a 36608i bk11: 0a 36608i bk12: 0a 36609i bk13: 0a 36609i bk14: 0a 36609i bk15: 0a 36610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002185 
total_CMD = 36608 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36433 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36608 
n_nop = 36562 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.001093 
Either_Row_CoL_Bus_Util = 0.001257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0094788

========= L2 cache stats =========
L2_cache_bank[0]: Access = 356, Miss = 5, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 324, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 324, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 324, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5104
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0090
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 168
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9096
icnt_total_pkts_simt_to_mem=9712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2464
	minimum = 6
	maximum = 66
Network latency average = 11.8929
	minimum = 6
	maximum = 66
Slowest packet = 10047
Flit latency average = 12.2825
	minimum = 6
	maximum = 64
Slowest flit = 18453
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00351097
	minimum = 0 (at node 0)
	maximum = 0.0219436 (at node 12)
Accepted packet rate average = 0.00351097
	minimum = 0 (at node 0)
	maximum = 0.0219436 (at node 12)
Injected flit rate average = 0.00732288
	minimum = 0 (at node 0)
	maximum = 0.0420063 (at node 12)
Accepted flit rate average= 0.00732288
	minimum = 0 (at node 0)
	maximum = 0.0495298 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4441 (24 samples)
	minimum = 6 (24 samples)
	maximum = 54.5 (24 samples)
Network latency average = 11.5566 (24 samples)
	minimum = 6 (24 samples)
	maximum = 54 (24 samples)
Flit latency average = 12.0641 (24 samples)
	minimum = 6 (24 samples)
	maximum = 52 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.00557502 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0348439 (24 samples)
Accepted packet rate average = 0.00557502 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0348439 (24 samples)
Injected flit rate average = 0.0101797 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0662972 (24 samples)
Accepted flit rate average = 0.0101797 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0609492 (24 samples)
Injected packet size average = 1.82595 (24 samples)
Accepted packet size average = 1.82595 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 124245 (inst/sec)
gpgpu_simulation_rate = 3568 (cycle/sec)
gpgpu_silicon_slowdown = 450392x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 25: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 25 
gpu_sim_cycle = 1123
gpu_sim_insn = 30720
gpu_ipc =      27.3553
gpu_tot_sim_cycle = 22532
gpu_tot_sim_insn = 776192
gpu_tot_ipc =      34.4484
gpu_tot_issued_cta = 100
gpu_occupancy = 12.3287% 
gpu_tot_occupancy = 12.1090% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 95
partiton_level_parallism =       0.1247
partiton_level_parallism_total  =       0.2327
partiton_level_parallism_util =       2.2222
partiton_level_parallism_util_total  =       2.0801
L2_BW  =      11.8163 GB/Sec
L2_BW_total  =      22.0596 GB/Sec
gpu_total_sim_rate=129365

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12512
	L1I_total_cache_misses = 1856
	L1I_total_cache_miss_rate = 0.1483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3040
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1684
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2528
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10656
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1624
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3040
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12512

Total_core_cache_fail_stats:
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 159, 160, 
gpgpu_n_tot_thrd_icount = 784384
gpgpu_n_tot_w_icount = 24512
gpgpu_n_stall_shd_mem = 6698
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1600
gpgpu_n_mem_write_global = 3392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 25600
gpgpu_n_store_insn = 25600
gpgpu_n_shmem_insn = 34816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 97280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3392
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1774	W0_Idle:110666	W0_Scoreboard:43216	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24512
single_issue_nums: WS0:10724	WS1:10712	
dual_issue_nums: WS0:766	WS1:772	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12800 {8:1600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 178688 {40:2048,72:1344,}
traffic_breakdown_coretomem[INST_ACC_R] = 1856 {8:232,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115200 {72:1600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27136 {8:3392,}
traffic_breakdown_memtocore[INST_ACC_R] = 31552 {136:232,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:33 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4961 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2199 	3043 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3821 	635 	513 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1703      2153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2180      2149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2198      2170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2191      2170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2190      2196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2757      2744    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2205      2215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2213      2218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38471 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002492
n_activity=316 dram_eff=0.3038
bk0: 20a 38343i bk1: 12a 38393i bk2: 0a 38525i bk3: 0a 38528i bk4: 0a 38528i bk5: 0a 38528i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38530i bk13: 0a 38530i bk14: 0a 38530i bk15: 0a 38531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002492 
total_CMD = 38529 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 38302 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38471 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000260 
CoL_Bus_Util = 0.001246 
Either_Row_CoL_Bus_Util = 0.001505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0121207
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38483 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002076
n_activity=224 dram_eff=0.3571
bk0: 12a 38406i bk1: 12a 38394i bk2: 0a 38526i bk3: 0a 38528i bk4: 0a 38528i bk5: 0a 38528i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38530i bk13: 0a 38530i bk14: 0a 38530i bk15: 0a 38531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002076 
total_CMD = 38529 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 38354 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38483 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0120948
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38483 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002076
n_activity=224 dram_eff=0.3571
bk0: 12a 38406i bk1: 12a 38394i bk2: 0a 38526i bk3: 0a 38528i bk4: 0a 38528i bk5: 0a 38528i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38530i bk13: 0a 38530i bk14: 0a 38530i bk15: 0a 38531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002076 
total_CMD = 38529 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 38354 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38483 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00635885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38483 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002076
n_activity=224 dram_eff=0.3571
bk0: 12a 38407i bk1: 12a 38394i bk2: 0a 38526i bk3: 0a 38528i bk4: 0a 38528i bk5: 0a 38528i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38530i bk13: 0a 38530i bk14: 0a 38530i bk15: 0a 38531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002076 
total_CMD = 38529 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 38354 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38483 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0100703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38483 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002076
n_activity=224 dram_eff=0.3571
bk0: 12a 38406i bk1: 12a 38394i bk2: 0a 38526i bk3: 0a 38528i bk4: 0a 38528i bk5: 0a 38528i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38530i bk13: 0a 38530i bk14: 0a 38530i bk15: 0a 38531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002076 
total_CMD = 38529 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 38354 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38483 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00786421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38495 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001661
n_activity=120 dram_eff=0.5333
bk0: 8a 38432i bk1: 8a 38425i bk2: 0a 38527i bk3: 0a 38529i bk4: 0a 38529i bk5: 0a 38529i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38529i bk13: 0a 38529i bk14: 0a 38529i bk15: 0a 38530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001661 
total_CMD = 38529 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 38418 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38495 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00882452
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38483 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002076
n_activity=224 dram_eff=0.3571
bk0: 12a 38402i bk1: 12a 38394i bk2: 0a 38526i bk3: 0a 38528i bk4: 0a 38528i bk5: 0a 38528i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38530i bk13: 0a 38530i bk14: 0a 38530i bk15: 0a 38531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002076 
total_CMD = 38529 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 38354 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38483 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00923979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38529 n_nop=38483 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002076
n_activity=224 dram_eff=0.3571
bk0: 12a 38402i bk1: 12a 38394i bk2: 0a 38526i bk3: 0a 38528i bk4: 0a 38528i bk5: 0a 38528i bk6: 0a 38529i bk7: 0a 38529i bk8: 0a 38529i bk9: 0a 38529i bk10: 0a 38529i bk11: 0a 38529i bk12: 0a 38530i bk13: 0a 38530i bk14: 0a 38530i bk15: 0a 38531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002076 
total_CMD = 38529 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 38354 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 38529 
n_nop = 38483 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000156 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0090062

========= L2 cache stats =========
L2_cache_bank[0]: Access = 364, Miss = 5, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 312, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 312, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5244
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0092
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 172
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3392
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 232
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9412
icnt_total_pkts_simt_to_mem=9980
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8643
	minimum = 6
	maximum = 66
Network latency average = 12.3643
	minimum = 6
	maximum = 66
Slowest packet = 10311
Flit latency average = 12.976
	minimum = 6
	maximum = 64
Slowest flit = 18989
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00270662
	minimum = 0 (at node 0)
	maximum = 0.0169164 (at node 16)
Accepted packet rate average = 0.00270662
	minimum = 0 (at node 0)
	maximum = 0.0169164 (at node 16)
Injected flit rate average = 0.00564524
	minimum = 0 (at node 0)
	maximum = 0.0323828 (at node 16)
Accepted flit rate average= 0.00564524
	minimum = 0 (at node 0)
	maximum = 0.0381827 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4609 (25 samples)
	minimum = 6 (25 samples)
	maximum = 54.96 (25 samples)
Network latency average = 11.5889 (25 samples)
	minimum = 6 (25 samples)
	maximum = 54.48 (25 samples)
Flit latency average = 12.1006 (25 samples)
	minimum = 6 (25 samples)
	maximum = 52.48 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.00546028 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0341268 (25 samples)
Accepted packet rate average = 0.00546028 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0341268 (25 samples)
Injected flit rate average = 0.00999833 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0649406 (25 samples)
Accepted flit rate average = 0.00999833 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0600385 (25 samples)
Injected packet size average = 1.8311 (25 samples)
Accepted packet size average = 1.8311 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 129365 (inst/sec)
gpgpu_simulation_rate = 3755 (cycle/sec)
gpgpu_silicon_slowdown = 427962x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 743
gpu_sim_insn = 30720
gpu_ipc =      41.3459
gpu_tot_sim_cycle = 23275
gpu_tot_sim_insn = 806912
gpu_tot_ipc =      34.6686
gpu_tot_issued_cta = 104
gpu_occupancy = 12.2300% 
gpu_tot_occupancy = 12.1128% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 95
partiton_level_parallism =       0.1830
partiton_level_parallism_total  =       0.2311
partiton_level_parallism_util =       1.9710
partiton_level_parallism_util_total  =       2.0772
L2_BW  =      17.3494 GB/Sec
L2_BW_total  =      21.9093 GB/Sec
gpu_total_sim_rate=134485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12992
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.1478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3136
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1633
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11072
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1680
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12992

Total_core_cache_fail_stats:
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 193, 194, 
gpgpu_n_tot_thrd_icount = 815104
gpgpu_n_tot_w_icount = 25472
gpgpu_n_stall_shd_mem = 6862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1664
gpgpu_n_mem_write_global = 3456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 26624
gpgpu_n_store_insn = 26624
gpgpu_n_shmem_insn = 36864
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1536
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1861	W0_Idle:114018	W0_Scoreboard:44797	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25472
single_issue_nums: WS0:11076	WS1:11064	
dual_issue_nums: WS0:830	WS1:836	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13312 {8:1664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 183296 {40:2048,72:1408,}
traffic_breakdown_coretomem[INST_ACC_R] = 1920 {8:240,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 119808 {72:1664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27648 {8:3456,}
traffic_breakdown_memtocore[INST_ACC_R] = 32640 {136:240,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:33 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5089 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2282 	3096 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3898 	663 	533 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1742      2207    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2236      2202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2255      2224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2249      2224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2245      2252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2826      2814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2261      2272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2270      2275    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39741 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002412
n_activity=316 dram_eff=0.3038
bk0: 20a 39613i bk1: 12a 39663i bk2: 0a 39795i bk3: 0a 39798i bk4: 0a 39798i bk5: 0a 39798i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39800i bk13: 0a 39800i bk14: 0a 39800i bk15: 0a 39801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002412 
total_CMD = 39799 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 39572 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39741 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000251 
CoL_Bus_Util = 0.001206 
Either_Row_CoL_Bus_Util = 0.001457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.011734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39753 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00201
n_activity=224 dram_eff=0.3571
bk0: 12a 39676i bk1: 12a 39664i bk2: 0a 39796i bk3: 0a 39798i bk4: 0a 39798i bk5: 0a 39798i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39800i bk13: 0a 39800i bk14: 0a 39800i bk15: 0a 39801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 39799 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39624 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39753 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0117088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39753 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00201
n_activity=224 dram_eff=0.3571
bk0: 12a 39676i bk1: 12a 39664i bk2: 0a 39796i bk3: 0a 39798i bk4: 0a 39798i bk5: 0a 39798i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39800i bk13: 0a 39800i bk14: 0a 39800i bk15: 0a 39801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 39799 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39624 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39753 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00615593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39753 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00201
n_activity=224 dram_eff=0.3571
bk0: 12a 39677i bk1: 12a 39664i bk2: 0a 39796i bk3: 0a 39798i bk4: 0a 39798i bk5: 0a 39798i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39800i bk13: 0a 39800i bk14: 0a 39800i bk15: 0a 39801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 39799 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39624 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39753 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00974899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39753 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00201
n_activity=224 dram_eff=0.3571
bk0: 12a 39676i bk1: 12a 39664i bk2: 0a 39796i bk3: 0a 39798i bk4: 0a 39798i bk5: 0a 39798i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39800i bk13: 0a 39800i bk14: 0a 39800i bk15: 0a 39801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 39799 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39624 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39753 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00761326
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39765 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001608
n_activity=120 dram_eff=0.5333
bk0: 8a 39702i bk1: 8a 39695i bk2: 0a 39797i bk3: 0a 39799i bk4: 0a 39799i bk5: 0a 39799i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39799i bk13: 0a 39799i bk14: 0a 39799i bk15: 0a 39800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001608 
total_CMD = 39799 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 39688 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39765 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000854 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00854293
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39753 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00201
n_activity=224 dram_eff=0.3571
bk0: 12a 39672i bk1: 12a 39664i bk2: 0a 39796i bk3: 0a 39798i bk4: 0a 39798i bk5: 0a 39798i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39800i bk13: 0a 39800i bk14: 0a 39800i bk15: 0a 39801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 39799 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39624 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39753 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00894495
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39799 n_nop=39753 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00201
n_activity=224 dram_eff=0.3571
bk0: 12a 39672i bk1: 12a 39664i bk2: 0a 39796i bk3: 0a 39798i bk4: 0a 39798i bk5: 0a 39798i bk6: 0a 39799i bk7: 0a 39799i bk8: 0a 39799i bk9: 0a 39799i bk10: 0a 39799i bk11: 0a 39799i bk12: 0a 39800i bk13: 0a 39800i bk14: 0a 39800i bk15: 0a 39801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 39799 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39624 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39799 
n_nop = 39753 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00871881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 320, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5380
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0089
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3456
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9708
icnt_total_pkts_simt_to_mem=10244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6507
	minimum = 6
	maximum = 66
Network latency average = 12.4154
	minimum = 6
	maximum = 66
Slowest packet = 10602
Flit latency average = 13.1679
	minimum = 6
	maximum = 64
Slowest flit = 19606
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00397661
	minimum = 0 (at node 4)
	maximum = 0.0248538 (at node 0)
Accepted packet rate average = 0.00397661
	minimum = 0 (at node 4)
	maximum = 0.0248538 (at node 0)
Injected flit rate average = 0.00818713
	minimum = 0 (at node 4)
	maximum = 0.0482456 (at node 0)
Accepted flit rate average= 0.00818713
	minimum = 0 (at node 4)
	maximum = 0.0540936 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4682 (26 samples)
	minimum = 6 (26 samples)
	maximum = 55.3846 (26 samples)
Network latency average = 11.6207 (26 samples)
	minimum = 6 (26 samples)
	maximum = 54.9231 (26 samples)
Flit latency average = 12.1416 (26 samples)
	minimum = 6 (26 samples)
	maximum = 52.9231 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.00540322 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0337701 (26 samples)
Accepted packet rate average = 0.00540322 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0337701 (26 samples)
Injected flit rate average = 0.00992867 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0642985 (26 samples)
Accepted flit rate average = 0.00992867 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0598099 (26 samples)
Injected packet size average = 1.83755 (26 samples)
Accepted packet size average = 1.83755 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 134485 (inst/sec)
gpgpu_simulation_rate = 3879 (cycle/sec)
gpgpu_silicon_slowdown = 414282x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 27: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 27 
gpu_sim_cycle = 741
gpu_sim_insn = 30720
gpu_ipc =      41.4575
gpu_tot_sim_cycle = 24016
gpu_tot_sim_insn = 837632
gpu_tot_ipc =      34.8781
gpu_tot_issued_cta = 108
gpu_occupancy = 12.2262% 
gpu_tot_occupancy = 12.1163% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 95
partiton_level_parallism =       0.1835
partiton_level_parallism_total  =       0.2297
partiton_level_parallism_util =       1.7436
partiton_level_parallism_util_total  =       2.0675
L2_BW  =      17.3963 GB/Sec
L2_BW_total  =      21.7700 GB/Sec
gpu_total_sim_rate=139605

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13472
	L1I_total_cache_misses = 1984
	L1I_total_cache_miss_rate = 0.1473
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3232
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1584
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1736
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13472

Total_core_cache_fail_stats:
ctas_completed 108, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 193, 194, 
gpgpu_n_tot_thrd_icount = 845824
gpgpu_n_tot_w_icount = 26432
gpgpu_n_stall_shd_mem = 7030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1728
gpgpu_n_mem_write_global = 3520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 27648
gpgpu_n_store_insn = 27648
gpgpu_n_shmem_insn = 38912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 103424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1949	W0_Idle:117365	W0_Scoreboard:46382	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26432
single_issue_nums: WS0:11428	WS1:11416	
dual_issue_nums: WS0:894	WS1:900	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13824 {8:1728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 187904 {40:2048,72:1472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1984 {8:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124416 {72:1728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28160 {8:3520,}
traffic_breakdown_memtocore[INST_ACC_R] = 33728 {136:248,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:33 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5217 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2369 	3145 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3974 	688 	559 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1781      2260    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2290      2256    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2313      2278    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2305      2279    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2300      2307    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2897      2885    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2318      2329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2326      2332    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41008 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002338
n_activity=316 dram_eff=0.3038
bk0: 20a 40880i bk1: 12a 40930i bk2: 0a 41062i bk3: 0a 41065i bk4: 0a 41065i bk5: 0a 41065i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41067i bk13: 0a 41067i bk14: 0a 41067i bk15: 0a 41068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002338 
total_CMD = 41066 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 40839 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41008 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.001169 
Either_Row_CoL_Bus_Util = 0.001412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0113719
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41020 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001948
n_activity=224 dram_eff=0.3571
bk0: 12a 40943i bk1: 12a 40931i bk2: 0a 41063i bk3: 0a 41065i bk4: 0a 41065i bk5: 0a 41065i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41067i bk13: 0a 41067i bk14: 0a 41067i bk15: 0a 41068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001948 
total_CMD = 41066 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40891 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41020 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000974 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0113476
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41020 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001948
n_activity=224 dram_eff=0.3571
bk0: 12a 40943i bk1: 12a 40931i bk2: 0a 41063i bk3: 0a 41065i bk4: 0a 41065i bk5: 0a 41065i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41067i bk13: 0a 41067i bk14: 0a 41067i bk15: 0a 41068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001948 
total_CMD = 41066 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40891 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41020 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000974 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00596601
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41020 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001948
n_activity=224 dram_eff=0.3571
bk0: 12a 40944i bk1: 12a 40931i bk2: 0a 41063i bk3: 0a 41065i bk4: 0a 41065i bk5: 0a 41065i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41067i bk13: 0a 41067i bk14: 0a 41067i bk15: 0a 41068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001948 
total_CMD = 41066 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40891 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41020 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000974 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00944821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41020 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001948
n_activity=224 dram_eff=0.3571
bk0: 12a 40943i bk1: 12a 40931i bk2: 0a 41063i bk3: 0a 41065i bk4: 0a 41065i bk5: 0a 41065i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41067i bk13: 0a 41067i bk14: 0a 41067i bk15: 0a 41068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001948 
total_CMD = 41066 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40891 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41020 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000974 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00737837
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41032 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001558
n_activity=120 dram_eff=0.5333
bk0: 8a 40969i bk1: 8a 40962i bk2: 0a 41064i bk3: 0a 41066i bk4: 0a 41066i bk5: 0a 41066i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41066i bk13: 0a 41066i bk14: 0a 41066i bk15: 0a 41067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001558 
total_CMD = 41066 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 40955 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41032 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000779 
Either_Row_CoL_Bus_Util = 0.000828 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00827936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41020 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001948
n_activity=224 dram_eff=0.3571
bk0: 12a 40939i bk1: 12a 40931i bk2: 0a 41063i bk3: 0a 41065i bk4: 0a 41065i bk5: 0a 41065i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41067i bk13: 0a 41067i bk14: 0a 41067i bk15: 0a 41068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001948 
total_CMD = 41066 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40891 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41020 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000974 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00866897
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41066 n_nop=41020 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001948
n_activity=224 dram_eff=0.3571
bk0: 12a 40939i bk1: 12a 40931i bk2: 0a 41063i bk3: 0a 41065i bk4: 0a 41065i bk5: 0a 41065i bk6: 0a 41066i bk7: 0a 41066i bk8: 0a 41066i bk9: 0a 41066i bk10: 0a 41066i bk11: 0a 41066i bk12: 0a 41067i bk13: 0a 41067i bk14: 0a 41067i bk15: 0a 41068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001948 
total_CMD = 41066 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40891 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 41066 
n_nop = 41020 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000974 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00844981

========= L2 cache stats =========
L2_cache_bank[0]: Access = 380, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 328, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 328, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5516
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0087
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 188
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1728
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 248
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10004
icnt_total_pkts_simt_to_mem=10508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8199
	minimum = 6
	maximum = 68
Network latency average = 12.5882
	minimum = 6
	maximum = 68
Slowest packet = 10881
Flit latency average = 13.4089
	minimum = 6
	maximum = 66
Slowest flit = 20187
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00398827
	minimum = 0 (at node 0)
	maximum = 0.0249267 (at node 4)
Accepted packet rate average = 0.00398827
	minimum = 0 (at node 0)
	maximum = 0.0249267 (at node 4)
Injected flit rate average = 0.00821114
	minimum = 0 (at node 0)
	maximum = 0.0483871 (at node 4)
Accepted flit rate average= 0.00821114
	minimum = 0 (at node 0)
	maximum = 0.0542522 (at node 4)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4812 (27 samples)
	minimum = 6 (27 samples)
	maximum = 55.8519 (27 samples)
Network latency average = 11.6565 (27 samples)
	minimum = 6 (27 samples)
	maximum = 55.4074 (27 samples)
Flit latency average = 12.1886 (27 samples)
	minimum = 6 (27 samples)
	maximum = 53.4074 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.00535081 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0334426 (27 samples)
Accepted packet rate average = 0.00535081 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0334426 (27 samples)
Injected flit rate average = 0.00986506 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0637092 (27 samples)
Accepted flit rate average = 0.00986506 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.059604 (27 samples)
Injected packet size average = 1.84366 (27 samples)
Accepted packet size average = 1.84366 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 139605 (inst/sec)
gpgpu_simulation_rate = 4002 (cycle/sec)
gpgpu_silicon_slowdown = 401549x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc03286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 738
gpu_sim_insn = 30720
gpu_ipc =      41.6260
gpu_tot_sim_cycle = 24754
gpu_tot_sim_insn = 868352
gpu_tot_ipc =      35.0793
gpu_tot_issued_cta = 112
gpu_occupancy = 12.2371% 
gpu_tot_occupancy = 12.1199% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 95
partiton_level_parallism =       0.1843
partiton_level_parallism_total  =       0.2283
partiton_level_parallism_util =       2.0000
partiton_level_parallism_util_total  =       2.0658
L2_BW  =      17.4670 GB/Sec
L2_BW_total  =      21.6417 GB/Sec
gpu_total_sim_rate=124050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13952
	L1I_total_cache_misses = 2048
	L1I_total_cache_miss_rate = 0.1468
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3328
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1538
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11904
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1792
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3328
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13952

Total_core_cache_fail_stats:
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 193, 194, 
gpgpu_n_tot_thrd_icount = 876544
gpgpu_n_tot_w_icount = 27392
gpgpu_n_stall_shd_mem = 7191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 3584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 106496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2030	W0_Idle:120732	W0_Scoreboard:47946	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27392
single_issue_nums: WS0:11780	WS1:11768	
dual_issue_nums: WS0:958	WS1:964	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 192512 {40:2048,72:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 2048 {8:256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129024 {72:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28672 {8:3584,}
traffic_breakdown_memtocore[INST_ACC_R] = 34816 {136:256,}
maxmflatency = 297 
max_icnt2mem_latency = 16 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:33 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5345 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2458 	3192 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4053 	719 	571 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1819      2312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2349      2315    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2367      2332    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2360      2332    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2355      2363    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2966      2955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2373      2385    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2382      2388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42270 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002268
n_activity=316 dram_eff=0.3038
bk0: 20a 42142i bk1: 12a 42192i bk2: 0a 42324i bk3: 0a 42327i bk4: 0a 42327i bk5: 0a 42327i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42329i bk13: 0a 42329i bk14: 0a 42329i bk15: 0a 42330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002268 
total_CMD = 42328 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 42101 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42270 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.001134 
Either_Row_CoL_Bus_Util = 0.001370 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0110329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42282 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00189
n_activity=224 dram_eff=0.3571
bk0: 12a 42205i bk1: 12a 42193i bk2: 0a 42325i bk3: 0a 42327i bk4: 0a 42327i bk5: 0a 42327i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42329i bk13: 0a 42329i bk14: 0a 42329i bk15: 0a 42330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001890 
total_CMD = 42328 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42153 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42282 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000945 
Either_Row_CoL_Bus_Util = 0.001087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42282 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00189
n_activity=224 dram_eff=0.3571
bk0: 12a 42205i bk1: 12a 42193i bk2: 0a 42325i bk3: 0a 42327i bk4: 0a 42327i bk5: 0a 42327i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42329i bk13: 0a 42329i bk14: 0a 42329i bk15: 0a 42330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001890 
total_CMD = 42328 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42153 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42282 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000945 
Either_Row_CoL_Bus_Util = 0.001087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00578813
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42282 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00189
n_activity=224 dram_eff=0.3571
bk0: 12a 42206i bk1: 12a 42193i bk2: 0a 42325i bk3: 0a 42327i bk4: 0a 42327i bk5: 0a 42327i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42329i bk13: 0a 42329i bk14: 0a 42329i bk15: 0a 42330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001890 
total_CMD = 42328 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42153 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42282 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000945 
Either_Row_CoL_Bus_Util = 0.001087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00916651
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42282 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00189
n_activity=224 dram_eff=0.3571
bk0: 12a 42205i bk1: 12a 42193i bk2: 0a 42325i bk3: 0a 42327i bk4: 0a 42327i bk5: 0a 42327i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42329i bk13: 0a 42329i bk14: 0a 42329i bk15: 0a 42330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001890 
total_CMD = 42328 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42153 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42282 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000945 
Either_Row_CoL_Bus_Util = 0.001087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00715838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42294 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001512
n_activity=120 dram_eff=0.5333
bk0: 8a 42231i bk1: 8a 42224i bk2: 0a 42326i bk3: 0a 42328i bk4: 0a 42328i bk5: 0a 42328i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42328i bk13: 0a 42328i bk14: 0a 42328i bk15: 0a 42329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.936364
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001512 
total_CMD = 42328 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 42217 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42294 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00803251
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42282 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00189
n_activity=224 dram_eff=0.3571
bk0: 12a 42201i bk1: 12a 42193i bk2: 0a 42325i bk3: 0a 42327i bk4: 0a 42327i bk5: 0a 42327i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42329i bk13: 0a 42329i bk14: 0a 42329i bk15: 0a 42330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001890 
total_CMD = 42328 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42153 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42282 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000945 
Either_Row_CoL_Bus_Util = 0.001087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00841051
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42328 n_nop=42282 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00189
n_activity=224 dram_eff=0.3571
bk0: 12a 42201i bk1: 12a 42193i bk2: 0a 42325i bk3: 0a 42327i bk4: 0a 42327i bk5: 0a 42327i bk6: 0a 42328i bk7: 0a 42328i bk8: 0a 42328i bk9: 0a 42328i bk10: 0a 42328i bk11: 0a 42328i bk12: 0a 42329i bk13: 0a 42329i bk14: 0a 42329i bk15: 0a 42330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001890 
total_CMD = 42328 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42153 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42328 
n_nop = 42282 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000945 
Either_Row_CoL_Bus_Util = 0.001087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00819788

========= L2 cache stats =========
L2_cache_bank[0]: Access = 388, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 336, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 336, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5652
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0085
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 196
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10300
icnt_total_pkts_simt_to_mem=10772
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3419
	minimum = 6
	maximum = 66
Network latency average = 11.8897
	minimum = 6
	maximum = 64
Slowest packet = 11130
Flit latency average = 12.3714
	minimum = 6
	maximum = 62
Slowest flit = 20678
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00400294
	minimum = 0 (at node 0)
	maximum = 0.0250184 (at node 8)
Accepted packet rate average = 0.00400294
	minimum = 0 (at node 0)
	maximum = 0.0250184 (at node 8)
Injected flit rate average = 0.00824135
	minimum = 0 (at node 0)
	maximum = 0.0485651 (at node 8)
Accepted flit rate average= 0.00824135
	minimum = 0 (at node 0)
	maximum = 0.0544518 (at node 8)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4762 (28 samples)
	minimum = 6 (28 samples)
	maximum = 56.2143 (28 samples)
Network latency average = 11.6649 (28 samples)
	minimum = 6 (28 samples)
	maximum = 55.7143 (28 samples)
Flit latency average = 12.1951 (28 samples)
	minimum = 6 (28 samples)
	maximum = 53.7143 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.00530267 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0331417 (28 samples)
Accepted packet rate average = 0.00530267 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0331417 (28 samples)
Injected flit rate average = 0.00980707 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0631683 (28 samples)
Accepted flit rate average = 0.00980707 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.05942 (28 samples)
Injected packet size average = 1.84946 (28 samples)
Accepted packet size average = 1.84946 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 124050 (inst/sec)
gpgpu_simulation_rate = 3536 (cycle/sec)
gpgpu_silicon_slowdown = 454468x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 29: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 29 
gpu_sim_cycle = 1318
gpu_sim_insn = 41984
gpu_ipc =      31.8543
gpu_tot_sim_cycle = 26072
gpu_tot_sim_insn = 910336
gpu_tot_ipc =      34.9162
gpu_tot_issued_cta = 116
gpu_occupancy = 12.3360% 
gpu_tot_occupancy = 12.1309% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 108
partiton_level_parallism =       0.1062
partiton_level_parallism_total  =       0.2222
partiton_level_parallism_util =       2.1212
partiton_level_parallism_util_total  =       2.0671
L2_BW  =      10.0681 GB/Sec
L2_BW_total  =      21.0566 GB/Sec
gpu_total_sim_rate=130048

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14656
	L1I_total_cache_misses = 2144
	L1I_total_cache_miss_rate = 0.1463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3456
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1481
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2944
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2144
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1876
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14656

Total_core_cache_fail_stats:
ctas_completed 116, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 193, 194, 
gpgpu_n_tot_thrd_icount = 918528
gpgpu_n_tot_w_icount = 28704
gpgpu_n_stall_shd_mem = 7363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1856
gpgpu_n_mem_write_global = 3648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 29696
gpgpu_n_store_insn = 29696
gpgpu_n_shmem_insn = 43008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2120	W0_Idle:126882	W0_Scoreboard:50998	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28704
single_issue_nums: WS0:12340	WS1:12328	
dual_issue_nums: WS0:1006	WS1:1012	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14848 {8:1856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 197120 {40:2048,72:1600,}
traffic_breakdown_coretomem[INST_ACC_R] = 2144 {8:268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133632 {72:1856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29184 {8:3648,}
traffic_breakdown_memtocore[INST_ACC_R] = 36448 {136:268,}
maxmflatency = 297 
max_icnt2mem_latency = 17 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5473 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2544 	3242 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4147 	724 	600 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1859      2366    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2405      2368    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2423      2388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2417      2386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2412      2417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2430      2418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2428      2440    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2440      2443    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44524 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002153
n_activity=316 dram_eff=0.3038
bk0: 20a 44396i bk1: 12a 44446i bk2: 0a 44578i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002153 
total_CMD = 44582 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 44355 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44524 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.001077 
Either_Row_CoL_Bus_Util = 0.001301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0104751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44536 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001794
n_activity=224 dram_eff=0.3571
bk0: 12a 44459i bk1: 12a 44447i bk2: 0a 44579i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001794 
total_CMD = 44582 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44536 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104526
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44536 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001794
n_activity=224 dram_eff=0.3571
bk0: 12a 44459i bk1: 12a 44447i bk2: 0a 44579i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001794 
total_CMD = 44582 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44536 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00549549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44536 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001794
n_activity=224 dram_eff=0.3571
bk0: 12a 44460i bk1: 12a 44447i bk2: 0a 44579i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001794 
total_CMD = 44582 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44536 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00870306
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44536 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001794
n_activity=224 dram_eff=0.3571
bk0: 12a 44459i bk1: 12a 44447i bk2: 0a 44579i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001794 
total_CMD = 44582 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44536 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00679646
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44536 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001794
n_activity=224 dram_eff=0.3571
bk0: 12a 44455i bk1: 12a 44447i bk2: 0a 44579i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001794 
total_CMD = 44582 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44536 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0076264
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44536 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001794
n_activity=224 dram_eff=0.3571
bk0: 12a 44455i bk1: 12a 44447i bk2: 0a 44579i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001794 
total_CMD = 44582 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44536 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00798529
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44582 n_nop=44536 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001794
n_activity=224 dram_eff=0.3571
bk0: 12a 44455i bk1: 12a 44447i bk2: 0a 44579i bk3: 0a 44581i bk4: 0a 44581i bk5: 0a 44581i bk6: 0a 44582i bk7: 0a 44582i bk8: 0a 44582i bk9: 0a 44582i bk10: 0a 44582i bk11: 0a 44582i bk12: 0a 44583i bk13: 0a 44583i bk14: 0a 44583i bk15: 0a 44584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001794 
total_CMD = 44582 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 44407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 44582 
n_nop = 44536 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00778341

========= L2 cache stats =========
L2_cache_bank[0]: Access = 396, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5792
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0086
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 200
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1856
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3648
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 268
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10616
icnt_total_pkts_simt_to_mem=11040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5893
	minimum = 6
	maximum = 42
Network latency average = 11.8036
	minimum = 6
	maximum = 42
Slowest packet = 11417
Flit latency average = 12.1404
	minimum = 6
	maximum = 40
Slowest flit = 21283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00230643
	minimum = 0 (at node 0)
	maximum = 0.0144152 (at node 12)
Accepted packet rate average = 0.00230643
	minimum = 0 (at node 0)
	maximum = 0.0144152 (at node 12)
Injected flit rate average = 0.00481054
	minimum = 0 (at node 0)
	maximum = 0.0275947 (at node 12)
Accepted flit rate average= 0.00481054
	minimum = 0 (at node 0)
	maximum = 0.0325371 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4801 (29 samples)
	minimum = 6 (29 samples)
	maximum = 55.7241 (29 samples)
Network latency average = 11.6696 (29 samples)
	minimum = 6 (29 samples)
	maximum = 55.2414 (29 samples)
Flit latency average = 12.1932 (29 samples)
	minimum = 6 (29 samples)
	maximum = 53.2414 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00519936 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.032496 (29 samples)
Accepted packet rate average = 0.00519936 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.032496 (29 samples)
Injected flit rate average = 0.00963477 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0619416 (29 samples)
Accepted flit rate average = 0.00963477 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.058493 (29 samples)
Injected packet size average = 1.85307 (29 samples)
Accepted packet size average = 1.85307 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 130048 (inst/sec)
gpgpu_simulation_rate = 3724 (cycle/sec)
gpgpu_silicon_slowdown = 431525x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 936
gpu_sim_insn = 41984
gpu_ipc =      44.8547
gpu_tot_sim_cycle = 27008
gpu_tot_sim_insn = 952320
gpu_tot_ipc =      35.2607
gpu_tot_issued_cta = 120
gpu_occupancy = 12.2931% 
gpu_tot_occupancy = 12.1365% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 108
partiton_level_parallism =       0.1453
partiton_level_parallism_total  =       0.2195
partiton_level_parallism_util =       1.8133
partiton_level_parallism_util_total  =       2.0605
L2_BW  =      13.7720 GB/Sec
L2_BW_total  =      20.8042 GB/Sec
gpu_total_sim_rate=136045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15360
	L1I_total_cache_misses = 2208
	L1I_total_cache_miss_rate = 0.1437
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1429
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2208
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1932
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 193, 194, 
gpgpu_n_tot_thrd_icount = 960512
gpgpu_n_tot_w_icount = 30016
gpgpu_n_stall_shd_mem = 7535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 3712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 30720
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 45056
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2222	W0_Idle:129919	W0_Scoreboard:54083	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30016
single_issue_nums: WS0:12900	WS1:12888	
dual_issue_nums: WS0:1054	WS1:1060	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 201728 {40:2048,72:1664,}
traffic_breakdown_coretomem[INST_ACC_R] = 2208 {8:276,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138240 {72:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29696 {8:3712,}
traffic_breakdown_memtocore[INST_ACC_R] = 37536 {136:276,}
maxmflatency = 297 
max_icnt2mem_latency = 17 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5601 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2627 	3295 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4228 	748 	623 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1898      2418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2460      2421    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2478      2441    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2473      2442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2469      2473    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2486      2475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2486      2498    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2495      2497    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46125 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002079
n_activity=316 dram_eff=0.3038
bk0: 20a 45997i bk1: 12a 46047i bk2: 0a 46179i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002079 
total_CMD = 46183 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 45956 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46125 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.001039 
Either_Row_CoL_Bus_Util = 0.001256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0101119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46137 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001732
n_activity=224 dram_eff=0.3571
bk0: 12a 46060i bk1: 12a 46048i bk2: 0a 46180i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001732 
total_CMD = 46183 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46137 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0100903
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46137 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001732
n_activity=224 dram_eff=0.3571
bk0: 12a 46060i bk1: 12a 46048i bk2: 0a 46180i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001732 
total_CMD = 46183 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46137 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00530498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46137 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001732
n_activity=224 dram_eff=0.3571
bk0: 12a 46061i bk1: 12a 46048i bk2: 0a 46180i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001732 
total_CMD = 46183 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46137 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00840136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46137 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001732
n_activity=224 dram_eff=0.3571
bk0: 12a 46060i bk1: 12a 46048i bk2: 0a 46180i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001732 
total_CMD = 46183 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46137 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00656086
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46137 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001732
n_activity=224 dram_eff=0.3571
bk0: 12a 46056i bk1: 12a 46048i bk2: 0a 46180i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001732 
total_CMD = 46183 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46137 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00736202
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46137 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001732
n_activity=224 dram_eff=0.3571
bk0: 12a 46056i bk1: 12a 46048i bk2: 0a 46180i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001732 
total_CMD = 46183 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46137 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00770846
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46183 n_nop=46137 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001732
n_activity=224 dram_eff=0.3571
bk0: 12a 46056i bk1: 12a 46048i bk2: 0a 46180i bk3: 0a 46182i bk4: 0a 46182i bk5: 0a 46182i bk6: 0a 46183i bk7: 0a 46183i bk8: 0a 46183i bk9: 0a 46183i bk10: 0a 46183i bk11: 0a 46183i bk12: 0a 46184i bk13: 0a 46184i bk14: 0a 46184i bk15: 0a 46185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001732 
total_CMD = 46183 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 46183 
n_nop = 46137 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00751359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 404, Miss = 5, Miss_rate = 0.012, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5928
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 208
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3712
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10912
icnt_total_pkts_simt_to_mem=11304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5257
	minimum = 6
	maximum = 45
Network latency average = 11.9632
	minimum = 6
	maximum = 44
Slowest packet = 11692
Flit latency average = 12.4696
	minimum = 6
	maximum = 42
Slowest flit = 21852
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00315545
	minimum = 0 (at node 0)
	maximum = 0.0197216 (at node 16)
Accepted packet rate average = 0.00315545
	minimum = 0 (at node 0)
	maximum = 0.0197216 (at node 16)
Injected flit rate average = 0.00649652
	minimum = 0 (at node 0)
	maximum = 0.0382831 (at node 16)
Accepted flit rate average= 0.00649652
	minimum = 0 (at node 0)
	maximum = 0.0429234 (at node 16)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4817 (30 samples)
	minimum = 6 (30 samples)
	maximum = 55.3667 (30 samples)
Network latency average = 11.6794 (30 samples)
	minimum = 6 (30 samples)
	maximum = 54.8667 (30 samples)
Flit latency average = 12.2024 (30 samples)
	minimum = 6 (30 samples)
	maximum = 52.8667 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.00513123 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0320702 (30 samples)
Accepted packet rate average = 0.00513123 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0320702 (30 samples)
Injected flit rate average = 0.00953017 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.061153 (30 samples)
Accepted flit rate average = 0.00953017 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.057974 (30 samples)
Injected packet size average = 1.85729 (30 samples)
Accepted packet size average = 1.85729 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 136045 (inst/sec)
gpgpu_simulation_rate = 3858 (cycle/sec)
gpgpu_silicon_slowdown = 416537x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 31: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 31 
gpu_sim_cycle = 1070
gpu_sim_insn = 41984
gpu_ipc =      39.2374
gpu_tot_sim_cycle = 28078
gpu_tot_sim_insn = 994304
gpu_tot_ipc =      35.4122
gpu_tot_issued_cta = 124
gpu_occupancy = 12.3197% 
gpu_tot_occupancy = 12.1435% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 108
partiton_level_parallism =       0.1308
partiton_level_parallism_total  =       0.2161
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.0556
L2_BW  =      12.4016 GB/Sec
L2_BW_total  =      20.4840 GB/Sec
gpu_total_sim_rate=142043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16064
	L1I_total_cache_misses = 2304
	L1I_total_cache_miss_rate = 0.1434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3712
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16064

Total_core_cache_fail_stats:
ctas_completed 124, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
237, 236, 236, 237, 237, 237, 237, 238, 
gpgpu_n_tot_thrd_icount = 1002496
gpgpu_n_tot_w_icount = 31328
gpgpu_n_stall_shd_mem = 7706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1984
gpgpu_n_mem_write_global = 3776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 31744
gpgpu_n_store_insn = 31744
gpgpu_n_shmem_insn = 47104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3776
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2322	W0_Idle:134023	W0_Scoreboard:57165	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31328
single_issue_nums: WS0:13460	WS1:13448	
dual_issue_nums: WS0:1102	WS1:1108	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15872 {8:1984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 206336 {40:2048,72:1728,}
traffic_breakdown_coretomem[INST_ACC_R] = 2304 {8:288,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142848 {72:1984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30208 {8:3776,}
traffic_breakdown_memtocore[INST_ACC_R] = 39168 {136:288,}
maxmflatency = 297 
max_icnt2mem_latency = 17 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5729 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2714 	3348 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4300 	783 	644 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1936      2470    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2514      2475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2533      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2528      2498    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2525      2531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2543      2532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2543      2556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2550      2551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47955 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001999
n_activity=316 dram_eff=0.3038
bk0: 20a 47827i bk1: 12a 47877i bk2: 0a 48009i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001999 
total_CMD = 48013 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 47786 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47955 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.001000 
Either_Row_CoL_Bus_Util = 0.001208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00972653
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47967 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001666
n_activity=224 dram_eff=0.3571
bk0: 12a 47890i bk1: 12a 47878i bk2: 0a 48010i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001666 
total_CMD = 48013 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47838 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47967 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0097057
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47967 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001666
n_activity=224 dram_eff=0.3571
bk0: 12a 47890i bk1: 12a 47878i bk2: 0a 48010i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001666 
total_CMD = 48013 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47838 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47967 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00510278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47967 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001666
n_activity=224 dram_eff=0.3571
bk0: 12a 47891i bk1: 12a 47878i bk2: 0a 48010i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001666 
total_CMD = 48013 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47838 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47967 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00808114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47967 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001666
n_activity=224 dram_eff=0.3571
bk0: 12a 47890i bk1: 12a 47878i bk2: 0a 48010i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001666 
total_CMD = 48013 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47838 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47967 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00631079
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47967 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001666
n_activity=224 dram_eff=0.3571
bk0: 12a 47886i bk1: 12a 47878i bk2: 0a 48010i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001666 
total_CMD = 48013 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47838 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47967 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00708142
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47967 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001666
n_activity=224 dram_eff=0.3571
bk0: 12a 47886i bk1: 12a 47878i bk2: 0a 48010i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001666 
total_CMD = 48013 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47838 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47967 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00741466
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48013 n_nop=47967 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001666
n_activity=224 dram_eff=0.3571
bk0: 12a 47886i bk1: 12a 47878i bk2: 0a 48010i bk3: 0a 48012i bk4: 0a 48012i bk5: 0a 48012i bk6: 0a 48013i bk7: 0a 48013i bk8: 0a 48013i bk9: 0a 48013i bk10: 0a 48013i bk11: 0a 48013i bk12: 0a 48014i bk13: 0a 48014i bk14: 0a 48014i bk15: 0a 48015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001666 
total_CMD = 48013 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47838 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 48013 
n_nop = 47967 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00722721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 412, Miss = 5, Miss_rate = 0.012, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 6068
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0082
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3776
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11228
icnt_total_pkts_simt_to_mem=11572
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.25
	minimum = 6
	maximum = 45
Network latency average = 11.8321
	minimum = 6
	maximum = 45
Slowest packet = 11997
Flit latency average = 12.3048
	minimum = 6
	maximum = 43
Slowest flit = 22511
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0028412
	minimum = 0 (at node 4)
	maximum = 0.0177575 (at node 0)
Accepted packet rate average = 0.0028412
	minimum = 0 (at node 4)
	maximum = 0.0177575 (at node 0)
Injected flit rate average = 0.00592593
	minimum = 0 (at node 4)
	maximum = 0.0339929 (at node 0)
Accepted flit rate average= 0.00592593
	minimum = 0 (at node 4)
	maximum = 0.0400812 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4742 (31 samples)
	minimum = 6 (31 samples)
	maximum = 55.0323 (31 samples)
Network latency average = 11.6844 (31 samples)
	minimum = 6 (31 samples)
	maximum = 54.5484 (31 samples)
Flit latency average = 12.2057 (31 samples)
	minimum = 6 (31 samples)
	maximum = 52.5484 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.00505735 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0316085 (31 samples)
Accepted packet rate average = 0.00505735 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0316085 (31 samples)
Injected flit rate average = 0.0094139 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0602769 (31 samples)
Accepted flit rate average = 0.0094139 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0573969 (31 samples)
Injected packet size average = 1.86143 (31 samples)
Accepted packet size average = 1.86143 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 142043 (inst/sec)
gpgpu_simulation_rate = 4011 (cycle/sec)
gpgpu_silicon_slowdown = 400648x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcf8d6fe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fdc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcf8d6fd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56004dc030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 32: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 32 
gpu_sim_cycle = 936
gpu_sim_insn = 41984
gpu_ipc =      44.8547
gpu_tot_sim_cycle = 29014
gpu_tot_sim_insn = 1036288
gpu_tot_ipc =      35.7168
gpu_tot_issued_cta = 128
gpu_occupancy = 12.2955% 
gpu_tot_occupancy = 12.1484% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 108
partiton_level_parallism =       0.1453
partiton_level_parallism_total  =       0.2138
partiton_level_parallism_util =       1.8378
partiton_level_parallism_util_total  =       2.0502
L2_BW  =      13.7720 GB/Sec
L2_BW_total  =      20.2675 GB/Sec
gpu_total_sim_rate=129536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16768
	L1I_total_cache_misses = 2368
	L1I_total_cache_miss_rate = 0.1412
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3840
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2368
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2072
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16768

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
237, 236, 236, 237, 237, 237, 237, 238, 
gpgpu_n_tot_thrd_icount = 1044480
gpgpu_n_tot_w_icount = 32640
gpgpu_n_stall_shd_mem = 7874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 122880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2429	W0_Idle:137045	W0_Scoreboard:60256	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32640
single_issue_nums: WS0:14020	WS1:14008	
dual_issue_nums: WS0:1150	WS1:1156	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 210944 {40:2048,72:1792,}
traffic_breakdown_coretomem[INST_ACC_R] = 2368 {8:296,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 40256 {136:296,}
maxmflatency = 297 
max_icnt2mem_latency = 17 
maxmrqlatency = 52 
max_icnt2sh_latency = 38 
averagemflatency = 140 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:35 	0 	16 	10 	35 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5857 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2797 	3401 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4393 	783 	679 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       727       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1194      1193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1198      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1203      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1207      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1211      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1976      2523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2570      2528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2590      2550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2585      2551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2583      2585    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2600      2589    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2601      2610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2607      2604    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        294       297         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        284       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        284       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        271       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        276       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        287       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49556 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001935
n_activity=316 dram_eff=0.3038
bk0: 20a 49428i bk1: 12a 49478i bk2: 0a 49610i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.546961
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.331492
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001935 
total_CMD = 49614 
util_bw = 96 
Wasted_Col = 95 
Wasted_Row = 36 
Idle = 49387 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49556 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00941267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49568 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001612
n_activity=224 dram_eff=0.3571
bk0: 12a 49491i bk1: 12a 49479i bk2: 0a 49611i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001612 
total_CMD = 49614 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49439 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49568 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00939251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49568 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001612
n_activity=224 dram_eff=0.3571
bk0: 12a 49491i bk1: 12a 49479i bk2: 0a 49611i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001612 
total_CMD = 49614 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49439 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49568 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00493812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49568 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001612
n_activity=224 dram_eff=0.3571
bk0: 12a 49492i bk1: 12a 49479i bk2: 0a 49611i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.569767
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001612 
total_CMD = 49614 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49439 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49568 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00782037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49568 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001612
n_activity=224 dram_eff=0.3571
bk0: 12a 49491i bk1: 12a 49479i bk2: 0a 49611i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.575581
Bank_Level_Parallism_Col = 1.655172
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.427586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001612 
total_CMD = 49614 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49439 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49568 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00610715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49568 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001612
n_activity=224 dram_eff=0.3571
bk0: 12a 49487i bk1: 12a 49479i bk2: 0a 49611i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001612 
total_CMD = 49614 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49439 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49568 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0068529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49568 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001612
n_activity=224 dram_eff=0.3571
bk0: 12a 49487i bk1: 12a 49479i bk2: 0a 49611i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001612 
total_CMD = 49614 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49439 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49568 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00717539
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49614 n_nop=49568 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001612
n_activity=224 dram_eff=0.3571
bk0: 12a 49487i bk1: 12a 49479i bk2: 0a 49611i bk3: 0a 49613i bk4: 0a 49613i bk5: 0a 49613i bk6: 0a 49614i bk7: 0a 49614i bk8: 0a 49614i bk9: 0a 49614i bk10: 0a 49614i bk11: 0a 49614i bk12: 0a 49615i bk13: 0a 49615i bk14: 0a 49615i bk15: 0a 49616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.598837
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001612 
total_CMD = 49614 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49439 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49614 
n_nop = 49568 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00699399

========= L2 cache stats =========
L2_cache_bank[0]: Access = 420, Miss = 5, Miss_rate = 0.012, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 6204
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0081
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11524
icnt_total_pkts_simt_to_mem=11836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.4265
	minimum = 6
	maximum = 43
Network latency average = 11.7243
	minimum = 6
	maximum = 43
Slowest packet = 12261
Flit latency average = 12.1161
	minimum = 6
	maximum = 41
Slowest flit = 23047
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00315545
	minimum = 0 (at node 0)
	maximum = 0.0197216 (at node 4)
Accepted packet rate average = 0.00315545
	minimum = 0 (at node 0)
	maximum = 0.0197216 (at node 4)
Injected flit rate average = 0.00649652
	minimum = 0 (at node 0)
	maximum = 0.0382831 (at node 4)
Accepted flit rate average= 0.00649652
	minimum = 0 (at node 0)
	maximum = 0.0429234 (at node 4)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4727 (32 samples)
	minimum = 6 (32 samples)
	maximum = 54.6562 (32 samples)
Network latency average = 11.6856 (32 samples)
	minimum = 6 (32 samples)
	maximum = 54.1875 (32 samples)
Flit latency average = 12.2029 (32 samples)
	minimum = 6 (32 samples)
	maximum = 52.1875 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.00499792 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.031237 (32 samples)
Accepted packet rate average = 0.00499792 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.031237 (32 samples)
Injected flit rate average = 0.00932273 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0595896 (32 samples)
Accepted flit rate average = 0.00932273 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0569446 (32 samples)
Injected packet size average = 1.86532 (32 samples)
Accepted packet size average = 1.86532 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 129536 (inst/sec)
gpgpu_simulation_rate = 3626 (cycle/sec)
gpgpu_silicon_slowdown = 443188x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
