<stg><name>lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_dict_flush</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="432" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="432" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln75 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc9:0 %i_3 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc9:1 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %i_3, i32 12

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc9:2 %br_ln75 = br i1 %tmp_46, void %for.inc9.split, void %for.inc22.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.split:0 %specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.split:1 %speclooptripcount_ln78 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln78"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.split:2 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc9.split:3 %lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %i_3, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="11">
<![CDATA[
for.inc9.split:4 %zext_ln75 = zext i11 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="432" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.split:5 %dict_addr = getelementptr i432 %dict, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="dict_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="432" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.split:6 %dict_1_addr = getelementptr i432 %dict_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="dict_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc9.split:7 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %i_3, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc9.split:8 %or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="11">
<![CDATA[
for.inc9.split:9 %zext_ln79 = zext i11 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="432" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.split:10 %dict_addr_1 = getelementptr i432 %dict, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="dict_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="432" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.split:11 %dict_1_addr_1 = getelementptr i432 %dict_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="dict_1_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="432" op_1_bw="11">
<![CDATA[
for.inc9.split:12 %store_ln79 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="432" op_1_bw="11">
<![CDATA[
for.inc9.split:13 %store_ln79 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_1_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="432" op_1_bw="11">
<![CDATA[
for.inc9.split:14 %store_ln79 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_addr_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="432" op_1_bw="11">
<![CDATA[
for.inc9.split:15 %store_ln79 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc9.split:16 %add_ln75 = add i13 %i_3, i13 4

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.split:17 %store_ln75 = store i13 %add_ln75, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.split:18 %br_ln75 = br void %for.inc9

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.inc22.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
