#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 06 15:51:31 2024
# Process ID: 30044
# Current directory: C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37868 C:\学业\本科\学习\课内学习\大二上\数字逻辑实验\数字逻辑大作业\DL_BigHW\DL_BigHW.xpr
# Log file: C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/vivado.log
# Journal file: C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.xpr
INFO: [Project 1-313] Project file moved from 'C:/WorkSpace/Homework_Digital_Logic/DL_BigHW' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/WorkSpace/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.504 ; gain = 164.918
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.srcs/sim_1/new/tmp_init_tb.v w ]
add_files -fileset sim_1 C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.srcs/sim_1/new/tmp_init_tb.v
update_compile_order -fileset sim_1
add_files -norecurse C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v
WARNING: [filemgmt 56-12] File 'C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v' cannot be added to the project because it already exists in the project, skipping this file
set_property top tmp_init_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top temperature_control [current_fileset]
update_compile_order -fileset sources_1
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:28:57 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_temp/vlog9cq7tt".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v(3): Verilog Compiler exiting
# End time: 21:28:57 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# sqlite3_open_v2: No such file or directory
# Error in macro ./tmp_init_tb_compile.do line 21
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:28:57 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_temp/vlog9cq7tt".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v(3): Verilog Compiler exiting
# End time: 21:28:57 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# sqlite3_open_v2: No such file or directory
#     while executing
# "exec <nul: {C:\WorkSpace\ModelSim\win32pe\vlog.EXE} -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../D..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\WorkSpace\\ModelSim\\win32pe\\vlog -64 -incr -work xil_defaultlib  \
# "../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v" \
# "../../../DL_Big..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1029.621 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1029.621 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:31:48 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_temp/vlog3i2wvd".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v(3): Verilog Compiler exiting
# End time: 21:31:48 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# sqlite3_open_v2: No such file or directory
# Error in macro ./tmp_init_tb_compile.do line 21
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:31:48 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "C:/?§??/±???/?§?°/?????§?°/?ó????/??×????????é/??×??????ó×÷??/DL_BigHW/DL_BigHW.sim/sim_1/behav/msim/xil_defaultlib/_temp/vlog3i2wvd".
# 
# ?????????????¨???・???? (GetLastError() = 3)
# ** Error: ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v(3): Verilog Compiler exiting
# End time: 21:31:48 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# sqlite3_open_v2: No such file or directory
#     while executing
# "exec <nul: {C:\WorkSpace\ModelSim\win32pe\vlog.EXE} -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../D..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\WorkSpace\\ModelSim\\win32pe\\vlog -64 -incr -work xil_defaultlib  \
# "../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v" \
# "../../../DL_Big..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.621 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.621 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 06 21:32:24 2024...
