<stg><name>nqueens</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln40" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:0  %n_0_assign_2 = alloca i32

]]></Node>
<StgValue><ssdm name="n_0_assign_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %a) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n_0) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %u_0) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sol_list) nounwind, !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %flag) nounwind, !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @nqueens_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %n_0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n_0) nounwind

]]></Node>
<StgValue><ssdm name="n_0_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %k) nounwind

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %n_0_read, i32* %n_0_assign_2

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge7:0  %k_assign_2 = phi i32 [ %k_read, %0 ], [ %add_ln39, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="k_assign_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %u_0_i = phi i3 [ 1, %._crit_edge7 ], [ %u, %3 ]

]]></Node>
<StgValue><ssdm name="u_0_i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
:1  %zext_ln8 = zext i3 %u_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln8 = icmp ult i3 %u_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln8, label %.preheader.i.preheader, label %counter.exit

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i:0  %count_0_i = phi i32 [ %select_ln11_1, %_ifconv.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_i"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader.i:1  %j_0_i = phi i31 [ %j, %_ifconv.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:2  %n_0_assign_2_load = load i32* %n_0_assign_2

]]></Node>
<StgValue><ssdm name="n_0_assign_2_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:3  %zext_ln10 = zext i31 %j_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:4  %icmp_ln10 = icmp slt i32 %zext_ln10, %n_0_assign_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.i:5  %j = add i31 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %icmp_ln10, label %_ifconv.i, label %2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="31">
<![CDATA[
_ifconv.i:0  %zext_ln11 = zext i31 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:1  %a_addr_3 = getelementptr [6 x i32]* %a, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="3">
<![CDATA[
_ifconv.i:2  %a_load_1 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln15 = icmp eq i32 %count_0_i, %k_assign_2

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln15, label %counter.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %u = add i3 %u_0_i, 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
counter.exit:0  %p_0_i = phi i3 [ 0, %1 ], [ %u_0_i, %2 ]

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="3">
<![CDATA[
counter.exit:2  %zext_ln25 = zext i3 %p_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
counter.exit:3  %sext_ln25 = sext i32 %k_assign_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
counter.exit:4  %a_addr = getelementptr [6 x i32]* %a, i64 0, i64 %sext_ln25

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
counter.exit:5  store i32 %zext_ln25, i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="3">
<![CDATA[
_ifconv.i:2  %a_load_1 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:3  %icmp_ln11 = icmp eq i32 %zext_ln8, %a_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:4  %sub_ln11 = sub nsw i32 %zext_ln8, %a_load_1

]]></Node>
<StgValue><ssdm name="sub_ln11"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:5  %neg_i = sub i32 0, %sub_ln11

]]></Node>
<StgValue><ssdm name="neg_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:6  %abscond_i = icmp sgt i32 %sub_ln11, 0

]]></Node>
<StgValue><ssdm name="abscond_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:7  %abs_i = select i1 %abscond_i, i32 %sub_ln11, i32 %neg_i

]]></Node>
<StgValue><ssdm name="abs_i"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:8  %sub_ln11_1 = sub nsw i32 %k_assign_2, %zext_ln10

]]></Node>
<StgValue><ssdm name="sub_ln11_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:9  %icmp_ln11_1 = icmp eq i32 %abs_i, %sub_ln11_1

]]></Node>
<StgValue><ssdm name="icmp_ln11_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:10  %count = add nsw i32 %count_0_i, 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:11  %select_ln11 = select i1 %icmp_ln11_1, i32 %count_0_i, i32 %count

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:12  %select_ln11_1 = select i1 %icmp_ln11, i32 %count_0_i, i32 %select_ln11

]]></Node>
<StgValue><ssdm name="select_ln11_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:13  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
counter.exit:1  %n_0_assign_2_load_1 = load i32* %n_0_assign_2

]]></Node>
<StgValue><ssdm name="n_0_assign_2_load_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
counter.exit:6  %sext_ln27 = sext i32 %n_0_assign_2_load_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
counter.exit:7  %a_addr_1 = getelementptr [6 x i32]* %a, i64 0, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
counter.exit:8  %a_load = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
counter.exit:8  %a_load = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
counter.exit:9  %icmp_ln27 = icmp eq i32 %a_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
counter.exit:10  br i1 %icmp_ln27, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln28 = add nsw i32 %n_0_assign_2_load_1, -1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln30 = icmp eq i32 %add_ln28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln30, label %._crit_edge5, label %5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln34 = sext i32 %add_ln28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr_2 = getelementptr [6 x i32]* %a, i64 0, i64 %sext_ln34

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
:2  store i32 0, i32* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln36 = add nsw i32 %n_0_assign_2_load_1, -2

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln37 = add nsw i32 %k_assign_2, -2

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5  store i32 %add_ln36, i32* %n_0_assign_2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %p_1 = phi i32 [ %add_ln37, %5 ], [ %k_assign_2, %counter.exit ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  %n_0_assign_2_load_2 = load i32* %n_0_assign_2

]]></Node>
<StgValue><ssdm name="n_0_assign_2_load_2"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %add_ln39 = add nsw i32 %p_1, 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %icmp_ln40 = icmp eq i32 %n_0_assign_2_load_2, 6

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4  br i1 %icmp_ln40, label %._crit_edge5, label %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
._crit_edge5:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="a" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="k" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="k"/></StgValue>
</port>
<port id="100" name="n_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_0"/></StgValue>
</port>
<port id="101" name="u_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="u_0"/></StgValue>
</port>
<port id="102" name="sol_list" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sol_list"/></StgValue>
</port>
<port id="103" name="flag" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="flag"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="StgValue_104" to="n_0_assign_2" fromId="104" toId="9">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="10">
</dataflow>
<dataflow id="108" from="a" to="specbitsmap_ln0" fromId="98" toId="10">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="110" from="k" to="specbitsmap_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="112" from="n_0" to="specbitsmap_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="114" from="u_0" to="specbitsmap_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="14">
</dataflow>
<dataflow id="116" from="sol_list" to="specbitsmap_ln0" fromId="102" toId="14">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="15">
</dataflow>
<dataflow id="118" from="flag" to="specbitsmap_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="122" from="nqueens_str" to="spectopmodule_ln0" fromId="121" toId="16">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_auto.i32" to="n_0_read" fromId="123" toId="17">
</dataflow>
<dataflow id="125" from="n_0" to="n_0_read" fromId="100" toId="17">
</dataflow>
<dataflow id="126" from="_ssdm_op_Read.ap_auto.i32" to="k_read" fromId="123" toId="18">
</dataflow>
<dataflow id="127" from="k" to="k_read" fromId="99" toId="18">
</dataflow>
<dataflow id="128" from="n_0_read" to="store_ln24" fromId="17" toId="19">
</dataflow>
<dataflow id="129" from="n_0_assign_2" to="store_ln24" fromId="9" toId="19">
</dataflow>
<dataflow id="130" from="k_read" to="k_assign_2" fromId="18" toId="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln24" to="k_assign_2" fromId="20" toId="21">
</dataflow>
<dataflow id="132" from="add_ln39" to="k_assign_2" fromId="79" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln40" val="0"/>
</and_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln40" to="k_assign_2" fromId="81" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="135" from="StgValue_134" to="u_0_i" fromId="134" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln8" to="u_0_i" fromId="22" toId="23">
</dataflow>
<dataflow id="137" from="u" to="u_0_i" fromId="41" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln8" to="u_0_i" fromId="42" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="139" from="u_0_i" to="zext_ln8" fromId="23" toId="24">
</dataflow>
<dataflow id="140" from="u_0_i" to="icmp_ln8" fromId="23" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln8" fromId="141" toId="25">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="143" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_145" to="empty" fromId="145" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_147" to="empty" fromId="147" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="26">
</dataflow>
<dataflow id="151" from="icmp_ln8" to="br_ln8" fromId="25" toId="27">
</dataflow>
<dataflow id="152" from="select_ln11_1" to="count_0_i" fromId="58" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="br_ln10" to="count_0_i" fromId="59" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="155" from="StgValue_154" to="count_0_i" fromId="154" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln10" to="count_0_i" fromId="28" toId="29">
</dataflow>
<dataflow id="157" from="j" to="j_0_i" fromId="34" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln10" to="j_0_i" fromId="59" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="160" from="StgValue_159" to="j_0_i" fromId="159" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln10" to="j_0_i" fromId="28" toId="30">
</dataflow>
<dataflow id="162" from="n_0_assign_2" to="n_0_assign_2_load" fromId="9" toId="31">
</dataflow>
<dataflow id="163" from="j_0_i" to="zext_ln10" fromId="30" toId="32">
</dataflow>
<dataflow id="164" from="zext_ln10" to="icmp_ln10" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="n_0_assign_2_load" to="icmp_ln10" fromId="31" toId="33">
</dataflow>
<dataflow id="166" from="j_0_i" to="j" fromId="30" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_167" to="j" fromId="167" toId="34">
</dataflow>
<dataflow id="169" from="icmp_ln10" to="br_ln10" fromId="33" toId="35">
</dataflow>
<dataflow id="170" from="j_0_i" to="zext_ln11" fromId="30" toId="36">
</dataflow>
<dataflow id="171" from="a" to="a_addr_3" fromId="98" toId="37">
</dataflow>
<dataflow id="173" from="StgValue_172" to="a_addr_3" fromId="172" toId="37">
</dataflow>
<dataflow id="174" from="zext_ln11" to="a_addr_3" fromId="36" toId="37">
</dataflow>
<dataflow id="175" from="a_addr_3" to="a_load_1" fromId="37" toId="38">
</dataflow>
<dataflow id="176" from="count_0_i" to="icmp_ln15" fromId="29" toId="39">
</dataflow>
<dataflow id="177" from="k_assign_2" to="icmp_ln15" fromId="21" toId="39">
</dataflow>
<dataflow id="178" from="icmp_ln15" to="br_ln15" fromId="39" toId="40">
</dataflow>
<dataflow id="179" from="u_0_i" to="u" fromId="23" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_134" to="u" fromId="134" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_181" to="p_0_i" fromId="181" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln8" to="p_0_i" fromId="27" toId="43">
</dataflow>
<dataflow id="184" from="u_0_i" to="p_0_i" fromId="23" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
<literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln15" to="p_0_i" fromId="40" toId="43">
</dataflow>
<dataflow id="186" from="p_0_i" to="zext_ln25" fromId="43" toId="44">
</dataflow>
<dataflow id="187" from="k_assign_2" to="sext_ln25" fromId="21" toId="45">
</dataflow>
<dataflow id="188" from="a" to="a_addr" fromId="98" toId="46">
</dataflow>
<dataflow id="189" from="StgValue_172" to="a_addr" fromId="172" toId="46">
</dataflow>
<dataflow id="190" from="sext_ln25" to="a_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="191" from="zext_ln25" to="store_ln25" fromId="44" toId="47">
</dataflow>
<dataflow id="192" from="a_addr" to="store_ln25" fromId="46" toId="47">
</dataflow>
<dataflow id="193" from="a_addr_3" to="a_load_1" fromId="37" toId="48">
</dataflow>
<dataflow id="194" from="zext_ln8" to="icmp_ln11" fromId="24" toId="49">
</dataflow>
<dataflow id="195" from="a_load_1" to="icmp_ln11" fromId="48" toId="49">
</dataflow>
<dataflow id="196" from="zext_ln8" to="sub_ln11" fromId="24" toId="50">
</dataflow>
<dataflow id="197" from="a_load_1" to="sub_ln11" fromId="48" toId="50">
</dataflow>
<dataflow id="198" from="StgValue_154" to="neg_i" fromId="154" toId="51">
</dataflow>
<dataflow id="199" from="sub_ln11" to="neg_i" fromId="50" toId="51">
</dataflow>
<dataflow id="200" from="sub_ln11" to="abscond_i" fromId="50" toId="52">
</dataflow>
<dataflow id="201" from="StgValue_154" to="abscond_i" fromId="154" toId="52">
</dataflow>
<dataflow id="202" from="abscond_i" to="abs_i" fromId="52" toId="53">
</dataflow>
<dataflow id="203" from="sub_ln11" to="abs_i" fromId="50" toId="53">
</dataflow>
<dataflow id="204" from="neg_i" to="abs_i" fromId="51" toId="53">
</dataflow>
<dataflow id="205" from="k_assign_2" to="sub_ln11_1" fromId="21" toId="54">
</dataflow>
<dataflow id="206" from="zext_ln10" to="sub_ln11_1" fromId="32" toId="54">
</dataflow>
<dataflow id="207" from="abs_i" to="icmp_ln11_1" fromId="53" toId="55">
</dataflow>
<dataflow id="208" from="sub_ln11_1" to="icmp_ln11_1" fromId="54" toId="55">
</dataflow>
<dataflow id="209" from="count_0_i" to="count" fromId="29" toId="56">
</dataflow>
<dataflow id="210" from="StgValue_104" to="count" fromId="104" toId="56">
</dataflow>
<dataflow id="211" from="icmp_ln11_1" to="select_ln11" fromId="55" toId="57">
</dataflow>
<dataflow id="212" from="count_0_i" to="select_ln11" fromId="29" toId="57">
</dataflow>
<dataflow id="213" from="count" to="select_ln11" fromId="56" toId="57">
</dataflow>
<dataflow id="214" from="icmp_ln11" to="select_ln11_1" fromId="49" toId="58">
</dataflow>
<dataflow id="215" from="count_0_i" to="select_ln11_1" fromId="29" toId="58">
</dataflow>
<dataflow id="216" from="select_ln11" to="select_ln11_1" fromId="57" toId="58">
</dataflow>
<dataflow id="217" from="n_0_assign_2" to="n_0_assign_2_load_1" fromId="9" toId="60">
</dataflow>
<dataflow id="218" from="n_0_assign_2_load_1" to="sext_ln27" fromId="60" toId="61">
</dataflow>
<dataflow id="219" from="a" to="a_addr_1" fromId="98" toId="62">
</dataflow>
<dataflow id="220" from="StgValue_172" to="a_addr_1" fromId="172" toId="62">
</dataflow>
<dataflow id="221" from="sext_ln27" to="a_addr_1" fromId="61" toId="62">
</dataflow>
<dataflow id="222" from="a_addr_1" to="a_load" fromId="62" toId="63">
</dataflow>
<dataflow id="223" from="a_addr_1" to="a_load" fromId="62" toId="64">
</dataflow>
<dataflow id="224" from="a_load" to="icmp_ln27" fromId="64" toId="65">
</dataflow>
<dataflow id="225" from="StgValue_154" to="icmp_ln27" fromId="154" toId="65">
</dataflow>
<dataflow id="226" from="icmp_ln27" to="br_ln27" fromId="65" toId="66">
</dataflow>
<dataflow id="227" from="n_0_assign_2_load_1" to="add_ln28" fromId="60" toId="67">
</dataflow>
<dataflow id="229" from="StgValue_228" to="add_ln28" fromId="228" toId="67">
</dataflow>
<dataflow id="230" from="add_ln28" to="icmp_ln30" fromId="67" toId="68">
</dataflow>
<dataflow id="231" from="StgValue_154" to="icmp_ln30" fromId="154" toId="68">
</dataflow>
<dataflow id="232" from="icmp_ln30" to="br_ln30" fromId="68" toId="69">
</dataflow>
<dataflow id="233" from="add_ln28" to="sext_ln34" fromId="67" toId="70">
</dataflow>
<dataflow id="234" from="a" to="a_addr_2" fromId="98" toId="71">
</dataflow>
<dataflow id="235" from="StgValue_172" to="a_addr_2" fromId="172" toId="71">
</dataflow>
<dataflow id="236" from="sext_ln34" to="a_addr_2" fromId="70" toId="71">
</dataflow>
<dataflow id="237" from="StgValue_154" to="store_ln35" fromId="154" toId="72">
</dataflow>
<dataflow id="238" from="a_addr_2" to="store_ln35" fromId="71" toId="72">
</dataflow>
<dataflow id="239" from="n_0_assign_2_load_1" to="add_ln36" fromId="60" toId="73">
</dataflow>
<dataflow id="241" from="StgValue_240" to="add_ln36" fromId="240" toId="73">
</dataflow>
<dataflow id="242" from="k_assign_2" to="add_ln37" fromId="21" toId="74">
</dataflow>
<dataflow id="243" from="StgValue_240" to="add_ln37" fromId="240" toId="74">
</dataflow>
<dataflow id="244" from="add_ln36" to="store_ln38" fromId="73" toId="75">
</dataflow>
<dataflow id="245" from="n_0_assign_2" to="store_ln38" fromId="9" toId="75">
</dataflow>
<dataflow id="246" from="add_ln37" to="p_1" fromId="74" toId="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="br_ln38" to="p_1" fromId="76" toId="77">
</dataflow>
<dataflow id="248" from="k_assign_2" to="p_1" fromId="21" toId="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln27" to="p_1" fromId="66" toId="77">
</dataflow>
<dataflow id="250" from="n_0_assign_2" to="n_0_assign_2_load_2" fromId="9" toId="78">
</dataflow>
<dataflow id="251" from="p_1" to="add_ln39" fromId="77" toId="79">
</dataflow>
<dataflow id="252" from="StgValue_104" to="add_ln39" fromId="104" toId="79">
</dataflow>
<dataflow id="253" from="n_0_assign_2_load_2" to="icmp_ln40" fromId="78" toId="80">
</dataflow>
<dataflow id="255" from="StgValue_254" to="icmp_ln40" fromId="254" toId="80">
</dataflow>
<dataflow id="256" from="icmp_ln40" to="br_ln40" fromId="80" toId="81">
</dataflow>
<dataflow id="257" from="icmp_ln8" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="258" from="icmp_ln8" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="259" from="icmp_ln10" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="260" from="icmp_ln15" to="StgValue_4" fromId="39" toId="4">
</dataflow>
<dataflow id="261" from="icmp_ln27" to="StgValue_7" fromId="65" toId="7">
</dataflow>
<dataflow id="262" from="icmp_ln30" to="StgValue_7" fromId="68" toId="7">
</dataflow>
<dataflow id="263" from="icmp_ln27" to="StgValue_8" fromId="65" toId="8">
</dataflow>
<dataflow id="264" from="icmp_ln30" to="StgValue_8" fromId="68" toId="8">
</dataflow>
<dataflow id="265" from="icmp_ln40" to="StgValue_8" fromId="80" toId="8">
</dataflow>
</dataflows>


</stg>
