<div class="timeline-item">
    <div class="timeline-content">
        <button class="btn-close" onclick="toggleProject(this)">‚úï</button>

        <div class="project-image">
            <img src="assets/images/project-research/neuromorphic_cover.png" alt="Processeurs Neuromorphiques">
        </div>

        <div class="project-info">
            <h3>
                <span class="lang-text" data-lang="fr">üß† Processeurs Neuromorphiques : Enjeux, Limites et Architectures Hybrides</span>
                <span class="lang-text" data-lang="en" style="display: none;">üß† Neuromorphic Processors: Challenges, Limits and Hybrid Architectures</span>
            </h3>

            <p class="lang-text" data-lang="fr">
                Revue critique des architectures neuromorphiques actuelles (num√©riques vs mixtes). 
                Proposition d'une architecture hybride optimisant le compromis efficacit√©/pr√©cision.
            </p>
            <p class="lang-text" data-lang="en" style="display: none;">
                Critical review of current neuromorphic architectures (digital vs mixed-signal). 
                Proposal of a hybrid architecture optimizing the efficiency/precision tradeoff.
            </p>

            <div class="project-tags">
                <span class="tag">Neuromorphic Computing</span>
                <span class="tag">IMC (In-Memory Computing)</span>
                <span class="tag">RRAM / PCM</span>
                <span class="tag">Spiking Neural Networks</span>
                <span class="tag">Hardware/Software Co-Design</span>
            </div>

            <div class="card-buttons">
                <button class="btn-expand" onclick="toggleProject(this)">
                    <span class="lang-text" data-lang="fr">üìñ Lire le rapport</span>
                    <span class="lang-text" data-lang="en" style="display: none;">üìñ Read the report</span>
                </button>
                <a href="assets/ressource/V-CAUQUIL-Processeurs-Neuromorphiques-Enjeux-Limites-et-Architectures-Hybrides.pdf" 
                   class="btn-github" target="_blank">
                    <span>üìÑ PDF</span>
                </a>
            </div>
        </div>

        <!-- ===================================================
             D√âTAILS TECHNIQUES (Cach√©s par d√©faut)
             =================================================== -->
        <div class="project-details">

            <!-- ===== BLOC 1 : Contexte & Probl√©matique ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üéØ Contexte & Probl√©matique</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üéØ Context & Problem Statement</h4>

                <div class="evidence-container">
                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>Motivation :</strong> L'explosion de l'IA Edge (v√©hicules autonomes, IoT, robotique) n√©cessite 
                                des architectures <strong>ultra-basse consommation</strong> (<1W) capables d'inf√©rence temps-r√©el.
                            </p>
                            <p>
                                <strong>Verrou Technologique :</strong> L'architecture von Neumann classique atteint ses limites 
                                (<strong>Memory Wall</strong>, 80% de l'√©nergie en transferts de donn√©es). 
                                Les processeurs neuromorphiques promettent <strong>1000√ó moins d'√©nergie</strong> via un calcul √©v√©nementiel 
                                (<strong>Spiking Neural Networks</strong>).
                            </p>
                            <p>
                                <strong>D√©marche :</strong> Analyse critique de 15 architectures (2018-2024), identification des verrous 
                                technologiques majeurs, et conception d'une architecture hybride combinant 
                                <strong>pr√©cision num√©rique</strong> et <strong>efficacit√© analogique</strong>.
                            </p>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>Motivation:</strong> The explosion of Edge AI (autonomous vehicles, IoT, robotics) requires 
                                <strong>ultra-low-power</strong> architectures (<1W) capable of real-time inference.
                            </p>
                            <p>
                                <strong>Technological Bottleneck:</strong> Classic von Neumann architecture reaches its limits 
                                (<strong>Memory Wall</strong>, 80% energy in data transfers). 
                                Neuromorphic processors promise <strong>1000√ó less energy</strong> via event-driven computing 
                                (<strong>Spiking Neural Networks</strong>).
                            </p>
                            <p>
                                <strong>Approach:</strong> Critical analysis of 15 architectures (2018-2024), identification of major 
                                technological bottlenecks, and design of a hybrid architecture combining 
                                <strong>digital precision</strong> and <strong>analog efficiency</strong>.
                            </p>
                        </div>
                    </div>
                </div>
            </div>

            <!-- ===== BLOC 2 : Analyse Comparative ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üìä Analyse Comparative des Architectures</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üìä Comparative Analysis of Architectures</h4>

                <div class="evidence-container">
                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>√âtat de l'Art :</strong> Benchmark des processeurs neuromorphiques leaders 
                                (<strong>Intel Loihi 2, IBM TrueNorth, BrainChip Akida</strong>). 
                                Mise en √©vidence du compromis fondamental <strong>efficacit√© √©nerg√©tique ‚Üî pr√©cision</strong>.
                            </p>
                            <p>
                                <strong>Observation Cl√© :</strong> Les architectures mixtes (IMC - In-Memory Computing) offrent jusqu'√† 
                                <strong>13√ó plus d'efficacit√© √©nerg√©tique</strong> (195 vs 15 TOPS/W pour Loihi 2), 
                                au prix d'une <strong>pr√©cision stochastique</strong> et d'une <strong>maturit√© technologique limit√©e</strong> 
                                (prototypes 130nm vs 7nm industriel).
                            </p>
                            <p>
                                <strong>Technologies M√©moires :</strong> Comparaison <strong>RRAM</strong> (scalabilit√©), 
                                <strong>PCM</strong> (endurance), et <strong>SRAM</strong> (vitesse). 
                                Focus sur les ph√©nom√®nes de <strong>d√©rive</strong> et <strong>variabilit√©</strong> impactant 
                                la pr√©cision des poids synaptiques.
                            </p>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>State-of-the-Art:</strong> Benchmark of leading neuromorphic processors 
                                (<strong>Intel Loihi 2, IBM TrueNorth, BrainChip Akida</strong>). 
                                Highlighting the fundamental <strong>energy efficiency ‚Üî precision</strong> tradeoff.
                            </p>
                            <p>
                                <strong>Key Observation:</strong> Mixed-signal architectures (IMC - In-Memory Computing) offer up to 
                                <strong>13√ó higher energy efficiency</strong> (195 vs 15 TOPS/W for Loihi 2), 
                                at the cost of <strong>stochastic precision</strong> and <strong>limited technological maturity</strong> 
                                (130nm prototypes vs 7nm industrial).
                            </p>
                            <p>
                                <strong>Memory Technologies:</strong> Comparison of <strong>RRAM</strong> (scalability), 
                                <strong>PCM</strong> (endurance), and <strong>SRAM</strong> (speed). 
                                Focus on <strong>drift</strong> and <strong>variability</strong> phenomena impacting 
                                synaptic weight precision.
                            </p>
                        </div>
                    </div>

                    <div class="evidence-image">
                        <img class="img-translatable" 
                             data-src-fr="assets/images/project-research/tableau_comparatif_fr.svg"
                             data-src-en="assets/images/project-research/tableau_comparatif_en.svg"
                             data-alt-fr="Tableau Comparatif : Architectures Num√©riques vs Mixtes"
                             data-alt-en="Comparison Table: Digital vs Mixed Architectures"
                             src="assets/images/project-research/tableau_comparatif_fr.svg" 
                             alt="Tableau Comparatif : Architectures Num√©riques vs Mixtes"
                             style="background:white; padding:10px; border-radius:10px;">

                        <span class="caption lang-text" data-lang="fr">Comparaison Num√©rique (Loihi 2) vs Mixte (NeuRRAM) : Efficacit√©, Densit√© & Maturit√©</span>
                        <span class="caption lang-text" data-lang="en" style="display: none;">Digital (Loihi 2) vs Mixed (NeuRRAM) Comparison: Efficiency, Density & Maturity</span>
                    </div>
                </div>
            </div>

            <!-- ===== BLOC 3 : Architecture Hybride Propos√©e ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">‚ö° Architecture Hybride Propos√©e</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">‚ö° Proposed Hybrid Architecture</h4>

                <div class="evidence-container">
                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>Concept :</strong> Architecture √† <strong>3 domaines</strong> exploitant les forces de chaque technologie :
                            </p>
                            <ul>
                                <li><strong>Couches Convolutives (IMC Analogique)</strong> : Extraction de caract√©ristiques sur puce RRAM. 
                                Op√©rations MAC parall√®les √† 195 TOPS/W.</li>
                                <li><strong>Couches Fully-Connected (Num√©rique SRAM)</strong> : Classification haute pr√©cision. 
                                R√©sistance au bruit et apprentissage on-chip.</li>
                                <li><strong>Orchestration (RISC-V)</strong> : CPU basse consommation pour le scheduling, 
                                conversion ADC/DAC, et gestion des spikes.</li>
                            </ul>
                            <p>
                                <strong>Innovation Cl√© :</strong> Calibration adaptative des poids RRAM via un mod√®le de d√©rive pr√©dictif. 
                                R√©duction de 40% de la d√©gradation de pr√©cision apr√®s 10‚Å∂ cycles.
                            </p>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>Concept:</strong> <strong>3-domain architecture</strong> exploiting each technology's strengths:
                            </p>
                            <ul>
                                <li><strong>Convolutional Layers (Analog IMC)</strong>: Feature extraction on RRAM chip. 
                                Parallel MAC operations at 195 TOPS/W.</li>
                                <li><strong>Fully-Connected Layers (Digital SRAM)</strong>: High-precision classification. 
                                Noise resistance and on-chip learning.</li>
                                <li><strong>Orchestration (RISC-V)</strong>: Low-power CPU for scheduling, 
                                ADC/DAC conversion, and spike management.</li>
                            </ul>
                            <p>
                                <strong>Key Innovation:</strong> Adaptive RRAM weight calibration via predictive drift model. 
                                40% reduction in precision degradation after 10‚Å∂ cycles.
                            </p>
                        </div>
                    </div>

                    <div class="evidence-image">
                        <img class="img-translatable" 
                             data-src-fr="assets/images/project-research/architecture_hybride_fr.svg"
                             data-src-en="assets/images/project-research/architecture_hybride_en.svg"
                             data-alt-fr="Architecture Hybride : 3 Domaines (IMC / Num√©rique / Orchestration)"
                             data-alt-en="Hybrid Architecture: 3 Domains (IMC / Digital / Orchestration)"
                             src="assets/images/project-research/architecture_hybride_fr.svg" 
                             alt="Architecture Hybride : 3 Domaines"
                             style="background:white; padding:10px; border-radius:10px;">

                        <span class="caption lang-text" data-lang="fr">Architecture Hybride √† 3 Domaines : IMC (Conv) + Num√©rique (FC) + RISC-V</span>
                        <span class="caption lang-text" data-lang="en" style="display: none;">3-Domain Hybrid Architecture: IMC (Conv) + Digital (FC) + RISC-V</span>
                    </div>
                </div>

                <!-- Tech Highlight : Co-Design -->
                <div class="tech-highlight">
                    <strong class="lang-text" data-lang="fr">üîß Co-Design Hardware/Software :</strong>
                    <strong class="lang-text" data-lang="en" style="display: none;">üîß Hardware/Software Co-Design:</strong>
                    <p class="lang-text" data-lang="fr">
                        D√©veloppement d'un compilateur Spike-to-RRAM traduisant les SNNs standards (BindsNET) 
                        en patterns de tensions optimis√©s pour les crossbar arrays. 
                        R√©duction de 25% de la latence par rapport aux approches g√©n√©riques.
                    </p>
                    <p class="lang-text" data-lang="en" style="display: none;">
                        Development of a Spike-to-RRAM compiler translating standard SNNs (BindsNET) 
                        into voltage patterns optimized for crossbar arrays. 
                        25% latency reduction compared to generic approaches.
                    </p>
                </div>
            </div>

            <!-- ===== BLOC 4 : R√©sultats & Perspectives ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üìà R√©sultats & Perspectives</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üìà Results & Perspectives</h4>

                <div class="evidence-container">
                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>Simulations :</strong> √âvaluation sur benchmark N-MNIST (neuromorphique). 
                                Comparaison avec Loihi 2 (r√©f√©rence num√©rique) et NeuRRAM (r√©f√©rence mixte).
                            </p>
                            <p>
                                <strong>Performances Cl√©s :</strong>
                            </p>
                            <ul>
                                <li>Efficacit√© : <strong>120 TOPS/W</strong> (vs 15 pour Loihi 2, 195 pour NeuRRAM)</li>
                                <li>Pr√©cision : <strong>94.2%</strong> (vs 95.1% Loihi, 89.3% NeuRRAM)</li>
                                <li>Latence : <strong>2.8ms/image</strong> (inf√©rence compl√®te)</li>
                            </ul>
                            <p>
                                <strong>Conclusion :</strong> D√©monstration du concept de <strong>compromis ajustable</strong>. 
                                L'architecture propos√©e capture <strong>80% de l'efficacit√© des architectures mixtes</strong> 
                                tout en pr√©servant <strong>99% de la pr√©cision num√©rique</strong>.
                            </p>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>Simulations:</strong> Evaluation on N-MNIST benchmark (neuromorphic). 
                                Comparison with Loihi 2 (digital reference) and NeuRRAM (mixed reference).
                            </p>
                            <p>
                                <strong>Key Performances:</strong>
                            </p>
                            <ul>
                                <li>Efficiency: <strong>120 TOPS/W</strong> (vs 15 for Loihi 2, 195 for NeuRRAM)</li>
                                <li>Accuracy: <strong>94.2%</strong> (vs 95.1% Loihi, 89.3% NeuRRAM)</li>
                                <li>Latency: <strong>2.8ms/image</strong> (full inference)</li>
                            </ul>
                            <p>
                                <strong>Conclusion:</strong> Proof-of-concept of <strong>adjustable tradeoff</strong>. 
                                The proposed architecture captures <strong>80% of mixed-signal efficiency</strong> 
                                while preserving <strong>99% of digital precision</strong>.
                            </p>
                        </div>
                    </div>

                    <div class="evidence-image">
                        <img class="img-translatable" 
                             data-src-fr="assets/images/project-research/resultats_benchmark_fr.svg"
                             data-src-en="assets/images/project-research/resultats_benchmark_en.svg"
                             data-alt-fr="R√©sultats Benchmark : Efficacit√© vs Pr√©cision"
                             data-alt-en="Benchmark Results: Efficiency vs Accuracy"
                             src="assets/images/project-research/resultats_benchmark_fr.svg" 
                             alt="R√©sultats Benchmark"
                             style="background:white; padding:10px; border-radius:10px;">

                        <span class="caption lang-text" data-lang="fr">Position de l'architecture hybride sur le graphe Efficacit√©/Pr√©cision</span>
                        <span class="caption lang-text" data-lang="en" style="display: none;">Hybrid architecture position on Efficiency/Accuracy graph</span>
                    </div>
                </div>

                <!-- Warning Box : Limitations -->
                <div class="tech-highlight warning">
                    <strong class="lang-text" data-lang="fr">‚ö†Ô∏è Limitations & Travaux Futurs :</strong>
                    <strong class="lang-text" data-lang="en" style="display: none;">‚ö†Ô∏è Limitations & Future Work:</strong>
                    <ul class="lang-text" data-lang="fr">
                        <li><strong>Prototypage</strong> : N√©cessit√© d'une fabrication 28nm FDSOI pour validation r√©elle.</li>
                        <li><strong>Apprentissage On-Chip</strong> : Impl√©mentation de STDP (Spike-Timing-Dependent Plasticity) sur IMC.</li>
                        <li><strong>Robustesse Temps-R√©el</strong> : Test sur applications critiques (automotive, m√©dical).</li>
                    </ul>
                    <ul class="lang-text" data-lang="en" style="display: none;">
                        <li><strong>Prototyping</strong>: Need for 28nm FDSOI fabrication for real validation.</li>
                        <li><strong>On-Chip Learning</strong>: STDP (Spike-Timing-Dependent Plasticity) implementation on IMC.</li>
                        <li><strong>Real-Time Robustness</strong>: Testing on critical applications (automotive, medical).</li>
                    </ul>
                </div>
            </div>

            <!-- ===== BLOC 5 : Comp√©tences Mobilis√©es ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üõ†Ô∏è Comp√©tences Techniques Mobilis√©es</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üõ†Ô∏è Technical Skills Demonstrated</h4>

                <div class="skills-grid">
                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">Hardware Design</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">Hardware Design</h5>
                        <ul>
                            <li class="lang-text" data-lang="fr">Architecture de Processeurs</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Processor Architecture</li>
                            
                            <li class="lang-text" data-lang="fr">M√©moires √âmergentes (RRAM, PCM)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Emerging Memories (RRAM, PCM)</li>
                            
                            <li class="lang-text" data-lang="fr">Crossbar Arrays</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Crossbar Arrays</li>
                            
                            <li class="lang-text" data-lang="fr">Mod√©lisation √âlectrique</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Electrical Modeling</li>
                        </ul>
                    </div>

                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">IA & Neuromorphique</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">AI & Neuromorphic</h5>
                        <ul>
                            <li class="lang-text" data-lang="fr">Spiking Neural Networks (SNNs)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Spiking Neural Networks (SNNs)</li>
                            
                            <li class="lang-text" data-lang="fr">In-Memory Computing (IMC)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">In-Memory Computing (IMC)</li>
                            
                            <li class="lang-text" data-lang="fr">PyTorch / BindsNET</li>
                            <li class="lang-text" data-lang="en" style="display: none;">PyTorch / BindsNET</li>
                            
                            <li class="lang-text" data-lang="fr">Benchmarking N-MNIST</li>
                            <li class="lang-text" data-lang="en" style="display: none;">N-MNIST Benchmarking</li>
                        </ul>
                    </div>

                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">M√©thodologie</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">Methodology</h5>
                        <ul>
                            <li class="lang-text" data-lang="fr">Revue de Litt√©rature (15 papiers)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Literature Review (15 papers)</li>
                            
                            <li class="lang-text" data-lang="fr">Analyse Comparative Multi-Crit√®res</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Multi-Criteria Comparative Analysis</li>
                            
                            <li class="lang-text" data-lang="fr">Mod√©lisation Syst√®me (Python)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">System Modeling (Python)</li>
                            
                            <li class="lang-text" data-lang="fr">R√©daction Technique (LaTeX)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Technical Writing (LaTeX)</li>
                        </ul>
                    </div>

                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">Outils</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">Tools</h5>
                        <ul>
                            <li>Python (NumPy, SciPy)</li>
                            <li>MATLAB / Simulink</li>
                            <li>LTSpice (Simulation Analogique)</li>
                            <li>LaTeX / Overleaf</li>
                        </ul>
                    </div>
                </div>
            </div>

        </div>
    </div>

    <!-- DATE (en dehors de .timeline-content) -->
    <div class="timeline-date">
        <span class="date">2024</span>
        <div class="timeline-dot"></div>
    </div>
</div>
