Warning (10268): Verilog HDL information at riscv.v(450): always construct contains both blocking and non-blocking assignments File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/riscv.v Line: 450
Info (10281): Verilog HDL Declaration information at riscv.v(211): object "render_start" differs only in case from object "RENDER_START" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/riscv.v Line: 211
Info (10281): Verilog HDL Declaration information at riscv.v(212): object "render_done" differs only in case from object "RENDER_DONE" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/riscv.v Line: 212
Info (10281): Verilog HDL Declaration information at vga_controller.v(10): object "switch_buffer" differs only in case from object "SWITCH_BUFFER" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/vga_controller/vga_controller.v Line: 10
Info (10281): Verilog HDL Declaration information at register_renderer.v(4): object "start" differs only in case from object "START" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/register_renderer.v Line: 4
Info (10281): Verilog HDL Declaration information at register_renderer.v(11): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/register_renderer.v Line: 11
Info (10281): Verilog HDL Declaration information at memory_renderer.v(4): object "start" differs only in case from object "START" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/memory_renderer.v Line: 4
Info (10281): Verilog HDL Declaration information at memory_renderer.v(12): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/memory_renderer.v Line: 12
