[
	{
		"original_line": "V(vd2) <+ vd_val[2];", 
		"bug_line": "V(vd2) <+ vd_val[2]",
		"error_description": "Missing semicolon at end of statement, causing syntax error when parser encounters next contribution statement without statement separator"
	},
	{
		"original_line": "tnext = tnext + tsettle;", 
		"bug_line": "tnext = tnext + tsettle",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "real    max_dnl;", 
		"bug_line": "real    max_dnl",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires all statements to end with semicolons."
	},
	{
		"original_line": "@ ( timer(tnext)) begin // at a measurement point", 
		"bug_line": "@ ( timer(tnext) begin // at a measurement point",
		"error_description": "Mismatched parentheses: Missing closing parenthesis ')' after tnext. The event control expression requires balanced parentheses."
	},
	{
		"original_line": "V(vd1) <+ vd_val[1];", 
		"bug_line": "V(vd1) <+ vd_val[1]",
		"error_description": "Missing semicolon at the end of the analog statement, causing syntax error due to unterminated expression."
	},
	{
		"original_line": "@ ( initial_step ) begin", 
		"bug_line": "@ ( initial_step  begin",
		"error_description": "Missing closing parenthesis for event control expression before 'begin' keyword"
	},
	{
		"original_line": "         vd_val[bit] = vlogic_low;", 
		"bug_line": "         vd_val[bit] = vlogic_low",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "code = `NUM_CODES  - 1;", 
		"bug_line": "code = `NUM_CODES  - 1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error where the parser expects either an operator or semicolon to terminate the expression."
	},
	{
		"original_line": "   integer code;", 
		"bug_line": "   integer code",
		"error_description": "Missing semicolon at the end of the integer variable declaration. VerilogA requires all statements to end with semicolons."
	},
	{
		"original_line": "      V(vd2) <+ vd_val[2];", 
		"bug_line": "      V(vd2) <+ vd_val[2;",
		"error_description": "Missing closing bracket ']' for array index, causing a syntax error due to unterminated array access."
	},
	{
		"original_line": "      real    width_expect;", 
		"bug_line": "      real    width_expect",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "      V(vd4) <+ vd_val[4];", 
		"bug_line": "      V(vd4) <+ vd_val[4;",
		"error_description": "Missing closing bracket for array index"
	},
	{
		"original_line": "         if (code < `NUM_CODES) begin", 
		"bug_line": "         if (code < `NUM_CODES begin",
		"error_description": "Missing closing parenthesis for the condition in the if statement, causing unbalanced parentheses."
	},
	{
		"original_line": "`define NUM_CODES 256", 
		"bug_line": "define NUM_CODES 256",
		"error_description": "Missing backtick (`) in preprocessor directive. VerilogA requires the backtick for compiler directives like `define. Without it, 'define' is interpreted as an undeclared identifier causing a syntax error."
	},
	{
		"original_line": "   real    code_vout[0:`NUM_CODES-1];", 
		"bug_line": "   real    code_vout[0:`NUM_CODES-1;",
		"error_description": "Missing closing bracket ']' in array declaration and unterminated array index range"
	},
	{
		"original_line": "   integer max_dnl_code;", 
		"bug_line": "   integer max_dnl_code",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error as all statements in Verilog-A analog blocks must terminate with semicolons."
	},
	{
		"original_line": "      V(vd2) <+ vd_val[2];", 
		"bug_line": "      V(vd2) <+ vd_val[2]",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "max_dnl_code = -1;", 
		"bug_line": "max_dnl_code = -1",
		"error_description": "Missing semicolon at end of assignment statement"
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      @ ( initial_step begin",
		"error_description": "Missing closing parenthesis for the event control expression. The event control syntax requires parentheses around the event expression, but the closing parenthesis was removed."
	},
	{
		"original_line": "V(vd1) <+ vd_val[1];", 
		"bug_line": "V(vd1) <+ vd_val[1;",
		"error_description": "Missing closing bracket ']' in array index for vd_val, causing unterminated array access syntax."
	}
]