# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_Homework1.srcs/sources_1/new/Q3.vhd"
vhdl xil_defaultlib  "../../../ECE524_Homework1.srcs/sim_Q3/new/Q3_tb.vhd"

# Do not sort compile order
nosort
