;redcode
;assert 1
	SPL 0, #-404
	CMP -205, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, @0
	SPL 0, <2
	SLT 30, 9
	ADD #-270, <0
	CMP -205, @-125
	CMP -205, @-125
	SPL 0, <2
	DJN 110, 9
	SUB @-127, 100
	CMP -205, @-125
	SPL 0, <2
	ADD 5, 90
	SUB @-127, 100
	SUB #72, @-201
	SUB -207, <-120
	SPL 0, <2
	CMP -207, <-120
	SUB @-127, 100
	SLT 112, @610
	SUB @-127, 100
	ADD 270, 61
	ADD 270, 61
	SUB @-127, 100
	SLT @0, @2
	SUB -207, <-120
	JMZ @-270, @1
	SUB @-127, 100
	ADD @-127, 100
	SUB @-127, 100
	SLT #151, <-261
	SUB 112, @610
	CMP -207, <-120
	SPL 0, #-404
	ADD #-270, <9
	ADD -207, <-120
	CMP -207, <-120
	SUB @-127, 100
	SUB -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	ADD -207, <-120
	MOV -1, <-20
	SPL 0, #-404
	ADD 270, 61
	ADD 270, 61
	SUB 2, @0
	ADD 270, 61
	ADD 270, 61
