{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648684788844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648684788845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 19:59:48 2022 " "Processing started: Wed Mar 30 19:59:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648684788845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684788845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex11 -c Ex11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex11 -c Ex11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684788845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648684789856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648684789856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm74ls153.vhd 4 1 " "Found 4 design units, including 1 entities, in source file dm74ls153.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DM74LS153-df " "Found design unit 1: DM74LS153-df" {  } { { "DM74LS153.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/DM74LS153.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DM74LS153-behv " "Found design unit 2: DM74LS153-behv" {  } { { "DM74LS153.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/DM74LS153.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DM74LS153-struct " "Found design unit 3: DM74LS153-struct" {  } { { "DM74LS153.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/DM74LS153.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804557 ""} { "Info" "ISGN_ENTITY_NAME" "1 DM74LS153 " "Found entity 1: DM74LS153" {  } { { "DM74LS153.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/DM74LS153.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684804557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-not1 " "Found design unit 1: inverter-not1" {  } { { "inverter.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/inverter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804560 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684804560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate4-and4 " "Found design unit 1: and_gate4-and4" {  } { { "and_gate4.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/and_gate4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804564 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate4 " "Found entity 1: and_gate4" {  } { { "and_gate4.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/and_gate4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684804564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate4-or4 " "Found design unit 1: or_gate4-or4" {  } { { "or_gate4.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/or_gate4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804565 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate4 " "Found entity 1: or_gate4" {  } { { "or_gate4.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/or_gate4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684804565 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1648684804568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-multi " "Found design unit 1: mux-multi" {  } { { "mux.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684804568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-behavior " "Found design unit 1: tb-behavior" {  } { { "tb.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804571 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648684804571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684804571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DM74LS153 " "Elaborating entity \"DM74LS153\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648684804692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux1\"" {  } { { "DM74LS153.vhd" "mux1" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/DM74LS153.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648684804745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter mux:mux1\|inverter:inverter_1 " "Elaborating entity \"inverter\" for hierarchy \"mux:mux1\|inverter:inverter_1\"" {  } { { "mux.vhd" "inverter_1" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/mux.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648684804784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate4 mux:mux1\|and_gate4:and_gate4_1 " "Elaborating entity \"and_gate4\" for hierarchy \"mux:mux1\|and_gate4:and_gate4_1\"" {  } { { "mux.vhd" "and_gate4_1" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/mux.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648684804807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate4 mux:mux1\|or_gate4:or_gate4_1 " "Elaborating entity \"or_gate4\" for hierarchy \"mux:mux1\|or_gate4:or_gate4_1\"" {  } { { "mux.vhd" "or_gate4_1" { Text "C:/Users/olive/Desktop/RIT/Year 2/CMPE 160/Labs/Lab11/mux.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648684804832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648684806169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648684807264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648684807264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648684807573 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648684807573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648684807573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648684807573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648684807603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 20:00:07 2022 " "Processing ended: Wed Mar 30 20:00:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648684807603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648684807603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648684807603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648684807603 ""}
