
****** PlanAhead v12.3
  **** Build 101344 by hdbuild on Sat Sep  4 00:26:34 MDT 2010
    ** Copyright 1986-1999, 2001-2010 Xilinx, Inc. All Rights Reserved.

Release 12.3 - ngc2edif M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design Lock_SD.ngc ...
WARNING:NetListWriters:298 - No output is written to Lock_SD.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cd/c[31]_GND_2_o_mux_3_OUT<25 : 7> on
   block Lock_SD is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Lock_SD.edif ...
ngc2edif: Total memory usage is 4301592 kilobytes

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\12.3\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\12.3\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\12.3\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
starting gui ...
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
