// Seed: 938262256
module module_0;
  id_1(
      .id_0(1)
  );
  assign id_2 = {id_2, id_2};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1 ^ id_2;
  assign id_4 = id_3;
  module_0();
  xnor (id_1, id_2, id_3, id_6);
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  module_0();
endmodule
