// Seed: 1387966374
module module_0;
  genvar id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd27
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  wire id_4;
  ;
  reg id_5;
  module_0 modCall_1 ();
  wire  id_6;
  logic id_7 [-1 : id_1];
  always_ff @(1) if (-1) id_5 = id_2 < -1;
  logic [1 'd0 -  1 : (  -1  )] id_8;
  assign id_5 = (-1);
  parameter id_9 = 1;
  logic id_10;
endmodule
