Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3plcdtest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3plcdtest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3plcdtest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3plcdtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\remote_sources\_\_\peripherals\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\remote_sources\_\_\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\ns3plcdtest.v" into library work
Parsing module <ns3plcdtest>.
Parsing module <genlcd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3plcdtest>.

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\ns3plcdtest.v" Line 27: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <genlcd>.
WARNING:HDLCompiler:872 - "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\ns3plcdtest.v" Line 43: Using initial value of strdata since it is never assigned

Elaborating module <pbdebounce>.

Elaborating module <clock>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3plcdtest>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\ns3plcdtest.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\ns3plcdtest.v" line 25: Output port <lcdcmd> of the instance <M0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ns3plcdtest> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_2_o_add_2_OUT> created at line 34.
    Found 24-bit 4-to-1 multiplexer for signal <_n0416> created at line 125.
    Found 4-bit 4-to-1 multiplexer for signal <_n0426> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0436> created at line 164.
    Found 4-bit 4-to-1 multiplexer for signal <_n0446> created at line 164.
    Found 24-bit 4-to-1 multiplexer for signal <_n0456> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0466> created at line 203.
    Found 24-bit 4-to-1 multiplexer for signal <_n0478> created at line 242.
    Found 4-bit 4-to-1 multiplexer for signal <_n0488> created at line 242.
    Found 24-bit 4-to-1 multiplexer for signal <_n0499> created at line 282.
    Found 4-bit 4-to-1 multiplexer for signal <_n0509> created at line 282.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred 201 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <genlcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\ns3plcdtest.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <homelcd>.
    Found 1-bit register for signal <datalcd>.
    Found 1-bit register for signal <initlcd>.
    Found 1-bit register for signal <cmdlcd>.
    Found 4-bit register for signal <gstate>.
    Found 32-bit register for signal <i>.
    Found 8-bit register for signal <lcddatin>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <resetlcd>.
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | debpb (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <i[31]_GND_3_o_sub_12_OUT> created at line 138.
    Found 8-bit subtractor for signal <n0068> created at line 121.
    Found 175-bit shifter logical right for signal <n0070> created at line 121
    Found 175-bit shifter logical left for signal <n0069> created at line 121
    Found 32-bit comparator greater for signal <GND_3_o_i[31]_LessThan_13_o> created at line 139
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <genlcd> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\remote_sources\_\_\peripherals\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 3-bit register for signal <pbshift<2:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\lcdtest\ns3plcdtest\remote_sources\_\_\peripherals\clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_5_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
# Registers                                            : 24
 1-bit register                                        : 17
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 203
 1-bit 2-to-1 multiplexer                              : 21
 24-bit 2-to-1 multiplexer                             : 42
 24-bit 4-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 4-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 95
# Logic shifters                                       : 2
 175-bit shifter logical left                          : 1
 175-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmdlcd> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 203
 1-bit 2-to-1 multiplexer                              : 21
 24-bit 2-to-1 multiplexer                             : 42
 24-bit 4-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 4-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 95
# Logic shifters                                       : 2
 175-bit shifter logical left                          : 1
 175-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdlcd> (without init value) has a constant value of 0 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M1/FSM_0> on signal <gstate[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
-------------------
WARNING:Xst:1710 - FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_0> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_1> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_2> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ns3plcdtest> ...

Optimizing unit <clplcd> ...

Optimizing unit <genlcd> ...
WARNING:Xst:2677 - Node <M0/lcdhome> of sequential type is unconnected in block <ns3plcdtest>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3plcdtest, actual ratio is 4.
FlipFlop M1/initlcd has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3plcdtest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 631
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 85
#      LUT2                        : 64
#      LUT3                        : 10
#      LUT4                        : 19
#      LUT5                        : 28
#      LUT6                        : 150
#      MUXCY                       : 119
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 125
#      FD                          : 34
#      FDE                         : 46
#      FDR                         : 37
#      FDRE                        : 5
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             125  out of  18224     0%  
 Number of Slice LUTs:                  393  out of   9112     4%  
    Number used as Logic:               393  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    398
   Number with an unused Flip Flop:     273  out of    398    68%  
   Number with an unused LUT:             5  out of    398     1%  
   Number of fully used LUT-FF pairs:   120  out of    398    30%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 121   |
M3/clk                             | NONE(M2/pbshift_2)     | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.603ns (Maximum Frequency: 86.181MHz)
   Minimum input arrival time before clock: 3.087ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.603ns (frequency: 86.181MHz)
  Total number of paths / destination ports: 1695926 / 206
-------------------------------------------------------------------------
Delay:               11.603ns (Levels of Logic = 30)
  Source:            M0/lcdcount_0 (FF)
  Destination:       M0/lcdstate_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M0/lcdcount_0 to M0/lcdstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M0/lcdcount_0 (M0/lcdcount_0)
     INV:I->O              1   0.206   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_lut<0>_INV_0 (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<0> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<1> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<2> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<3> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<4> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<5> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<6> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<7> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<8> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<9> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<10> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<11> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<12> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<13> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<14> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<15> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<16> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<17> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<18> (M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_cy<18>)
     XORCY:CI->O           4   0.180   0.788  M0/Madd_lcdcount[23]_GND_2_o_add_2_OUT_xor<19> (M0/lcdcount[23]_GND_2_o_add_2_OUT<19>)
     LUT6:I4->O            8   0.203   1.031  M0/_n1920<0>115_SW1 (N81)
     LUT6:I3->O           20   0.205   1.093  M0/_n1920<0>115 (M0/_n1920<0>11)
     LUT6:I5->O            1   0.205   0.580  M0/Mmux__n03711111 (M0/Mmux__n0371111)
     LUT6:I5->O           17   0.205   1.028  M0/Mmux__n03711112 (M0/lcdstate[3]_lcdstate[3]_mux_33_OUT<1>)
     LUT6:I5->O            7   0.205   0.878  M0/Mmux__n038013 (M0/_n0380<20>)
     LUT6:I4->O            3   0.203   0.755  M0/_n2258<0>1 (M0/_n2258)
     LUT6:I4->O           16   0.203   1.005  M0/Mmux__n03921103 (M0/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>)
     LUT5:I4->O            1   0.205   0.580  M0/Mmux__n0352110_SW1 (N33)
     LUT6:I5->O            1   0.205   0.000  M0/Mmux__n0352110 (M0/lcdstate[3]_lcdstate[3]_mux_131_OUT<0>)
     FD:D                      0.102          M0/lcdstate_0
    ----------------------------------------
    Total                     11.603ns (3.288ns logic, 8.315ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M3/clk'
  Clock period: 2.540ns (frequency: 393.685MHz)
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Delay:               2.540ns (Levels of Logic = 1)
  Source:            M2/pbshift_1 (FF)
  Destination:       M2/pbreg (FF)
  Source Clock:      M3/clk rising
  Destination Clock: M3/clk rising

  Data Path: M2/pbshift_1 to M2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  M2/pbshift_1 (M2/pbshift_1)
     LUT4:I1->O            1   0.205   0.579  M2/_n00181 (M2/_n0018)
     FDR:R                     0.430          M2/pbreg
    ----------------------------------------
    Total                      2.540ns (1.082ns logic, 1.458ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M3/clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.087ns (Levels of Logic = 2)
  Source:            BTNR (PAD)
  Destination:       M2/pbreg (FF)
  Destination Clock: M3/clk rising

  Data Path: BTNR to M2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  BTNR_IBUF (BTNR_IBUF)
     LUT4:I3->O            1   0.205   0.579  M2/_n00181 (M2/_n0018)
     FDR:R                     0.430          M2/pbreg
    ----------------------------------------
    Total                      3.087ns (1.857ns logic, 1.230ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M0/rslcd (FF)
  Destination:       JD7 (PAD)
  Source Clock:      CLK rising

  Data Path: M0/rslcd to JD7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M0/rslcd (M0/rslcd)
     OBUF:I->O                 2.571          JD7_OBUF (JD7)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.603|         |         |         |
M3/clk         |    3.384|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M3/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M3/clk         |    2.540|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.09 secs
 
--> 

Total memory usage is 198828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

