0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/FA_CASE.v,1732866379,verilog,,,,FA_CASE,,,,,,,,
C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/FA_GATE.v,1732867130,verilog,,C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/RPA_4bit.v,,FA_GATE,,,,,,,,
C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/MUX_2x1_DATAFLOW.v,1732874237,verilog,,,,MUX_2x1_DATAFLOW,,,,,,,,
C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/MUX_2x1_GATE.v,1732873738,verilog,,C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/MUX_4x1_GATE.v,,MUX_2x1_GATE,,,,,,,,
C:/Users/Sreeram/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/MUX_4x1_GATE.v,1732940867,verilog,,,,MUX_4x1_GATE,,,,,,,,
