{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1559029763685 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment1 EP2S90F1020I4 " "Selected device EP2S90F1020I4 for design \"experiment1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559029763750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559029763841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559029763841 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "pll:pll200M\|altpll:altpll_component\|pll Enhanced PLL " "Implemented PLL \"pll:pll200M\|altpll:altpll_component\|pll\" as Enhanced PLL type, but with critical warnings" { { "Critical Warning" "WCUT_PLL_HAS_HIGH_COMP_VARIATION" "pll:pll200M\|altpll:altpll_component\|pll " "PLL \"pll:pll200M\|altpll:altpll_component\|pll\" has settings that may result in high compensation variability" {  } { { "altpll.tdf" "" { Text "d:/quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 1 15526 "PLL \"%1!s!\" has settings that may result in high compensation variability" 0 0 "Quartus II" 0 -1 1559029764281 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll200M\|altpll:altpll_component\|_clk0 20 1 0 0 " "Implementing clock multiplication of 20, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll200M\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559029764281 ""}  } { { "altpll.tdf" "" { Text "d:/quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1559029764281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559029764414 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "HC230F1020I " "Device HC230F1020I is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C4 " "Device EP2S60F1020C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020I4 " "Device EP2S60F1020I4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C4ES " "Device EP2S60F1020C4ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C4 " "Device EP2S90F1020C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1020C4 " "Device EP2S130F1020C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1020I4 " "Device EP2S130F1020I4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C4 " "Device EP2S180F1020C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020I4 " "Device EP2S180F1020I4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559029768268 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559029768268 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Pin ~DATA0~ is reserved at location H19" {  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 3553 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559029768288 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559029768288 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559029768349 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559029769313 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559029770358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559029770358 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559029770358 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559029770358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment1.sdc " "Synopsys Design Constraints File file not found: 'experiment1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559029770584 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk100 " "Node: clk100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559029770618 "|experiment1|clk100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559029770619 "|experiment1|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll200M\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll200M\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1559029770739 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1559029770739 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559029770740 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559029770741 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559029770741 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559029770741 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559029770741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll200M\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_12) " "Automatically promoted node pll:pll200M\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_12)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""}  } { { "altpll.tdf" "" { Text "d:/quartus13/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll200M|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559029771090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk100  " "Automatically promoted node clk100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk100~0 " "Destination node clk100~0" {  } { { "experiment1.v" "" { Text "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/experiment1.v" 23 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "da_clk " "Destination node da_clk" {  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { da_clk } } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "da_clk" } } } } { "experiment1.v" "" { Text "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/experiment1.v" 5 0 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad_clk " "Destination node ad_clk" {  } { { "d:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13/quartus/bin64/pin_planner.ppl" { ad_clk } } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_clk" } } } } { "experiment1.v" "" { Text "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/experiment1.v" 6 0 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 1640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 1681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[24\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[24\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 1664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[24\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[24\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 1705 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559029771090 ""}  } { { "experiment1.v" "" { Text "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/experiment1.v" 23 0 0 } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk100" } } } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559029771090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559029771134 ""}  } { { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559029771134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559029771147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 628 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559029771147 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 1620 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559029771147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559029771165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 2086 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559029771165 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559029771165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559029771172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 710 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559029771172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559029771172 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559029771172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559029771869 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559029771874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559029771875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559029771883 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559029771888 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559029771892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559029771892 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559029771895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559029771899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559029771903 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559029771903 ""}
{ "Critical Warning" "WCUT_PLL_HAS_HIGH_COMP_VARIATION" "pll:pll200M\|altpll:altpll_component\|pll " "PLL \"pll:pll200M\|altpll:altpll_component\|pll\" has settings that may result in high compensation variability" {  } { { "altpll.tdf" "" { Text "d:/quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 1 15526 "PLL \"%1!s!\" has settings that may result in high compensation variability" 0 0 "Fitter" 0 -1 1559029772139 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559029772177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559029778870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559029779751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559029779797 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559029781340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559029781340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559029781672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559029786561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559029786561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559029787549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559029787559 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1559029787559 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559029787559 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559029787784 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559029787818 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_clk 0 " "Pin \"da_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad_clk 0 " "Pin \"ad_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sleep_dac 0 " "Pin \"sleep_dac\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwdn_dac 0 " "Pin \"pwdn_dac\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[0\] 0 " "Pin \"da_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[1\] 0 " "Pin \"da_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[2\] 0 " "Pin \"da_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[3\] 0 " "Pin \"da_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[4\] 0 " "Pin \"da_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[5\] 0 " "Pin \"da_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[6\] 0 " "Pin \"da_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[7\] 0 " "Pin \"da_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[8\] 0 " "Pin \"da_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[9\] 0 " "Pin \"da_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[10\] 0 " "Pin \"da_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[11\] 0 " "Pin \"da_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[12\] 0 " "Pin \"da_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "da_out\[13\] 0 " "Pin \"da_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559029787833 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559029787833 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559029788736 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559029788949 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559029789955 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559029793573 ""}
{ "Critical Warning" "WCUT_PLL_HAS_HIGH_COMP_VARIATION" "pll:pll200M\|altpll:altpll_component\|pll " "PLL \"pll:pll200M\|altpll:altpll_component\|pll\" has settings that may result in high compensation variability" {  } { { "altpll.tdf" "" { Text "d:/quartus13/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 1 15526 "PLL \"%1!s!\" has settings that may result in high compensation variability" 0 0 "Fitter" 0 -1 1559029794239 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559029794336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/output_files/experiment1.fit.smsg " "Generated suppressed messages file G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/output_files/experiment1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559029795408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5456 " "Peak virtual memory: 5456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559029796484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 15:49:56 2019 " "Processing ended: Tue May 28 15:49:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559029796484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559029796484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559029796484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559029796484 ""}
