%% Zoottelkeeper: Beginning of the autogenerated index file list  %%
- ğŸ“„ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/[book] Verilogé«˜çº§æ•°å­—|[book] Verilogé«˜çº§æ•°å­—]]
- ğŸ“„ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/book - SV for design|book - SV for design]]
- ğŸ“„ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/book - svéªŒè¯ æµ‹è¯•å¹³å°|book - svéªŒè¯ æµ‹è¯•å¹³å°]]
- ğŸ“„ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/book - Synthesizing SystemVerilog|book - Synthesizing SystemVerilog]]
- ğŸ“„ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/note - SV éªŒè¯|note - SV éªŒè¯]]
- ğŸ“„ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/note - svlang|note - svlang]]
- ğŸ“„ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/note - veriloglang|note - veriloglang]]
- ğŸ—‚ï¸ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/assets/assets|assets]]
- ğŸ—‚ï¸ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/UVM/UVM|UVM]]
%% Zoottelkeeper: End of the autogenerated index file list  %%
