<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p299" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_299{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_299{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_299{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_299{left:82px;bottom:979px;letter-spacing:-0.16px;}
#t5_299{left:139px;bottom:979px;letter-spacing:-0.16px;}
#t6_299{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_299{left:432px;bottom:979px;letter-spacing:-0.13px;}
#t8_299{left:526px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t9_299{left:708px;bottom:979px;}
#ta_299{left:712px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_299{left:526px;bottom:962px;letter-spacing:-0.12px;}
#tc_299{left:683px;bottom:962px;}
#td_299{left:687px;bottom:962px;letter-spacing:-0.12px;}
#te_299{left:526px;bottom:941px;letter-spacing:-0.12px;}
#tf_299{left:526px;bottom:924px;letter-spacing:-0.12px;}
#tg_299{left:82px;bottom:955px;letter-spacing:-0.16px;}
#th_299{left:139px;bottom:955px;letter-spacing:-0.16px;}
#ti_299{left:190px;bottom:955px;letter-spacing:-0.15px;}
#tj_299{left:432px;bottom:955px;letter-spacing:-0.12px;}
#tk_299{left:82px;bottom:930px;letter-spacing:-0.14px;}
#tl_299{left:139px;bottom:930px;letter-spacing:-0.16px;}
#tm_299{left:190px;bottom:930px;letter-spacing:-0.15px;}
#tn_299{left:432px;bottom:930px;letter-spacing:-0.13px;}
#to_299{left:82px;bottom:906px;letter-spacing:-0.16px;}
#tp_299{left:139px;bottom:906px;letter-spacing:-0.16px;}
#tq_299{left:190px;bottom:906px;letter-spacing:-0.14px;}
#tr_299{left:432px;bottom:906px;letter-spacing:-0.12px;}
#ts_299{left:83px;bottom:878px;letter-spacing:-0.16px;}
#tt_299{left:139px;bottom:878px;letter-spacing:-0.16px;}
#tu_299{left:190px;bottom:878px;letter-spacing:-0.14px;}
#tv_299{left:432px;bottom:878px;letter-spacing:-0.13px;}
#tw_299{left:526px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tx_299{left:708px;bottom:878px;}
#ty_299{left:712px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_299{left:526px;bottom:862px;letter-spacing:-0.12px;}
#t10_299{left:683px;bottom:861px;}
#t11_299{left:687px;bottom:862px;letter-spacing:-0.12px;}
#t12_299{left:526px;bottom:840px;letter-spacing:-0.12px;}
#t13_299{left:526px;bottom:823px;letter-spacing:-0.12px;}
#t14_299{left:82px;bottom:854px;letter-spacing:-0.17px;}
#t15_299{left:139px;bottom:854px;letter-spacing:-0.16px;}
#t16_299{left:190px;bottom:854px;letter-spacing:-0.15px;}
#t17_299{left:432px;bottom:854px;letter-spacing:-0.13px;}
#t18_299{left:83px;bottom:830px;letter-spacing:-0.16px;}
#t19_299{left:139px;bottom:830px;letter-spacing:-0.16px;}
#t1a_299{left:190px;bottom:830px;letter-spacing:-0.15px;}
#t1b_299{left:432px;bottom:830px;letter-spacing:-0.13px;}
#t1c_299{left:83px;bottom:805px;letter-spacing:-0.16px;}
#t1d_299{left:139px;bottom:805px;letter-spacing:-0.16px;}
#t1e_299{left:190px;bottom:805px;letter-spacing:-0.14px;}
#t1f_299{left:432px;bottom:805px;letter-spacing:-0.12px;}
#t1g_299{left:82px;bottom:778px;letter-spacing:-0.16px;}
#t1h_299{left:139px;bottom:778px;letter-spacing:-0.16px;}
#t1i_299{left:190px;bottom:778px;letter-spacing:-0.14px;}
#t1j_299{left:432px;bottom:778px;letter-spacing:-0.13px;}
#t1k_299{left:526px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_299{left:708px;bottom:777px;}
#t1m_299{left:712px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_299{left:526px;bottom:761px;letter-spacing:-0.12px;}
#t1o_299{left:683px;bottom:760px;}
#t1p_299{left:687px;bottom:761px;letter-spacing:-0.12px;}
#t1q_299{left:526px;bottom:739px;letter-spacing:-0.12px;}
#t1r_299{left:526px;bottom:723px;letter-spacing:-0.12px;}
#t1s_299{left:82px;bottom:753px;letter-spacing:-0.16px;}
#t1t_299{left:139px;bottom:753px;letter-spacing:-0.16px;}
#t1u_299{left:190px;bottom:753px;letter-spacing:-0.15px;}
#t1v_299{left:432px;bottom:753px;letter-spacing:-0.12px;}
#t1w_299{left:82px;bottom:729px;letter-spacing:-0.16px;}
#t1x_299{left:139px;bottom:729px;letter-spacing:-0.16px;}
#t1y_299{left:190px;bottom:729px;letter-spacing:-0.15px;}
#t1z_299{left:432px;bottom:729px;letter-spacing:-0.13px;}
#t20_299{left:82px;bottom:704px;letter-spacing:-0.16px;}
#t21_299{left:139px;bottom:704px;letter-spacing:-0.16px;}
#t22_299{left:190px;bottom:704px;letter-spacing:-0.14px;}
#t23_299{left:432px;bottom:704px;letter-spacing:-0.12px;}
#t24_299{left:82px;bottom:677px;letter-spacing:-0.16px;}
#t25_299{left:139px;bottom:677px;letter-spacing:-0.16px;}
#t26_299{left:190px;bottom:677px;letter-spacing:-0.14px;}
#t27_299{left:432px;bottom:677px;letter-spacing:-0.13px;}
#t28_299{left:526px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t29_299{left:708px;bottom:676px;}
#t2a_299{left:712px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_299{left:526px;bottom:660px;letter-spacing:-0.12px;}
#t2c_299{left:683px;bottom:659px;}
#t2d_299{left:687px;bottom:660px;letter-spacing:-0.12px;}
#t2e_299{left:526px;bottom:639px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t2f_299{left:526px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t2g_299{left:526px;bottom:605px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_299{left:82px;bottom:652px;letter-spacing:-0.16px;}
#t2i_299{left:139px;bottom:652px;letter-spacing:-0.16px;}
#t2j_299{left:190px;bottom:652px;letter-spacing:-0.15px;}
#t2k_299{left:432px;bottom:652px;letter-spacing:-0.12px;}
#t2l_299{left:82px;bottom:628px;letter-spacing:-0.16px;}
#t2m_299{left:139px;bottom:628px;letter-spacing:-0.16px;}
#t2n_299{left:190px;bottom:628px;letter-spacing:-0.15px;}
#t2o_299{left:432px;bottom:628px;letter-spacing:-0.13px;}
#t2p_299{left:82px;bottom:603px;letter-spacing:-0.16px;}
#t2q_299{left:139px;bottom:603px;letter-spacing:-0.16px;}
#t2r_299{left:190px;bottom:603px;letter-spacing:-0.14px;}
#t2s_299{left:432px;bottom:603px;letter-spacing:-0.12px;}
#t2t_299{left:82px;bottom:579px;letter-spacing:-0.16px;}
#t2u_299{left:139px;bottom:579px;letter-spacing:-0.16px;}
#t2v_299{left:190px;bottom:579px;letter-spacing:-0.14px;}
#t2w_299{left:432px;bottom:579px;letter-spacing:-0.13px;}
#t2x_299{left:526px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2y_299{left:708px;bottom:578px;}
#t2z_299{left:712px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_299{left:526px;bottom:562px;letter-spacing:-0.12px;}
#t31_299{left:683px;bottom:561px;}
#t32_299{left:687px;bottom:562px;letter-spacing:-0.12px;}
#t33_299{left:526px;bottom:541px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t34_299{left:526px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t35_299{left:526px;bottom:507px;letter-spacing:-0.13px;}
#t36_299{left:82px;bottom:554px;letter-spacing:-0.16px;}
#t37_299{left:139px;bottom:554px;letter-spacing:-0.16px;}
#t38_299{left:190px;bottom:554px;letter-spacing:-0.15px;}
#t39_299{left:432px;bottom:554px;letter-spacing:-0.12px;}
#t3a_299{left:82px;bottom:530px;letter-spacing:-0.14px;}
#t3b_299{left:139px;bottom:530px;letter-spacing:-0.16px;}
#t3c_299{left:190px;bottom:530px;letter-spacing:-0.15px;}
#t3d_299{left:432px;bottom:530px;letter-spacing:-0.13px;}
#t3e_299{left:82px;bottom:506px;letter-spacing:-0.16px;}
#t3f_299{left:139px;bottom:506px;letter-spacing:-0.16px;}
#t3g_299{left:190px;bottom:506px;letter-spacing:-0.14px;}
#t3h_299{left:432px;bottom:506px;letter-spacing:-0.12px;}
#t3i_299{left:83px;bottom:481px;letter-spacing:-0.16px;}
#t3j_299{left:139px;bottom:481px;letter-spacing:-0.16px;}
#t3k_299{left:190px;bottom:481px;letter-spacing:-0.14px;}
#t3l_299{left:432px;bottom:481px;letter-spacing:-0.13px;}
#t3m_299{left:526px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t3n_299{left:708px;bottom:480px;}
#t3o_299{left:712px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3p_299{left:526px;bottom:464px;letter-spacing:-0.12px;}
#t3q_299{left:683px;bottom:464px;}
#t3r_299{left:687px;bottom:464px;letter-spacing:-0.12px;}
#t3s_299{left:526px;bottom:443px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t3t_299{left:526px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t3u_299{left:526px;bottom:409px;letter-spacing:-0.13px;}
#t3v_299{left:82px;bottom:457px;letter-spacing:-0.17px;}
#t3w_299{left:139px;bottom:457px;letter-spacing:-0.16px;}
#t3x_299{left:190px;bottom:457px;letter-spacing:-0.15px;}
#t3y_299{left:432px;bottom:457px;letter-spacing:-0.13px;}
#t3z_299{left:83px;bottom:432px;letter-spacing:-0.16px;}
#t40_299{left:139px;bottom:432px;letter-spacing:-0.16px;}
#t41_299{left:190px;bottom:432px;letter-spacing:-0.15px;}
#t42_299{left:432px;bottom:432px;letter-spacing:-0.13px;}
#t43_299{left:83px;bottom:408px;letter-spacing:-0.16px;}
#t44_299{left:139px;bottom:408px;letter-spacing:-0.16px;}
#t45_299{left:190px;bottom:408px;letter-spacing:-0.14px;}
#t46_299{left:432px;bottom:408px;letter-spacing:-0.12px;}
#t47_299{left:82px;bottom:383px;letter-spacing:-0.16px;}
#t48_299{left:139px;bottom:383px;letter-spacing:-0.16px;}
#t49_299{left:190px;bottom:383px;letter-spacing:-0.14px;}
#t4a_299{left:432px;bottom:383px;letter-spacing:-0.13px;}
#t4b_299{left:526px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t4c_299{left:708px;bottom:383px;}
#t4d_299{left:712px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4e_299{left:526px;bottom:367px;letter-spacing:-0.12px;}
#t4f_299{left:683px;bottom:366px;}
#t4g_299{left:687px;bottom:367px;letter-spacing:-0.12px;}
#t4h_299{left:526px;bottom:345px;letter-spacing:-0.12px;}
#t4i_299{left:526px;bottom:328px;letter-spacing:-0.12px;}
#t4j_299{left:82px;bottom:359px;letter-spacing:-0.16px;}
#t4k_299{left:139px;bottom:359px;letter-spacing:-0.16px;}
#t4l_299{left:190px;bottom:359px;letter-spacing:-0.15px;}
#t4m_299{left:432px;bottom:359px;letter-spacing:-0.12px;}
#t4n_299{left:82px;bottom:334px;letter-spacing:-0.16px;}
#t4o_299{left:139px;bottom:334px;letter-spacing:-0.16px;}
#t4p_299{left:190px;bottom:334px;letter-spacing:-0.15px;}
#t4q_299{left:432px;bottom:334px;letter-spacing:-0.13px;}
#t4r_299{left:82px;bottom:310px;letter-spacing:-0.16px;}
#t4s_299{left:139px;bottom:310px;letter-spacing:-0.16px;}
#t4t_299{left:190px;bottom:310px;letter-spacing:-0.14px;}
#t4u_299{left:432px;bottom:310px;letter-spacing:-0.12px;}
#t4v_299{left:82px;bottom:286px;letter-spacing:-0.16px;}
#t4w_299{left:139px;bottom:286px;letter-spacing:-0.16px;}
#t4x_299{left:190px;bottom:286px;letter-spacing:-0.14px;}
#t4y_299{left:432px;bottom:286px;letter-spacing:-0.13px;}
#t4z_299{left:526px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t50_299{left:708px;bottom:285px;}
#t51_299{left:712px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t52_299{left:526px;bottom:269px;letter-spacing:-0.12px;}
#t53_299{left:683px;bottom:268px;}
#t54_299{left:687px;bottom:269px;letter-spacing:-0.12px;}
#t55_299{left:526px;bottom:247px;letter-spacing:-0.12px;}
#t56_299{left:526px;bottom:231px;letter-spacing:-0.12px;}
#t57_299{left:82px;bottom:261px;letter-spacing:-0.16px;}
#t58_299{left:139px;bottom:261px;letter-spacing:-0.16px;}
#t59_299{left:190px;bottom:261px;letter-spacing:-0.15px;}
#t5a_299{left:432px;bottom:261px;letter-spacing:-0.12px;}
#t5b_299{left:82px;bottom:237px;letter-spacing:-0.16px;}
#t5c_299{left:139px;bottom:237px;letter-spacing:-0.16px;}
#t5d_299{left:190px;bottom:237px;letter-spacing:-0.15px;}
#t5e_299{left:432px;bottom:237px;letter-spacing:-0.13px;}
#t5f_299{left:82px;bottom:212px;letter-spacing:-0.16px;}
#t5g_299{left:139px;bottom:212px;letter-spacing:-0.16px;}
#t5h_299{left:190px;bottom:212px;letter-spacing:-0.14px;}
#t5i_299{left:432px;bottom:212px;letter-spacing:-0.12px;}
#t5j_299{left:83px;bottom:188px;letter-spacing:-0.16px;}
#t5k_299{left:139px;bottom:188px;letter-spacing:-0.16px;}
#t5l_299{left:190px;bottom:188px;letter-spacing:-0.14px;}
#t5m_299{left:432px;bottom:188px;letter-spacing:-0.12px;}
#t5n_299{left:526px;bottom:188px;letter-spacing:-0.12px;}
#t5o_299{left:190px;bottom:163px;}
#t5p_299{left:526px;bottom:163px;letter-spacing:-0.11px;}
#t5q_299{left:526px;bottom:147px;letter-spacing:-0.12px;}
#t5r_299{left:190px;bottom:122px;letter-spacing:-0.14px;}
#t5s_299{left:526px;bottom:122px;letter-spacing:-0.14px;}
#t5t_299{left:150px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t5u_299{left:236px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t5v_299{left:303px;bottom:1068px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t5w_299{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t5x_299{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t5y_299{left:224px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5z_299{left:454px;bottom:1028px;letter-spacing:-0.15px;}
#t60_299{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t61_299{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t62_299{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_299{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_299{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_299{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_299{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_299{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_299{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts299" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg299Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg299" style="-webkit-user-select: none;"><object width="935" height="1210" data="299/299.svg" type="image/svg+xml" id="pdf299" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_299" class="t s1_299">Vol. 4 </span><span id="t2_299" class="t s1_299">2-283 </span>
<span id="t3_299" class="t s2_299">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_299" class="t s3_299">438H </span><span id="t5_299" class="t s3_299">1080 </span><span id="t6_299" class="t s3_299">IA32_MC14_CTL </span><span id="t7_299" class="t s3_299">Package </span><span id="t8_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="t9_299" class="t s4_299">i</span><span id="ta_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="tb_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="tc_299" class="t s4_299">i</span><span id="td_299" class="t s3_299">_MISC MSRs.” </span>
<span id="te_299" class="t s3_299">Banks MC9 through MC 16 report MC errors from each </span>
<span id="tf_299" class="t s3_299">channel of the integrated memory controllers. </span>
<span id="tg_299" class="t s3_299">439H </span><span id="th_299" class="t s3_299">1081 </span><span id="ti_299" class="t s3_299">IA32_MC14_STATUS </span><span id="tj_299" class="t s3_299">Package </span>
<span id="tk_299" class="t s3_299">43AH </span><span id="tl_299" class="t s3_299">1082 </span><span id="tm_299" class="t s3_299">IA32_MC14_ADDR </span><span id="tn_299" class="t s3_299">Package </span>
<span id="to_299" class="t s3_299">43BH </span><span id="tp_299" class="t s3_299">1083 </span><span id="tq_299" class="t s3_299">IA32_MC14_MISC </span><span id="tr_299" class="t s3_299">Package </span>
<span id="ts_299" class="t s3_299">43CH </span><span id="tt_299" class="t s3_299">1084 </span><span id="tu_299" class="t s3_299">IA32_MC15_CTL </span><span id="tv_299" class="t s3_299">Package </span><span id="tw_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="tx_299" class="t s4_299">i</span><span id="ty_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="tz_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="t10_299" class="t s4_299">i</span><span id="t11_299" class="t s3_299">_MISC MSRs.” </span>
<span id="t12_299" class="t s3_299">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t13_299" class="t s3_299">channel of the integrated memory controllers. </span>
<span id="t14_299" class="t s3_299">43DH </span><span id="t15_299" class="t s3_299">1085 </span><span id="t16_299" class="t s3_299">IA32_MC15_STATUS </span><span id="t17_299" class="t s3_299">Package </span>
<span id="t18_299" class="t s3_299">43EH </span><span id="t19_299" class="t s3_299">1086 </span><span id="t1a_299" class="t s3_299">IA32_MC15_ADDR </span><span id="t1b_299" class="t s3_299">Package </span>
<span id="t1c_299" class="t s3_299">43FH </span><span id="t1d_299" class="t s3_299">1087 </span><span id="t1e_299" class="t s3_299">IA32_MC15_MISC </span><span id="t1f_299" class="t s3_299">Package </span>
<span id="t1g_299" class="t s3_299">440H </span><span id="t1h_299" class="t s3_299">1088 </span><span id="t1i_299" class="t s3_299">IA32_MC16_CTL </span><span id="t1j_299" class="t s3_299">Package </span><span id="t1k_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="t1l_299" class="t s4_299">i</span><span id="t1m_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="t1n_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="t1o_299" class="t s4_299">i</span><span id="t1p_299" class="t s3_299">_MISC MSRs.” </span>
<span id="t1q_299" class="t s3_299">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t1r_299" class="t s3_299">channel of the integrated memory controllers. </span>
<span id="t1s_299" class="t s3_299">441H </span><span id="t1t_299" class="t s3_299">1089 </span><span id="t1u_299" class="t s3_299">IA32_MC16_STATUS </span><span id="t1v_299" class="t s3_299">Package </span>
<span id="t1w_299" class="t s3_299">442H </span><span id="t1x_299" class="t s3_299">1090 </span><span id="t1y_299" class="t s3_299">IA32_MC16_ADDR </span><span id="t1z_299" class="t s3_299">Package </span>
<span id="t20_299" class="t s3_299">443H </span><span id="t21_299" class="t s3_299">1091 </span><span id="t22_299" class="t s3_299">IA32_MC16_MISC </span><span id="t23_299" class="t s3_299">Package </span>
<span id="t24_299" class="t s3_299">444H </span><span id="t25_299" class="t s3_299">1092 </span><span id="t26_299" class="t s3_299">IA32_MC17_CTL </span><span id="t27_299" class="t s3_299">Package </span><span id="t28_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="t29_299" class="t s4_299">i</span><span id="t2a_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="t2b_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="t2c_299" class="t s4_299">i</span><span id="t2d_299" class="t s3_299">_MISC MSRs.” </span>
<span id="t2e_299" class="t s3_299">Bank MC17 reports MC errors from the following pair of </span>
<span id="t2f_299" class="t s3_299">CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, </span>
<span id="t2g_299" class="t s3_299">CBo9, CBo12, CBo15. </span>
<span id="t2h_299" class="t s3_299">445H </span><span id="t2i_299" class="t s3_299">1093 </span><span id="t2j_299" class="t s3_299">IA32_MC17_STATUS </span><span id="t2k_299" class="t s3_299">Package </span>
<span id="t2l_299" class="t s3_299">446H </span><span id="t2m_299" class="t s3_299">1094 </span><span id="t2n_299" class="t s3_299">IA32_MC17_ADDR </span><span id="t2o_299" class="t s3_299">Package </span>
<span id="t2p_299" class="t s3_299">447H </span><span id="t2q_299" class="t s3_299">1095 </span><span id="t2r_299" class="t s3_299">IA32_MC17_MISC </span><span id="t2s_299" class="t s3_299">Package </span>
<span id="t2t_299" class="t s3_299">448H </span><span id="t2u_299" class="t s3_299">1096 </span><span id="t2v_299" class="t s3_299">IA32_MC18_CTL </span><span id="t2w_299" class="t s3_299">Package </span><span id="t2x_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="t2y_299" class="t s4_299">i</span><span id="t2z_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="t30_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="t31_299" class="t s4_299">i</span><span id="t32_299" class="t s3_299">_MISC MSRs.” </span>
<span id="t33_299" class="t s3_299">Bank MC18 reports MC errors from the following pair of </span>
<span id="t34_299" class="t s3_299">CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, </span>
<span id="t35_299" class="t s3_299">CBo10, CBo13, CBo16. </span>
<span id="t36_299" class="t s3_299">449H </span><span id="t37_299" class="t s3_299">1097 </span><span id="t38_299" class="t s3_299">IA32_MC18_STATUS </span><span id="t39_299" class="t s3_299">Package </span>
<span id="t3a_299" class="t s3_299">44AH </span><span id="t3b_299" class="t s3_299">1098 </span><span id="t3c_299" class="t s3_299">IA32_MC18_ADDR </span><span id="t3d_299" class="t s3_299">Package </span>
<span id="t3e_299" class="t s3_299">44BH </span><span id="t3f_299" class="t s3_299">1099 </span><span id="t3g_299" class="t s3_299">IA32_MC18_MISC </span><span id="t3h_299" class="t s3_299">Package </span>
<span id="t3i_299" class="t s3_299">44CH </span><span id="t3j_299" class="t s3_299">1100 </span><span id="t3k_299" class="t s3_299">IA32_MC19_CTL </span><span id="t3l_299" class="t s3_299">Package </span><span id="t3m_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="t3n_299" class="t s4_299">i</span><span id="t3o_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="t3p_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="t3q_299" class="t s4_299">i</span><span id="t3r_299" class="t s3_299">_MISC MSRs.” </span>
<span id="t3s_299" class="t s3_299">Bank MC19 reports MC errors from the following pair of </span>
<span id="t3t_299" class="t s3_299">CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, </span>
<span id="t3u_299" class="t s3_299">CBo11, CBo14, CBo17. </span>
<span id="t3v_299" class="t s3_299">44DH </span><span id="t3w_299" class="t s3_299">1101 </span><span id="t3x_299" class="t s3_299">IA32_MC19_STATUS </span><span id="t3y_299" class="t s3_299">Package </span>
<span id="t3z_299" class="t s3_299">44EH </span><span id="t40_299" class="t s3_299">1102 </span><span id="t41_299" class="t s3_299">IA32_MC19_ADDR </span><span id="t42_299" class="t s3_299">Package </span>
<span id="t43_299" class="t s3_299">44FH </span><span id="t44_299" class="t s3_299">1103 </span><span id="t45_299" class="t s3_299">IA32_MC19_MISC </span><span id="t46_299" class="t s3_299">Package </span>
<span id="t47_299" class="t s3_299">450H </span><span id="t48_299" class="t s3_299">1104 </span><span id="t49_299" class="t s3_299">IA32_MC20_CTL </span><span id="t4a_299" class="t s3_299">Package </span><span id="t4b_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="t4c_299" class="t s4_299">i</span><span id="t4d_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="t4e_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="t4f_299" class="t s4_299">i</span><span id="t4g_299" class="t s3_299">_MISC MSRs.” </span>
<span id="t4h_299" class="t s3_299">Bank MC20 reports MC errors from the Intel QPI 1 </span>
<span id="t4i_299" class="t s3_299">module. </span>
<span id="t4j_299" class="t s3_299">451H </span><span id="t4k_299" class="t s3_299">1105 </span><span id="t4l_299" class="t s3_299">IA32_MC20_STATUS </span><span id="t4m_299" class="t s3_299">Package </span>
<span id="t4n_299" class="t s3_299">452H </span><span id="t4o_299" class="t s3_299">1106 </span><span id="t4p_299" class="t s3_299">IA32_MC20_ADDR </span><span id="t4q_299" class="t s3_299">Package </span>
<span id="t4r_299" class="t s3_299">453H </span><span id="t4s_299" class="t s3_299">1107 </span><span id="t4t_299" class="t s3_299">IA32_MC20_MISC </span><span id="t4u_299" class="t s3_299">Package </span>
<span id="t4v_299" class="t s3_299">454H </span><span id="t4w_299" class="t s3_299">1108 </span><span id="t4x_299" class="t s3_299">IA32_MC21_CTL </span><span id="t4y_299" class="t s3_299">Package </span><span id="t4z_299" class="t s3_299">See Section 16.3.2.1, “IA32_MC</span><span id="t50_299" class="t s4_299">i</span><span id="t51_299" class="t s3_299">_CTL MSRs,” through </span>
<span id="t52_299" class="t s3_299">Section 16.3.2.4, “IA32_MC</span><span id="t53_299" class="t s4_299">i</span><span id="t54_299" class="t s3_299">_MISC MSRs.” </span>
<span id="t55_299" class="t s3_299">Bank MC21 reports MC errors from the Intel QPI 2 </span>
<span id="t56_299" class="t s3_299">module. </span>
<span id="t57_299" class="t s3_299">455H </span><span id="t58_299" class="t s3_299">1109 </span><span id="t59_299" class="t s3_299">IA32_MC21_STATUS </span><span id="t5a_299" class="t s3_299">Package </span>
<span id="t5b_299" class="t s3_299">456H </span><span id="t5c_299" class="t s3_299">1110 </span><span id="t5d_299" class="t s3_299">IA32_MC21_ADDR </span><span id="t5e_299" class="t s3_299">Package </span>
<span id="t5f_299" class="t s3_299">457H </span><span id="t5g_299" class="t s3_299">1111 </span><span id="t5h_299" class="t s3_299">IA32_MC21_MISC </span><span id="t5i_299" class="t s3_299">Package </span>
<span id="t5j_299" class="t s3_299">C81H </span><span id="t5k_299" class="t s3_299">3201 </span><span id="t5l_299" class="t s3_299">IA32_L3_QOS_CFG </span><span id="t5m_299" class="t s3_299">Package </span><span id="t5n_299" class="t s3_299">Cache Allocation Technology Configuration (R/W) </span>
<span id="t5o_299" class="t s3_299">0 </span><span id="t5p_299" class="t s3_299">CAT Enable. Set 1 to enable Cache Allocation </span>
<span id="t5q_299" class="t s3_299">Technology. </span>
<span id="t5r_299" class="t s3_299">63:1 </span><span id="t5s_299" class="t s3_299">Reserved </span>
<span id="t5t_299" class="t s5_299">Table 2-38. </span><span id="t5u_299" class="t s5_299">Additional MSRs Supported by Intel® Xeon® Processors with a CPUID Signature </span>
<span id="t5v_299" class="t s5_299">DisplayFamily_DisplayModel Value of 06_4FH </span>
<span id="t5w_299" class="t s6_299">Register </span>
<span id="t5x_299" class="t s6_299">Address </span><span id="t5y_299" class="t s6_299">Register Name / Bit Fields </span><span id="t5z_299" class="t s6_299">Scope </span><span id="t60_299" class="t s6_299">Bit Description </span>
<span id="t61_299" class="t s6_299">Hex </span><span id="t62_299" class="t s6_299">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
