[05/07 13:22:24      0s] 
[05/07 13:22:24      0s] Cadence Innovus(TM) Implementation System.
[05/07 13:22:24      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/07 13:22:24      0s] 
[05/07 13:22:24      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[05/07 13:22:24      0s] Options:	
[05/07 13:22:24      0s] Date:		Sat May  7 13:22:24 2022
[05/07 13:22:24      0s] Host:		lnissrv4 (x86_64 w/Linux 4.18.0-348.20.1.el8_5.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB)
[05/07 13:22:24      0s] OS:		Red Hat Enterprise Linux release 8.5 (Ootpa)
[05/07 13:22:24      0s] 
[05/07 13:22:24      0s] License:
[05/07 13:22:25      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/07 13:22:25      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/07 13:22:39     12s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/07 13:22:39     12s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[05/07 13:22:39     12s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/07 13:22:39     12s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[05/07 13:22:39     12s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[05/07 13:22:39     12s] @(#)CDS: CPE v20.15-s071
[05/07 13:22:39     12s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/07 13:22:39     12s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[05/07 13:22:39     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/07 13:22:39     12s] @(#)CDS: RCDB 11.15.0
[05/07 13:22:39     12s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[05/07 13:22:39     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_979022_lnissrv4_u1375766_J23UMg.

[05/07 13:22:39     12s] Change the soft stacksize limit to 0.2%RAM (1029 mbytes). Set global soft_stack_size_limit to change the value.
[05/07 13:22:41     13s] 
[05/07 13:22:41     13s] **INFO:  MMMC transition support version v31-84 
[05/07 13:22:41     13s] 
[05/07 13:22:41     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/07 13:22:41     13s] <CMD> suppressMessage ENCEXT-2799
[05/07 13:22:41     13s] <CMD> win
[05/07 13:22:59     15s] <CMD> set init_verilog ./design_files/aes.dcopt.v
[05/07 13:22:59     15s] <CMD> set init_top_cell aes
[05/07 13:22:59     15s] <CMD> set init_lef_file /home/ece6770/proj/innovus_files/cmos10sfrvt_a12_macros.lef
[05/07 13:22:59     15s] <CMD> set init_pwr_net vdd!
[05/07 13:22:59     15s] <CMD> set init_gnd_net vss!
[05/07 13:22:59     15s] <CMD> set init_mmmc_file ./mmmc.tcl
[05/07 13:22:59     15s] <CMD> init_design
[05/07 13:22:59     15s] #% Begin Load MMMC data ... (date=05/07 13:22:59, mem=821.8M)
[05/07 13:22:59     15s] #% End Load MMMC data ... (date=05/07 13:22:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=822.7M, current mem=822.7M)
[05/07 13:22:59     15s] 
[05/07 13:22:59     15s] Loading LEF file /home/ece6770/proj/innovus_files/cmos10sfrvt_a12_macros.lef ...
[05/07 13:22:59     15s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/07 13:22:59     15s] The LEF parser will ignore this statement.
[05/07 13:22:59     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/ece6770/proj/innovus_files/cmos10sfrvt_a12_macros.lef at line 51.
[05/07 13:22:59     15s] Set DBUPerIGU to M2 pitch 400.
[05/07 13:22:59     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNAA12TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/07 13:22:59     15s] Type 'man IMPLF-200' for more detail.
[05/07 13:22:59     15s] 
[05/07 13:22:59     15s] viaInitial starts at Sat May  7 13:22:59 2022
viaInitial ends at Sat May  7 13:22:59 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/07 13:22:59     15s] Loading view definition file from ./mmmc.tcl
[05/07 13:22:59     15s] Reading typical_lib timing library '/home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib' ...
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE63A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE33A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE15A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAPTIE129A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP63A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP33A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP15A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLEGCAP129A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE65A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE33A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE17A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAPTIE129A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP9A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP8A12TR'. The cell will only be used for analysis. (File /home/ece6770/s22/allen_boston/lab7/scadv12_cmos10sf_rvt_tt_1p0v_25c.lib)
[05/07 13:23:01     16s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/07 13:23:01     16s] Read 902 cells in library 'scadv12_cmos10sf_rvt_tt_1p0v_25c' 
[05/07 13:23:01     16s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:02.0, peak res=945.9M, current mem=853.3M)
[05/07 13:23:01     16s] *** End library_loading (cpu=0.02min, real=0.03min, mem=57.5M, fe_cpu=0.28min, fe_real=0.62min, fe_mem=835.0M) ***
[05/07 13:23:01     16s] #% Begin Load netlist data ... (date=05/07 13:23:01, mem=853.0M)
[05/07 13:23:01     16s] *** Begin netlist parsing (mem=835.0M) ***
[05/07 13:23:01     16s] Created 902 new cells from 1 timing libraries.
[05/07 13:23:01     16s] Reading netlist ...
[05/07 13:23:01     16s] Backslashed names will retain backslash and a trailing blank character.
[05/07 13:23:01     17s] Reading verilog netlist './design_files/aes.dcopt.v'
[05/07 13:23:01     17s] 
[05/07 13:23:01     17s] *** Memory Usage v#1 (Current mem = 835.027M, initial mem = 290.191M) ***
[05/07 13:23:01     17s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=835.0M) ***
[05/07 13:23:01     17s] #% End Load netlist data ... (date=05/07 13:23:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=877.0M, current mem=877.0M)
[05/07 13:23:01     17s] Set top cell to aes.
[05/07 13:23:01     17s] Hooked 902 DB cells to tlib cells.
[05/07 13:23:01     17s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=890.4M, current mem=890.4M)
[05/07 13:23:01     17s] Starting recursive module instantiation check.
[05/07 13:23:01     17s] No recursion found.
[05/07 13:23:01     17s] Building hierarchical netlist for Cell aes ...
[05/07 13:23:01     17s] *** Netlist is unique.
[05/07 13:23:01     17s] Set DBUPerIGU to techSite cmos10sfadv12 width 500.
[05/07 13:23:01     17s] Setting Std. cell height to 4800 DBU (smallest netlist inst).
[05/07 13:23:01     17s] ** info: there are 969 modules.
[05/07 13:23:01     17s] ** info: there are 12307 stdCell insts.
[05/07 13:23:01     17s] 
[05/07 13:23:01     17s] *** Memory Usage v#1 (Current mem = 884.941M, initial mem = 290.191M) ***
[05/07 13:23:01     17s] Start create_tracks
[05/07 13:23:01     17s] Set Default Net Delay as 1000 ps.
[05/07 13:23:01     17s] Set Default Net Load as 0.5 pF. 
[05/07 13:23:01     17s] Set Default Input Pin Transition as 0.1 ps.
[05/07 13:23:02     17s] Extraction setup Started 
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] Trim Metal Layers:
[05/07 13:23:02     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/07 13:23:02     17s] Type 'man IMPEXT-2773' for more detail.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.229 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1649 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1649 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1649 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0752 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0752 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0752 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0275 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/07 13:23:02     17s] Summary of Active RC-Corners : 
[05/07 13:23:02     17s]  
[05/07 13:23:02     17s]  Analysis View: typical_view
[05/07 13:23:02     17s]     RC-Corner Name        : typical_rc
[05/07 13:23:02     17s]     RC-Corner Index       : 0
[05/07 13:23:02     17s]     RC-Corner Temperature : 25 Celsius
[05/07 13:23:02     17s]     RC-Corner Cap Table   : ''
[05/07 13:23:02     17s]     RC-Corner PreRoute Res Factor         : 1
[05/07 13:23:02     17s]     RC-Corner PreRoute Cap Factor         : 1
[05/07 13:23:02     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/07 13:23:02     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/07 13:23:02     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/07 13:23:02     17s]     RC-Corner PreRoute Clock Res Factor   : 1
[05/07 13:23:02     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/07 13:23:02     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/07 13:23:02     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] Trim Metal Layers:
[05/07 13:23:02     17s] LayerId::1 widthSet size::1
[05/07 13:23:02     17s] LayerId::2 widthSet size::1
[05/07 13:23:02     17s] LayerId::3 widthSet size::1
[05/07 13:23:02     17s] LayerId::4 widthSet size::1
[05/07 13:23:02     17s] LayerId::5 widthSet size::1
[05/07 13:23:02     17s] LayerId::6 widthSet size::1
[05/07 13:23:02     17s] LayerId::7 widthSet size::1
[05/07 13:23:02     17s] LayerId::8 widthSet size::1
[05/07 13:23:02     17s] Updating RC grid for preRoute extraction ...
[05/07 13:23:02     17s] eee: pegSigSF::1.070000
[05/07 13:23:02     17s] Initializing multi-corner resistance tables ...
[05/07 13:23:02     17s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/07 13:23:02     17s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:23:02     17s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/07 13:23:02     17s] *Info: initialize multi-corner CTS.
[05/07 13:23:02     17s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1132.1M, current mem=907.9M)
[05/07 13:23:02     17s] Reading timing constraints file '../pnr/design_files/aes.dcopt.sdc' ...
[05/07 13:23:02     17s] Current (total cpu=0:00:17.8, real=0:00:38.0, peak res=1141.6M, current mem=1141.6M)
[05/07 13:23:02     17s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../pnr/design_files/aes.dcopt.sdc, Line 9).
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../pnr/design_files/aes.dcopt.sdc, Line 10).
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] INFO (CTE): Reading of timing constraints file ../pnr/design_files/aes.dcopt.sdc completed, with 2 WARNING
[05/07 13:23:02     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1161.9M, current mem=1161.9M)
[05/07 13:23:02     17s] Current (total cpu=0:00:17.9, real=0:00:38.0, peak res=1161.9M, current mem=1161.9M)
[05/07 13:23:02     17s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/07 13:23:02     17s] Summary for sequential cells identification: 
[05/07 13:23:02     17s]   Identified SBFF number: 148
[05/07 13:23:02     17s]   Identified MBFF number: 0
[05/07 13:23:02     17s]   Identified SB Latch number: 0
[05/07 13:23:02     17s]   Identified MB Latch number: 0
[05/07 13:23:02     17s]   Not identified SBFF number: 0
[05/07 13:23:02     17s]   Not identified MBFF number: 0
[05/07 13:23:02     17s]   Not identified SB Latch number: 0
[05/07 13:23:02     17s]   Not identified MB Latch number: 0
[05/07 13:23:02     17s]   Number of sequential cells which are not FFs: 106
[05/07 13:23:02     17s] Total number of combinational cells: 639
[05/07 13:23:02     17s] Total number of sequential cells: 254
[05/07 13:23:02     17s] Total number of tristate cells: 9
[05/07 13:23:02     17s] Total number of level shifter cells: 0
[05/07 13:23:02     17s] Total number of power gating cells: 0
[05/07 13:23:02     17s] Total number of isolation cells: 0
[05/07 13:23:02     17s] Total number of power switch cells: 0
[05/07 13:23:02     17s] Total number of pulse generator cells: 0
[05/07 13:23:02     17s] Total number of always on buffers: 0
[05/07 13:23:02     17s] Total number of retention cells: 0
[05/07 13:23:02     17s] List of usable buffers: FRICGX0P5BA12TR FRICGX0P6BA12TR FRICGX0P8BA12TR FRICGX0P7BA12TR FRICGX11BA12TR FRICGX13BA12TR FRICGX16BA12TR FRICGX1BA12TR FRICGX1P2BA12TR FRICGX1P4BA12TR FRICGX2BA12TR FRICGX1P7BA12TR FRICGX3BA12TR FRICGX2P5BA12TR FRICGX4BA12TR FRICGX3P5BA12TR FRICGX5BA12TR FRICGX6BA12TR FRICGX7P5BA12TR FRICGX9BA12TR BUFHX0P8A12TR BUFHX0P7A12TR BUFHX11A12TR BUFHX13A12TR BUFHX16A12TR BUFHX1A12TR BUFHX1P4A12TR BUFHX1P2A12TR BUFHX2A12TR BUFHX1P7A12TR BUFHX3A12TR BUFHX2P5A12TR BUFHX4A12TR BUFHX3P5A12TR BUFHX5A12TR BUFHX6A12TR BUFHX7P5A12TR BUFHX9A12TR BUFX0P7A12TR BUFX0P7BA12TR BUFX0P8BA12TR BUFX0P8A12TR BUFX11BA12TR BUFX11A12TR BUFX13BA12TR BUFX13A12TR BUFX16A12TR BUFX16BA12TR BUFX1A12TR BUFX1BA12TR BUFX1P2A12TR BUFX1P2BA12TR BUFX1P4A12TR BUFX1P4BA12TR BUFX1P7A12TR BUFX1P7BA12TR BUFX2BA12TR BUFX2A12TR BUFX2P5A12TR BUFX3BA12TR BUFX2P5BA12TR BUFX3A12TR BUFX3P5A12TR BUFX3P5BA12TR BUFX4BA12TR BUFX4A12TR BUFX5BA12TR BUFX5A12TR BUFX6BA12TR BUFX6A12TR BUFX7P5BA12TR BUFX7P5A12TR BUFX9A12TR BUFX9BA12TR DLY2X0P5A12TR
[05/07 13:23:02     17s] Total number of usable buffers: 75
[05/07 13:23:02     17s] List of unusable buffers:
[05/07 13:23:02     17s] Total number of unusable buffers: 0
[05/07 13:23:02     17s] List of usable inverters: INVX0P5A12TR INVX0P5BA12TR INVX0P6A12TR INVX0P6BA12TR INVX0P7A12TR INVX0P7BA12TR INVX0P8BA12TR INVX0P8A12TR INVX11BA12TR INVX11A12TR INVX13BA12TR INVX13A12TR INVX16A12TR INVX16BA12TR INVX1A12TR INVX1BA12TR INVX1P2A12TR INVX1P2BA12TR INVX1P4A12TR INVX1P4BA12TR INVX1P7A12TR INVX1P7BA12TR INVX2BA12TR INVX2A12TR INVX2P5A12TR INVX2P5BA12TR INVX3BA12TR INVX3A12TR INVX3P5A12TR INVX3P5BA12TR INVX4BA12TR INVX4A12TR INVX5BA12TR INVX5A12TR INVX6BA12TR INVX6A12TR INVX7P5BA12TR INVX7P5A12TR INVX9BA12TR INVX9A12TR
[05/07 13:23:02     17s] Total number of usable inverters: 40
[05/07 13:23:02     17s] List of unusable inverters:
[05/07 13:23:02     17s] Total number of unusable inverters: 0
[05/07 13:23:02     17s] List of identified usable delay cells: DLY4X0P5A12TR
[05/07 13:23:02     17s] Total number of identified usable delay cells: 1
[05/07 13:23:02     17s] List of identified unusable delay cells:
[05/07 13:23:02     17s] Total number of identified unusable delay cells: 0
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] TimeStamp Deleting Cell Server Begin ...
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] TimeStamp Deleting Cell Server End ...
[05/07 13:23:02     17s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1184.3M, current mem=1184.3M)
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 13:23:02     17s] Summary for sequential cells identification: 
[05/07 13:23:02     17s]   Identified SBFF number: 148
[05/07 13:23:02     17s]   Identified MBFF number: 0
[05/07 13:23:02     17s]   Identified SB Latch number: 0
[05/07 13:23:02     17s]   Identified MB Latch number: 0
[05/07 13:23:02     17s]   Not identified SBFF number: 0
[05/07 13:23:02     17s]   Not identified MBFF number: 0
[05/07 13:23:02     17s]   Not identified SB Latch number: 0
[05/07 13:23:02     17s]   Not identified MB Latch number: 0
[05/07 13:23:02     17s]   Number of sequential cells which are not FFs: 106
[05/07 13:23:02     17s]  Visiting view : typical_view
[05/07 13:23:02     17s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/07 13:23:02     17s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/07 13:23:02     17s]  Visiting view : typical_view
[05/07 13:23:02     17s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/07 13:23:02     17s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/07 13:23:02     17s] TLC MultiMap info (StdDelay):
[05/07 13:23:02     17s]   : typical_corner + typical_lib + 1 + no RcCorner := 8ps
[05/07 13:23:02     17s]   : typical_corner + typical_lib + 1 + typical_rc := 9.8ps
[05/07 13:23:02     17s]  Setting StdDelay to: 9.8ps
[05/07 13:23:02     17s] 
[05/07 13:23:02     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 13:23:02     17s] #% Begin Load MMMC data ... (date=05/07 13:23:02, mem=1184.7M)
[05/07 13:23:02     18s] #% End Load MMMC data ... (date=05/07 13:23:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1184.7M, current mem=1184.7M)
[05/07 13:23:02     18s] 
[05/07 13:23:02     18s] *** Summary of all messages that are not suppressed in this session:
[05/07 13:23:02     18s] Severity  ID               Count  Summary                                  
[05/07 13:23:02     18s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/07 13:23:02     18s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/07 13:23:02     18s] WARNING   IMPEXT-2773          8  The via resistance between layers %s and...
[05/07 13:23:02     18s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[05/07 13:23:02     18s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/07 13:23:02     18s] WARNING   TECHLIB-302         35  No function defined for cell '%s'. The c...
[05/07 13:23:02     18s] *** Message Summary: 54 warning(s), 0 error(s)
[05/07 13:23:02     18s] 
[05/07 13:23:02     18s] <CMD> setDrawView fplan
[05/07 13:23:02     18s] <CMD> floorPlan -r 0.5 0.7 12 12 12 12
[05/07 13:23:02     18s] Start create_tracks
[05/07 13:23:02     18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/07 13:23:02     18s] <CMD> addRing -nets {vdd! vss!} -type core_rings -around user_defined -center 1 -spacing 1.8 -width 4.6 -offset 0 -threshold auto -layer {bottom BD top BD right LB left LB}
[05/07 13:23:02     18s] #% Begin addRing (date=05/07 13:23:02, mem=1187.8M)
[05/07 13:23:02     18s] 
[05/07 13:23:02     18s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1160.9M)
[05/07 13:23:02     18s] Ring generation is complete.
[05/07 13:23:02     18s] vias are now being generated.
[05/07 13:23:02     18s] addRing created 8 wires.
[05/07 13:23:02     18s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] |  Layer |     Created    |     Deleted    |
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] |   BD   |        4       |       NA       |
[05/07 13:23:02     18s] |   VV   |        8       |        0       |
[05/07 13:23:02     18s] |   LB   |        4       |       NA       |
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] #% End addRing (date=05/07 13:23:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.3M, current mem=1191.3M)
[05/07 13:23:02     18s] <CMD> addStripe -nets {vdd! vss!} -direction vertical -layer LB -width 4.8 -spacing 1.8 -xleft_offset 80 -set_to_set_distance 132 -block_ring_top_layer_limit LB -block_ring_bottom_layer_limit M1 -padcore_ring_bottom_layer_limit M1 -padcore_ring_top_layer_limit LB -stacked_via_top_layer LB -stacked_via_bottom_layer M1 -merge_stripes_value 10 -max_same_layer_jog_length 2.0 -snap_wire_center_to_grid Grid
[05/07 13:23:02     18s] #% Begin addStripe (date=05/07 13:23:02, mem=1191.3M)
[05/07 13:23:02     18s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[05/07 13:23:02     18s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[05/07 13:23:02     18s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[05/07 13:23:02     18s] 
[05/07 13:23:02     18s] Initialize fgc environment(mem: 1162.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1162.9M)
[05/07 13:23:02     18s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1162.9M)
[05/07 13:23:02     18s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1162.9M)
[05/07 13:23:02     18s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1162.9M)
[05/07 13:23:02     18s] Starting stripe generation ...
[05/07 13:23:02     18s] Non-Default Mode Option Settings :
[05/07 13:23:02     18s]   NONE
[05/07 13:23:02     18s] Stripe generation is complete.
[05/07 13:23:02     18s] vias are now being generated.
[05/07 13:23:02     18s] addStripe created 6 wires.
[05/07 13:23:02     18s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] |  Layer |     Created    |     Deleted    |
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] |   VV   |       12       |        0       |
[05/07 13:23:02     18s] |   LB   |        6       |       NA       |
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] #% End addStripe (date=05/07 13:23:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.5M, current mem=1191.2M)
[05/07 13:23:02     18s] <CMD> addStripe -nets {vdd! vss!} -direction horizontal -layer BD -width 4.8 -spacing 1.8 -start_from top -start_offset 100 -set_to_set_distance 165 -block_ring_top_layer_limit LB -block_ring_bottom_layer_limit M1 -padcore_ring_bottom_layer_limit M1 -padcore_ring_top_layer_limit LB -stacked_via_top_layer LB -stacked_via_bottom_layer M1 -merge_stripes_value 10 -max_same_layer_jog_length 2.0 -snap_wire_center_to_grid Grid
[05/07 13:23:02     18s] #% Begin addStripe (date=05/07 13:23:02, mem=1191.2M)
[05/07 13:23:02     18s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[05/07 13:23:02     18s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[05/07 13:23:02     18s] 
[05/07 13:23:02     18s] Initialize fgc environment(mem: 1160.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1160.9M)
[05/07 13:23:02     18s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1160.9M)
[05/07 13:23:02     18s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1160.9M)
[05/07 13:23:02     18s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1160.9M)
[05/07 13:23:02     18s] Starting stripe generation ...
[05/07 13:23:02     18s] Non-Default Mode Option Settings :
[05/07 13:23:02     18s]   NONE
[05/07 13:23:02     18s] Stripe generation is complete.
[05/07 13:23:02     18s] vias are now being generated.
[05/07 13:23:02     18s] addStripe created 2 wires.
[05/07 13:23:02     18s] ViaGen created 10 vias, deleted 0 via to avoid violation.
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] |  Layer |     Created    |     Deleted    |
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] |   BD   |        2       |       NA       |
[05/07 13:23:02     18s] |   VV   |       10       |        0       |
[05/07 13:23:02     18s] +--------+----------------+----------------+
[05/07 13:23:02     18s] #% End addStripe (date=05/07 13:23:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.3M, current mem=1191.3M)
[05/07 13:23:02     18s] <CMD> sroute -connect {blockPin padPin padRing corePin floatingStripe} -allowJogging true -allowLayerChange true -blockPin useLef -targetViaLayerRange {M1 LB}
[05/07 13:23:02     18s] #% Begin sroute (date=05/07 13:23:02, mem=1191.3M)
[05/07 13:23:02     18s] *** Begin SPECIAL ROUTE on Sat May  7 13:23:02 2022 ***
[05/07 13:23:02     18s] SPECIAL ROUTE ran on directory: /research/ece/lnis/USERS/boston/vlsi_projects/aes/pnr
[05/07 13:23:02     18s] SPECIAL ROUTE ran on machine: lnissrv4 (Linux 4.18.0-348.20.1.el8_5.x86_64 Xeon 3.70Ghz)
[05/07 13:23:02     18s] 
[05/07 13:23:02     18s] Begin option processing ...
[05/07 13:23:02     18s] srouteConnectPowerBump set to false
[05/07 13:23:02     18s] routeSpecial set to true
[05/07 13:23:02     18s] srouteBlockPin set to "useLef"
[05/07 13:23:02     18s] srouteBottomTargetLayerLimit set to 1
[05/07 13:23:02     18s] srouteConnectConverterPin set to false
[05/07 13:23:02     18s] srouteFollowCorePinEnd set to 3
[05/07 13:23:02     18s] srouteJogControl set to "preferWithChanges differentLayer"
[05/07 13:23:02     18s] sroutePadPinAllPorts set to true
[05/07 13:23:02     18s] sroutePreserveExistingRoutes set to true
[05/07 13:23:02     18s] srouteRoutePowerBarPortOnBothDir set to true
[05/07 13:23:02     18s] srouteTopTargetLayerLimit set to 8
[05/07 13:23:02     18s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2343.00 megs.
[05/07 13:23:02     18s] 
[05/07 13:23:02     18s] Reading DB technology information...
[05/07 13:23:02     18s] Finished reading DB technology information.
[05/07 13:23:02     18s] Reading floorplan and netlist information...
[05/07 13:23:02     18s] Finished reading floorplan and netlist information.
[05/07 13:23:02     18s] 	199	639	2009	
[05/07 13:23:02     18s] 199	200	300	500	
[05/07 13:23:02     18s] 639	300	400	600	
[05/07 13:23:02     18s] 2009	500	600	800	
[05/07 13:23:02     18s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/07 13:23:02     18s] Read in 1 nondefault rule, 0 used
[05/07 13:23:02     18s] Read in 919 macros, 325 used
[05/07 13:23:02     18s] Read in 324 components
[05/07 13:23:02     18s]   324 core components: 324 unplaced, 0 placed, 0 fixed
[05/07 13:23:02     18s] Read in 76 logical pins
[05/07 13:23:02     18s] Read in 76 nets
[05/07 13:23:02     18s] Read in 2 special nets, 2 routed
[05/07 13:23:02     18s] Begin power routing ...
[05/07 13:23:02     18s] #create default rule from bind_ndr_rule rule=0x7f73a61075b0 0x7f7385700018
[05/07 13:23:03     19s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/07 13:23:03     19s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd! net.
[05/07 13:23:03     19s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[05/07 13:23:03     19s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/07 13:23:03     19s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd! net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/07 13:23:03     19s] Type 'man IMPSR-1256' for more detail.
[05/07 13:23:03     19s] Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/07 13:23:03     19s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss! net.
[05/07 13:23:03     19s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[05/07 13:23:03     19s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/07 13:23:03     19s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss! net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/07 13:23:03     19s] Type 'man IMPSR-1256' for more detail.
[05/07 13:23:03     19s] Cannot find any AREAIO class pad pin of net vss!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:03     19s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer WB at (355.50, 122.00) (360.30, 122.30).
[05/07 13:23:03     19s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer WB at (222.50, 122.00) (227.30, 122.30).
[05/07 13:23:03     19s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer WB at (93.30, 122.00) (98.10, 122.30).
[05/07 13:23:03     19s] CPU time for FollowPin 0 seconds
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:03     19s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss!.
[05/07 13:23:03     19s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/07 13:23:04     19s] CPU time for FollowPin 0 seconds
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 209.100000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 208.900000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 206.700000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 206.500000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 204.300000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 204.100000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 201.900000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 201.700000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 199.500000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 199.300000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 197.100000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 196.900000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 194.700000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 194.500000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 192.300000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 192.100000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 189.900000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 189.700000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 185.200000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 9.200000, 185.200000 between the M1 and LB layers. This may increase the run time.
[05/07 13:23:04     19s] Type 'man IMPPP-4500' for more detail.
[05/07 13:23:04     19s] **WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
[05/07 13:23:04     19s] To increase the message display limit, refer to the product command reference manual.
[05/07 13:23:04     19s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer WB at (6.90, 122.00) (11.50, 122.30).
[05/07 13:23:04     19s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer WB at (464.27, 122.00) (468.88, 122.30).
[05/07 13:23:04     20s]   Number of IO ports routed: 0
[05/07 13:23:04     20s]   Number of Block ports routed: 0
[05/07 13:23:04     20s]   Number of Stripe ports routed: 0
[05/07 13:23:04     20s]   Number of Core ports routed: 372
[05/07 13:23:04     20s]   Number of Pad ports routed: 0
[05/07 13:23:04     20s]   Number of Power Bump ports routed: 0
[05/07 13:23:04     20s]   Number of Followpin connections: 186
[05/07 13:23:04     20s] End power routing: cpu: 0:00:02, real: 0:00:02, peak: 2399.00 megs.
[05/07 13:23:04     20s] 
[05/07 13:23:04     20s] 
[05/07 13:23:04     20s] 
[05/07 13:23:04     20s]  Begin updating DB with routing results ...
[05/07 13:23:04     20s]  Updating DB with 9 via definition ...Extracting standard cell pins and blockage ...... 
[05/07 13:23:04     20s] Pin and blockage extraction finished
[05/07 13:23:04     20s] 
[05/07 13:23:04     20s] 
sroute post-processing starts at Sat May  7 13:23:04 2022
The viaGen is rebuilding shadow vias for net vdd!.
[05/07 13:23:04     20s] sroute post-processing ends at Sat May  7 13:23:04 2022
sroute created 591 wires.
[05/07 13:23:04     20s] ViaGen created 2746 vias, deleted 12 vias to avoid violation.
[05/07 13:23:04     20s] +--------+----------------+----------------+
[05/07 13:23:04     20s] |  Layer |     Created    |     Deleted    |
[05/07 13:23:04     20s] +--------+----------------+----------------+
[05/07 13:23:04     20s] |   M1   |       572      |       NA       |
[05/07 13:23:04     20s] |   V1   |       459      |        0       |
[05/07 13:23:04     20s] |   M2   |       15       |       NA       |
[05/07 13:23:04     20s] |   V2   |       451      |        0       |
[05/07 13:23:04     20s] |   M3   |        4       |       NA       |
[05/07 13:23:04     20s] |   V3   |       451      |        0       |
[05/07 13:23:04     20s] |   WT   |       451      |        0       |
[05/07 13:23:04     20s] |   WA   |       451      |        0       |
[05/07 13:23:04     20s] |   WB   |       451      |        0       |
[05/07 13:23:04     20s] |   VV   |       32       |       12       |
[05/07 13:23:04     20s] +--------+----------------+----------------+
[05/07 13:23:04     20s] #% End sroute (date=05/07 13:23:04, total cpu=0:00:02.2, real=0:00:02.0, peak res=1260.7M, current mem=1244.1M)
[05/07 13:23:04     20s] <CMD> editPin -side TOP -layer M3 -fixedPin 1 -spreadType Center -spacing 15 -pin {write_data[31] write_data[30] write_data[29] write_data[28] write_data[27] write_data[26] write_data[25] write_data[24] write_data[23] write_data[22]  write_data[21] write_data[20] write_data[19] write_data[18] write_data[17] write_data[16] write_data[15] write_data[14] write_data[13] write_data[12] write_data[11] write_data[10] write_data[9] write_data[8] write_data[7] write_data[6] write_data[5] write_data[4] write_data[3] write_data[2] write_data[1] write_data[0]}
[05/07 13:23:04     20s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/07 13:23:04     20s] Successfully spread [32] pins.
[05/07 13:23:04     20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1212.2M).
[05/07 13:23:04     20s] <CMD> editPin -side BOTTOM -layer M3 -fixedPin 1 -spreadType Center -spacing 15 -pin {read_data[31] read_data[30] read_data[29]  read_data[28] read_data[27] read_data[26] read_data[25] read_data[24] read_data[23] read_data[22] read_data[21] read_data[20] read_data[19] read_data[18] read_data[17] read_data[16] read_data[15] read_data[14] read_data[13] read_data[12] read_data[11] read_data[10] read_data[9] read_data[8] read_data[7] read_data[6] read_data[5] read_data[4] read_data[3] read_data[2] read_data[1] read_data[0]}
[05/07 13:23:04     20s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/07 13:23:04     20s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/07 13:23:04     20s] Successfully spread [32] pins.
[05/07 13:23:04     20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1213.2M).
[05/07 13:23:04     20s] <CMD> editPin -side LEFT -layer M3 -fixedPin 1 -spreadType Center -spacing 15 -pin {clk reset_n cs we address[7] address[6] address[5] address[4] address[3] address[2] address[1] address[0]}
[05/07 13:23:04     20s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/07 13:23:04     20s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/07 13:23:04     20s] Successfully spread [12] pins.
[05/07 13:23:04     20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1213.2M).
[05/07 13:23:04     20s] <CMD> setPlaceMode -timingDriven true -congEffort auto -ignoreScan true -placeIoPins true
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[05/07 13:23:04     20s] <CMD> report_message -start_cmd
[05/07 13:23:04     20s] <CMD> getRouteMode -maxRouteLayer -quiet
[05/07 13:23:04     20s] <CMD> getRouteMode -user -maxRouteLayer
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -maxRouteLayer
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/07 13:23:04     20s] <CMD> getPlaceMode -timingDriven -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -adaptive -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/07 13:23:04     20s] <CMD> getPlaceMode -ignoreScan -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -ignoreScan
[05/07 13:23:04     20s] <CMD> getPlaceMode -repairPlace -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -repairPlace
[05/07 13:23:04     20s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/07 13:23:04     20s] <CMD> getDesignMode -quiet -siPrevention
[05/07 13:23:04     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:04     20s] <CMD> um::push_snapshot_stack
[05/07 13:23:04     20s] <CMD> getDesignMode -quiet -flowEffort
[05/07 13:23:04     20s] <CMD> getDesignMode -highSpeedCore -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -adaptive
[05/07 13:23:04     20s] <CMD> set spgFlowInInitialPlace 1
[05/07 13:23:04     20s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -softGuide -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/07 13:23:04     20s] <CMD> getPlaceMode -sdpPlace -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -sdpPlace -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/07 13:23:04     20s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/07 13:23:04     20s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3035, percentage of missing scan cell = 0.00% (0 / 3035)
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_check_library -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -trimView -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/07 13:23:04     20s] <CMD> getPlaceMode -congEffort -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/07 13:23:04     20s] <CMD> getPlaceMode -ignoreScan -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -ignoreScan
[05/07 13:23:04     20s] <CMD> getPlaceMode -repairPlace -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -repairPlace
[05/07 13:23:04     20s] <CMD> getPlaceMode -congEffort -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -fp -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -timingDriven -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -timingDriven
[05/07 13:23:04     20s] <CMD> getPlaceMode -fastFp -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -clusterMode -quiet
[05/07 13:23:04     20s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/07 13:23:04     20s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/07 13:23:04     20s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -forceTiming -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -fp -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -fastfp -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -timingDriven -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -fp -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -fastfp -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -powerDriven -quiet
[05/07 13:23:04     20s] <CMD> getExtractRCMode -quiet -engine
[05/07 13:23:04     20s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/07 13:23:04     20s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/07 13:23:04     20s] <CMD> getAnalysisMode -quiet -cppr
[05/07 13:23:04     20s] <CMD> setExtractRCMode -engine preRoute
[05/07 13:23:04     20s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/07 13:23:04     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:04     20s] <CMD_INTERNAL> isAnalysisModeSetup
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[05/07 13:23:04     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -clusterMode
[05/07 13:23:04     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/07 13:23:04     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[05/07 13:23:04     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/07 13:23:04     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -user -resetCombineRFLevel
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[05/07 13:23:04     20s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[05/07 13:23:04     20s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[05/07 13:23:04     20s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/07 13:23:04     20s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/07 13:23:04     20s] <CMD> setPlaceMode -ignoreScan 1
[05/07 13:23:04     20s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/07 13:23:04     20s] <CMD_INTERNAL> colorizeGeometry
[05/07 13:23:04     20s] ### Time Record (colorize_geometry) is installed.
[05/07 13:23:04     20s] #Start colorize_geometry on Sat May  7 13:23:04 2022
[05/07 13:23:04     20s] #
[05/07 13:23:04     20s] ### Time Record (Pre Callback) is installed.
[05/07 13:23:04     20s] ### Time Record (Pre Callback) is uninstalled.
[05/07 13:23:04     20s] ### Time Record (DB Import) is installed.
[05/07 13:23:04     20s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1642100574 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[05/07 13:23:04     20s] ### Time Record (DB Import) is uninstalled.
[05/07 13:23:04     20s] ### Time Record (DB Export) is installed.
[05/07 13:23:05     20s] Extracting standard cell pins and blockage ...... 
[05/07 13:23:05     20s] Pin and blockage extraction finished
[05/07 13:23:05     20s] ### export design design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1642100574 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[05/07 13:23:05     20s] ### Time Record (DB Export) is uninstalled.
[05/07 13:23:05     20s] ### Time Record (Post Callback) is installed.
[05/07 13:23:05     20s] ### Time Record (Post Callback) is uninstalled.
[05/07 13:23:05     20s] #
[05/07 13:23:05     20s] #colorize_geometry statistics:
[05/07 13:23:05     20s] #Cpu time = 00:00:00
[05/07 13:23:05     20s] #Elapsed time = 00:00:00
[05/07 13:23:05     20s] #Increased memory = -4.67 (MB)
[05/07 13:23:05     20s] #Total memory = 1250.62 (MB)
[05/07 13:23:05     20s] #Peak memory = 1260.71 (MB)
[05/07 13:23:05     20s] #Number of warnings = 0
[05/07 13:23:05     20s] #Total number of warnings = 0
[05/07 13:23:05     20s] #Number of fails = 0
[05/07 13:23:05     20s] #Total number of fails = 0
[05/07 13:23:05     20s] #Complete colorize_geometry on Sat May  7 13:23:05 2022
[05/07 13:23:05     20s] #
[05/07 13:23:05     20s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/07 13:23:05     20s] ### Time Record (colorize_geometry) is uninstalled.
[05/07 13:23:05     20s] ### 
[05/07 13:23:05     20s] ###   Scalability Statistics
[05/07 13:23:05     20s] ### 
[05/07 13:23:05     20s] ### ------------------------+----------------+----------------+----------------+
[05/07 13:23:05     20s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/07 13:23:05     20s] ### ------------------------+----------------+----------------+----------------+
[05/07 13:23:05     20s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/07 13:23:05     20s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/07 13:23:05     20s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/07 13:23:05     20s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/07 13:23:05     20s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/07 13:23:05     20s] ### ------------------------+----------------+----------------+----------------+
[05/07 13:23:05     20s] ### 
[05/07 13:23:05     20s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/07 13:23:05     20s] *** Starting placeDesign default flow ***
[05/07 13:23:05     20s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/07 13:23:05     20s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/07 13:23:05     20s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/07 13:23:05     20s] **INFO: Enable pre-place timing setting for timing analysis
[05/07 13:23:05     20s] Set Using Default Delay Limit as 101.
[05/07 13:23:05     20s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/07 13:23:05     20s] <CMD> set delaycal_use_default_delay_limit 101
[05/07 13:23:05     20s] Set Default Net Delay as 0 ps.
[05/07 13:23:05     20s] <CMD> set delaycal_default_net_delay 0
[05/07 13:23:05     20s] Set Default Net Load as 0 pF. 
[05/07 13:23:05     20s] <CMD> set delaycal_default_net_load 0
[05/07 13:23:05     20s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/07 13:23:05     20s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/07 13:23:05     20s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/07 13:23:05     20s] <CMD> getAnalysisMode -checkType -quiet
[05/07 13:23:05     20s] <CMD> buildTimingGraph
[05/07 13:23:05     20s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/07 13:23:05     20s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/07 13:23:05     20s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/07 13:23:05     20s] **INFO: Analyzing IO path groups for slack adjustment
[05/07 13:23:05     20s] <CMD> get_global timing_enable_path_group_priority
[05/07 13:23:05     20s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/07 13:23:05     20s] <CMD> set_global timing_enable_path_group_priority false
[05/07 13:23:05     20s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/07 13:23:05     20s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/07 13:23:05     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:05     20s] <CMD> group_path -name in2reg_tmp.979022 -from {0x71 0x74} -to 0x75 -ignore_source_of_trigger_arc
[05/07 13:23:05     20s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/07 13:23:05     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:05     20s] <CMD> group_path -name in2out_tmp.979022 -from {0x78 0x7b} -to 0x7c -ignore_source_of_trigger_arc
[05/07 13:23:05     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:05     20s] <CMD> group_path -name reg2reg_tmp.979022 -from 0x7e -to 0x7f
[05/07 13:23:05     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:05     20s] <CMD> group_path -name reg2out_tmp.979022 -from 0x82 -to 0x83
[05/07 13:23:05     21s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:05     21s] <CMD> group_path -name clkgate_tmp.979022 -to 0x85
[05/07 13:23:05     21s] <CMD> setPathGroupOptions reg2reg_tmp.979022 -effortLevel high
[05/07 13:23:05     21s] Effort level <high> specified for reg2reg_tmp.979022 path_group
[05/07 13:23:05     21s] AAE DB initialization (MEM=1223.5 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/07 13:23:05     21s] #################################################################################
[05/07 13:23:05     21s] # Design Stage: PreRoute
[05/07 13:23:05     21s] # Design Name: aes
[05/07 13:23:05     21s] # Design Mode: 90nm
[05/07 13:23:05     21s] # Analysis Mode: MMMC Non-OCV 
[05/07 13:23:05     21s] # Parasitics Mode: No SPEF/RCDB 
[05/07 13:23:05     21s] # Signoff Settings: SI Off 
[05/07 13:23:05     21s] #################################################################################
[05/07 13:23:05     21s] Calculate delays in Single mode...
[05/07 13:23:05     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1223.5M, InitMEM = 1223.5M)
[05/07 13:23:05     21s] Start delay calculation (fullDC) (1 T). (MEM=1223.5)
[05/07 13:23:05     21s] <CMD_INTERNAL> isAnalysisModeSetup
[05/07 13:23:05     21s] <CMD> getAnalysisMode -analysisType -quiet
[05/07 13:23:05     21s] siFlow : Timing analysis mode is single, using late cdB files
[05/07 13:23:05     21s] <CMD_INTERNAL> isAnalysisModeSetup
[05/07 13:23:05     21s] <CMD> all_setup_analysis_views
[05/07 13:23:05     21s] <CMD> all_hold_analysis_views
[05/07 13:23:05     21s] <CMD> get_analysis_view $view -delay_corner
[05/07 13:23:05     21s] <CMD> get_delay_corner $dcCorner -power_domain_list
[05/07 13:23:05     21s] <CMD> get_delay_corner $dcCorner -library_set
[05/07 13:23:05     21s] <CMD> get_library_set $libSetName -si
[05/07 13:23:05     21s] <CMD> get_delay_corner $dcCorner -late_library_set
[05/07 13:23:05     21s] <CMD> get_delay_corner $dcCorner -early_library_set
[05/07 13:23:05     21s] Start AAE Lib Loading. (MEM=1235.01)
[05/07 13:23:05     21s] End AAE Lib Loading. (MEM=1254.09 CPU=0:00:00.0 Real=0:00:00.0)
[05/07 13:23:05     21s] End AAE Lib Interpolated Model. (MEM=1254.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 13:23:06     21s] First Iteration Infinite Tw... 
[05/07 13:23:07     23s] Total number of fetched objects 12394
[05/07 13:23:07     23s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/07 13:23:07     23s] End delay calculation. (MEM=1276.25 CPU=0:00:01.3 REAL=0:00:01.0)
[05/07 13:23:07     23s] End delay calculation (fullDC). (MEM=1276.25 CPU=0:00:01.6 REAL=0:00:02.0)
[05/07 13:23:07     23s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1276.2M) ***
[05/07 13:23:07     23s] <CMD> reset_path_group -name reg2out_tmp.979022
[05/07 13:23:07     23s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:07     23s] <CMD> reset_path_group -name in2reg_tmp.979022
[05/07 13:23:07     23s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:07     23s] <CMD> reset_path_group -name in2out_tmp.979022
[05/07 13:23:07     23s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:07     23s] <CMD> reset_path_group -name clkgate_tmp.979022
[05/07 13:23:07     23s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:07     23s] <CMD> reset_path_group -name reg2reg_tmp.979022
[05/07 13:23:07     23s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:07     23s] **INFO: Disable pre-place timing setting for timing analysis
[05/07 13:23:07     23s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/07 13:23:07     23s] Set Using Default Delay Limit as 1000.
[05/07 13:23:07     23s] <CMD> set delaycal_use_default_delay_limit 1000
[05/07 13:23:07     23s] Set Default Net Delay as 1000 ps.
[05/07 13:23:07     23s] <CMD> set delaycal_default_net_delay 1000ps
[05/07 13:23:07     23s] Set Default Net Load as 0.5 pF. 
[05/07 13:23:07     23s] <CMD> set delaycal_default_net_load 0.5pf
[05/07 13:23:07     23s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/07 13:23:07     23s] <CMD> all_setup_analysis_views
[05/07 13:23:07     23s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/07 13:23:07     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:07     23s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[05/07 13:23:07     23s] <CMD> getPlaceMode -quiet -expSkipGP
[05/07 13:23:07     23s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1258.7M
[05/07 13:23:07     23s] Deleted 0 physical inst  (cell - / prefix -).
[05/07 13:23:07     23s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1258.7M
[05/07 13:23:07     23s] INFO: #ExclusiveGroups=0
[05/07 13:23:07     23s] INFO: There are no Exclusive Groups.
[05/07 13:23:07     23s] *** Starting "NanoPlace(TM) placement v#7 (mem=1258.7M)" ...
[05/07 13:23:07     23s] <CMD> setDelayCalMode -engine feDc
[05/07 13:23:07     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 13:23:07     23s] Wait...
[05/07 13:23:08     24s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.6 mem=1266.7M) ***
[05/07 13:23:09     24s] *** Build Virtual Sizing Timing Model
[05/07 13:23:09     24s] (cpu=0:00:01.3 mem=1266.7M) ***
[05/07 13:23:09     24s] No user-set net weight.
[05/07 13:23:09     24s] Net fanout histogram:
[05/07 13:23:09     24s] 2		: 8076 (65.4%) nets
[05/07 13:23:09     24s] 3		: 1630 (13.2%) nets
[05/07 13:23:09     24s] 4     -	14	: 2171 (17.6%) nets
[05/07 13:23:09     24s] 15    -	39	: 428 (3.5%) nets
[05/07 13:23:09     24s] 40    -	79	: 28 (0.2%) nets
[05/07 13:23:09     24s] 80    -	159	: 17 (0.1%) nets
[05/07 13:23:09     24s] 160   -	319	: 1 (0.0%) nets
[05/07 13:23:09     24s] 320   -	639	: 0 (0.0%) nets
[05/07 13:23:09     24s] 640   -	1279	: 0 (0.0%) nets
[05/07 13:23:09     24s] 1280  -	2559	: 0 (0.0%) nets
[05/07 13:23:09     24s] 2560  -	5119	: 0 (0.0%) nets
[05/07 13:23:09     24s] 5120+		: 0 (0.0%) nets
[05/07 13:23:09     24s] no activity file in design. spp won't run.
[05/07 13:23:09     24s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/07 13:23:09     24s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/07 13:23:09     24s] Define the scan chains before using this option.
[05/07 13:23:09     24s] Type 'man IMPSP-9042' for more detail.
[05/07 13:23:09     24s] z: 2, totalTracks: 1
[05/07 13:23:09     24s] z: 4, totalTracks: 1
[05/07 13:23:09     24s] z: 6, totalTracks: 1
[05/07 13:23:09     24s] z: 8, totalTracks: 1
[05/07 13:23:09     24s] #spOpts: hrOri=1 hrSnap=1 
[05/07 13:23:09     24s] # Building aes llgBox search-tree.
[05/07 13:23:09     24s] #std cell=12307 (0 fixed + 12307 movable) #buf cell=409 #inv cell=1399 #block=0 (0 floating + 0 preplaced)
[05/07 13:23:09     24s] #ioInst=0 #net=12351 #term=48291 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=76, #floatPin=0
[05/07 13:23:09     24s] stdCell: 12307 single + 0 double + 0 multi
[05/07 13:23:09     24s] Total standard cell length = 29.4030 (mm), area = 0.0706 (mm^2)
[05/07 13:23:09     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1266.7M
[05/07 13:23:09     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1266.7M
[05/07 13:23:09     24s] Core basic site is cmos10sfadv12
[05/07 13:23:09     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1266.7M
[05/07 13:23:09     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1266.7M
[05/07 13:23:09     24s] Use non-trimmed site array because memory saving is not enough.
[05/07 13:23:09     24s] SiteArray: non-trimmed site array dimensions = 93 x 1807
[05/07 13:23:09     24s] SiteArray: use 761,856 bytes
[05/07 13:23:09     24s] SiteArray: current memory after site array memory allocation 1267.5M
[05/07 13:23:09     24s] SiteArray: FP blocked sites are writable
[05/07 13:23:09     24s] Estimated cell power/ground rail width = 0.338 um
[05/07 13:23:09     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 13:23:09     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.029, REAL:0.029, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.046, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF: Starting pre-place ADS at level 1, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1267.5M
[05/07 13:23:09     24s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1267.5M
[05/07 13:23:09     24s] ADSU 0.700 -> 0.723. site 168051.000 -> 162777.100. GS 19.200
[05/07 13:23:09     24s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.013, REAL:0.013, MEM:1267.5M
[05/07 13:23:09     24s] Average module density = 0.723.
[05/07 13:23:09     24s] Density for the design = 0.723.
[05/07 13:23:09     24s]        = stdcell_area 117612 sites (70567 um^2) / alloc_area 162777 sites (97666 um^2).
[05/07 13:23:09     24s] Pin Density = 0.2874.
[05/07 13:23:09     24s]             = total # of pins 48291 / total area 168051.
[05/07 13:23:09     24s] OPERPROF: Starting spMPad at level 1, MEM:1257.5M
[05/07 13:23:09     24s] OPERPROF:   Starting spContextMPad at level 2, MEM:1257.5M
[05/07 13:23:09     24s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1257.5M
[05/07 13:23:09     24s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:1257.5M
[05/07 13:23:09     24s] Initial padding reaches pin density 0.600 for top
[05/07 13:23:09     24s] InitPadU 0.723 -> 0.836 for top
[05/07 13:23:09     24s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1257.5M
[05/07 13:23:09     24s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1257.5M
[05/07 13:23:09     24s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1257.5M
[05/07 13:23:09     24s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1257.5M
[05/07 13:23:09     24s] === lastAutoLevel = 9 
[05/07 13:23:09     24s] OPERPROF: Starting spInitNetWt at level 1, MEM:1257.5M
[05/07 13:23:09     24s] no activity file in design. spp won't run.
[05/07 13:23:09     24s] [spp] 0
[05/07 13:23:09     24s] [adp] 0:1:1:3
[05/07 13:23:10     26s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.567, REAL:1.571, MEM:1286.4M
[05/07 13:23:10     26s] Clock gating cells determined by native netlist tracing.
[05/07 13:23:10     26s] no activity file in design. spp won't run.
[05/07 13:23:10     26s] no activity file in design. spp won't run.
[05/07 13:23:10     26s] <CMD> createBasicPathGroups -quiet
[05/07 13:23:10     26s] Effort level <high> specified for reg2reg path_group
[05/07 13:23:11     26s] Effort level <high> specified for reg2cgate path_group
[05/07 13:23:11     27s] OPERPROF: Starting npMain at level 1, MEM:1289.4M
[05/07 13:23:12     27s] OPERPROF:   Starting npPlace at level 2, MEM:1309.0M
[05/07 13:23:12     27s] Iteration  1: Total net bbox = 4.571e+04 (1.99e+04 2.59e+04)
[05/07 13:23:12     27s]               Est.  stn bbox = 5.316e+04 (2.39e+04 2.93e+04)
[05/07 13:23:12     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1317.0M
[05/07 13:23:12     27s] Iteration  2: Total net bbox = 4.571e+04 (1.99e+04 2.59e+04)
[05/07 13:23:12     27s]               Est.  stn bbox = 5.316e+04 (2.39e+04 2.93e+04)
[05/07 13:23:12     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1317.0M
[05/07 13:23:12     27s] exp_mt_sequential is set from setPlaceMode option to 1
[05/07 13:23:12     27s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/07 13:23:12     27s] place_exp_mt_interval set to default 32
[05/07 13:23:12     27s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/07 13:23:13     28s] Iteration  3: Total net bbox = 4.686e+04 (2.18e+04 2.50e+04)
[05/07 13:23:13     28s]               Est.  stn bbox = 5.776e+04 (2.80e+04 2.97e+04)
[05/07 13:23:13     28s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1336.9M
[05/07 13:23:13     28s] Total number of setup views is 1.
[05/07 13:23:13     28s] Total number of active setup views is 1.
[05/07 13:23:13     28s] Active setup views:
[05/07 13:23:13     28s]     typical_view
[05/07 13:23:15     29s] Iteration  4: Total net bbox = 1.920e+05 (1.69e+05 2.32e+04)
[05/07 13:23:15     29s]               Est.  stn bbox = 2.350e+05 (2.07e+05 2.78e+04)
[05/07 13:23:15     29s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1355.9M
[05/07 13:23:18     32s] Iteration  5: Total net bbox = 2.764e+05 (1.89e+05 8.77e+04)
[05/07 13:23:18     32s]               Est.  stn bbox = 3.632e+05 (2.48e+05 1.15e+05)
[05/07 13:23:18     32s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1355.9M
[05/07 13:23:18     32s] OPERPROF:   Finished npPlace at level 2, CPU:5.440, REAL:5.428, MEM:1355.9M
[05/07 13:23:18     32s] OPERPROF: Finished npMain at level 1, CPU:5.491, REAL:6.479, MEM:1355.9M
[05/07 13:23:18     32s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1355.9M
[05/07 13:23:18     32s] *Info(CAP): clkGateAware moves 43 insts, mean move: 102.76 um, max move: 164.87 um
[05/07 13:23:18     32s] *Info(CAP): max move on inst (core/keymem/clk_gate_key_mem_reg_1_/latch): (188.06, 181.83) --> (296.91, 125.81)
[05/07 13:23:18     32s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:1355.9M
[05/07 13:23:18     32s] OPERPROF: Starting npMain at level 1, MEM:1355.9M
[05/07 13:23:18     32s] OPERPROF:   Starting npPlace at level 2, MEM:1355.9M
[05/07 13:23:21     36s] Iteration  6: Total net bbox = 2.843e+05 (1.86e+05 9.87e+04)
[05/07 13:23:21     36s]               Est.  stn bbox = 3.821e+05 (2.53e+05 1.29e+05)
[05/07 13:23:21     36s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1345.9M
[05/07 13:23:21     36s] OPERPROF:   Finished npPlace at level 2, CPU:3.417, REAL:3.395, MEM:1345.9M
[05/07 13:23:21     36s] OPERPROF: Finished npMain at level 1, CPU:3.493, REAL:3.471, MEM:1345.9M
[05/07 13:23:21     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1345.9M
[05/07 13:23:21     36s] *Info(CAP): clkGateAware moves 43 insts, mean move: 88.19 um, max move: 111.35 um
[05/07 13:23:21     36s] *Info(CAP): max move on inst (core/keymem/clk_gate_key_mem_reg_1_/latch): (191.72, 150.09) --> (301.96, 148.98)
[05/07 13:23:21     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1345.9M
[05/07 13:23:21     36s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1345.9M
[05/07 13:23:21     36s] Starting Early Global Route rough congestion estimation: mem = 1345.9M
[05/07 13:23:21     36s] <CMD> psp::embedded_egr_init_
[05/07 13:23:21     36s] (I)       Started Import and model ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Create place DB ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Import place data ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read instances and placement ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read nets ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Create route DB ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       == Non-default Options ==
[05/07 13:23:21     36s] (I)       Print mode                                         : 2
[05/07 13:23:21     36s] (I)       Stop if highly congested                           : false
[05/07 13:23:21     36s] (I)       Maximum routing layer                              : 8
[05/07 13:23:21     36s] (I)       Assign partition pins                              : false
[05/07 13:23:21     36s] (I)       Support large GCell                                : true
[05/07 13:23:21     36s] (I)       Number of threads                                  : 1
[05/07 13:23:21     36s] (I)       Number of rows per GCell                           : 9
[05/07 13:23:21     36s] (I)       Max num rows per GCell                             : 32
[05/07 13:23:21     36s] (I)       Method to set GCell size                           : row
[05/07 13:23:21     36s] (I)       Counted 3346 PG shapes. We will not process PG shapes layer by layer.
[05/07 13:23:21     36s] (I)       Started Import route data (1T) ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       ============== Pin Summary ==============
[05/07 13:23:21     36s] (I)       +-------+--------+---------+------------+
[05/07 13:23:21     36s] (I)       | Layer | # pins | % total |      Group |
[05/07 13:23:21     36s] (I)       +-------+--------+---------+------------+
[05/07 13:23:21     36s] (I)       |     1 |  48215 |   99.84 |        Pin |
[05/07 13:23:21     36s] (I)       |     2 |      0 |    0.00 | Pin access |
[05/07 13:23:21     36s] (I)       |     3 |     76 |    0.16 | Pin access |
[05/07 13:23:21     36s] (I)       |     4 |      0 |    0.00 |      Upper |
[05/07 13:23:21     36s] (I)       |     5 |      0 |    0.00 |      Upper |
[05/07 13:23:21     36s] (I)       |     6 |      0 |    0.00 |      Upper |
[05/07 13:23:21     36s] (I)       |     7 |      0 |    0.00 |      Upper |
[05/07 13:23:21     36s] (I)       |     8 |      0 |    0.00 |      Upper |
[05/07 13:23:21     36s] (I)       +-------+--------+---------+------------+
[05/07 13:23:21     36s] (I)       Use row-based GCell size
[05/07 13:23:21     36s] (I)       Use row-based GCell align
[05/07 13:23:21     36s] (I)       GCell unit size   : 4800
[05/07 13:23:21     36s] (I)       GCell multiplier  : 9
[05/07 13:23:21     36s] (I)       GCell row height  : 4800
[05/07 13:23:21     36s] (I)       Actual row height : 4800
[05/07 13:23:21     36s] (I)       GCell align ref   : 24000 24000
[05/07 13:23:21     36s] [NR-eGR] Track table information for default rule: 
[05/07 13:23:21     36s] [NR-eGR] M1 has no routable track
[05/07 13:23:21     36s] [NR-eGR] M2 has single uniform track structure
[05/07 13:23:21     36s] [NR-eGR] M3 has single uniform track structure
[05/07 13:23:21     36s] [NR-eGR] M4 has single uniform track structure
[05/07 13:23:21     36s] [NR-eGR] BA has single uniform track structure
[05/07 13:23:21     36s] [NR-eGR] BB has single uniform track structure
[05/07 13:23:21     36s] [NR-eGR] BD has single uniform track structure
[05/07 13:23:21     36s] [NR-eGR] LB has single uniform track structure
[05/07 13:23:21     36s] (I)       =============== Default via ================
[05/07 13:23:21     36s] (I)       +---+------------------+-------------------+
[05/07 13:23:21     36s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[05/07 13:23:21     36s] (I)       +---+------------------+-------------------+
[05/07 13:23:21     36s] (I)       | 1 |    4  V1_0_VV    |   91  V1_1_X2N_HV |
[05/07 13:23:21     36s] (I)       | 2 |  478  V2_0_VH    |  494  V2_0_X2W_VH |
[05/07 13:23:21     36s] (I)       | 3 |  951  V3_0_HV    |  955  V3_0_X2W_HV |
[05/07 13:23:21     36s] (I)       | 4 | 1236  WT_0_XX    | 1241  WT_0_X2N_XX |
[05/07 13:23:21     36s] (I)       | 5 | 1274  WA_0_XX    | 1280  WA_0_X2S_XX |
[05/07 13:23:21     36s] (I)       | 6 | 1350  WB_0_XX    | 1355  WB_0_X2N_XX |
[05/07 13:23:21     36s] (I)       | 7 | 1426  VV_0_HV    | 1426  VV_0_HV     |
[05/07 13:23:21     36s] (I)       +---+------------------+-------------------+
[05/07 13:23:21     36s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read routing blockages ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read instance blockages ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read PG blockages ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] [NR-eGR] Read 5064 PG shapes
[05/07 13:23:21     36s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read boundary cut boxes ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] [NR-eGR] #Routing Blockages  : 0
[05/07 13:23:21     36s] [NR-eGR] #Instance Blockages : 0
[05/07 13:23:21     36s] [NR-eGR] #PG Blockages       : 5064
[05/07 13:23:21     36s] [NR-eGR] #Halo Blockages     : 0
[05/07 13:23:21     36s] [NR-eGR] #Boundary Blockages : 0
[05/07 13:23:21     36s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read blackboxes ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/07 13:23:21     36s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read prerouted ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 13:23:21     36s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read unlegalized nets ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read nets ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] [NR-eGR] Read numTotalNets=12351  numIgnoredNets=0
[05/07 13:23:21     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Set up via pillars ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       early_global_route_priority property id does not exist.
[05/07 13:23:21     36s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Model blockages into capacity
[05/07 13:23:21     36s] (I)       Read Num Blocks=5064  Num Prerouted Wires=0  Num CS=0
[05/07 13:23:21     36s] (I)       Started Initialize 3D capacity ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Layer 1 (V) : #blockages 919 : #preroutes 0
[05/07 13:23:21     36s] (I)       Layer 2 (H) : #blockages 902 : #preroutes 0
[05/07 13:23:21     36s] (I)       Layer 3 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:21     36s] (I)       Layer 4 (H) : #blockages 898 : #preroutes 0
[05/07 13:23:21     36s] (I)       Layer 5 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:21     36s] (I)       Layer 6 (H) : #blockages 497 : #preroutes 0
[05/07 13:23:21     36s] (I)       Layer 7 (V) : #blockages 52 : #preroutes 0
[05/07 13:23:21     36s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       -- layer congestion ratio --
[05/07 13:23:21     36s] (I)       Layer 1 : 0.100000
[05/07 13:23:21     36s] (I)       Layer 2 : 0.700000
[05/07 13:23:21     36s] (I)       Layer 3 : 0.700000
[05/07 13:23:21     36s] (I)       Layer 4 : 0.700000
[05/07 13:23:21     36s] (I)       Layer 5 : 0.700000
[05/07 13:23:21     36s] (I)       Layer 6 : 0.700000
[05/07 13:23:21     36s] (I)       Layer 7 : 0.700000
[05/07 13:23:21     36s] (I)       Layer 8 : 0.700000
[05/07 13:23:21     36s] (I)       ----------------------------
[05/07 13:23:21     36s] (I)       Number of ignored nets                =      0
[05/07 13:23:21     36s] (I)       Number of connected nets              =      0
[05/07 13:23:21     36s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/07 13:23:21     36s] (I)       Number of clock nets                  =     44.  Ignored: No
[05/07 13:23:21     36s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/07 13:23:21     36s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/07 13:23:21     36s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 13:23:21     36s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/07 13:23:21     36s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/07 13:23:21     36s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/07 13:23:21     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 13:23:21     36s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Read aux data ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Others data preparation ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] [NR-eGR] There are 44 clock nets ( 0 with NDR ).
[05/07 13:23:21     36s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Create route kernel ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Ndr track 0 does not exist
[05/07 13:23:21     36s] (I)       ---------------------Grid Graph Info--------------------
[05/07 13:23:21     36s] (I)       Routing area        : (0, 0) - (951600, 494400)
[05/07 13:23:21     36s] (I)       Core area           : (24000, 24000) - (927600, 470400)
[05/07 13:23:21     36s] (I)       Site width          :   500  (dbu)
[05/07 13:23:21     36s] (I)       Row height          :  4800  (dbu)
[05/07 13:23:21     36s] (I)       GCell row height    :  4800  (dbu)
[05/07 13:23:21     36s] (I)       GCell width         : 43200  (dbu)
[05/07 13:23:21     36s] (I)       GCell height        : 43200  (dbu)
[05/07 13:23:21     36s] (I)       Grid                :    23    12     8
[05/07 13:23:21     36s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/07 13:23:21     36s] (I)       Vertical capacity   :     0 43200     0 43200     0 43200     0 43200
[05/07 13:23:21     36s] (I)       Horizontal capacity :     0     0 43200     0 43200     0 43200     0
[05/07 13:23:21     36s] (I)       Default wire width  :   180   200   200   200   400   400   400  4800
[05/07 13:23:21     36s] (I)       Default wire space  :   180   200   200   200   400   400   400  2800
[05/07 13:23:21     36s] (I)       Default wire pitch  :   360   400   400   400   800   800   800  7600
[05/07 13:23:21     36s] (I)       Default pitch size  :   360   400   400   400   800   800   800  7600
[05/07 13:23:21     36s] (I)       First track coord   :     0   200   200   200  1000  1000  1000  9000
[05/07 13:23:21     36s] (I)       Num tracks per GCell: 120.00 108.00 108.00 108.00 54.00 54.00 54.00  5.68
[05/07 13:23:21     36s] (I)       Total num of tracks :     0  2379  1236  2379   617  1189   617   124
[05/07 13:23:21     36s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/07 13:23:21     36s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/07 13:23:21     36s] (I)       --------------------------------------------------------
[05/07 13:23:21     36s] 
[05/07 13:23:21     36s] [NR-eGR] ============ Routing rule table ============
[05/07 13:23:21     36s] [NR-eGR] Rule id: 0  Nets: 12351 
[05/07 13:23:21     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 13:23:21     36s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=800  L8=7600
[05/07 13:23:21     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:21     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:21     36s] [NR-eGR] ========================================
[05/07 13:23:21     36s] [NR-eGR] 
[05/07 13:23:21     36s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 13:23:21     36s] (I)       blocked tracks on layer2 : = 2718 / 28548 (9.52%)
[05/07 13:23:21     36s] (I)       blocked tracks on layer3 : = 2142 / 28428 (7.53%)
[05/07 13:23:21     36s] (I)       blocked tracks on layer4 : = 2706 / 28548 (9.48%)
[05/07 13:23:21     36s] (I)       blocked tracks on layer5 : = 1606 / 14191 (11.32%)
[05/07 13:23:21     36s] (I)       blocked tracks on layer6 : = 1452 / 14268 (10.18%)
[05/07 13:23:21     36s] (I)       blocked tracks on layer7 : = 5440 / 14191 (38.33%)
[05/07 13:23:21     36s] (I)       blocked tracks on layer8 : = 252 / 1488 (16.94%)
[05/07 13:23:21     36s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Reset routing kernel
[05/07 13:23:21     36s] (I)       Started Initialization ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       numLocalWires=54804  numGlobalNetBranches=12536  numLocalNetBranches=14965
[05/07 13:23:21     36s] (I)       totalPins=48291  totalGlobalPin=12616 (26.12%)
[05/07 13:23:21     36s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Generate topology ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       total 2D Cap : 122099 = (52016 H, 70083 V)
[05/07 13:23:21     36s] (I)       
[05/07 13:23:21     36s] (I)       ============  Phase 1a Route ============
[05/07 13:23:21     36s] (I)       Started Phase 1a ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Pattern routing (1T) ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 13:23:21     36s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Usage: 15015 = (9379 H, 5636 V) = (18.03% H, 8.04% V) = (2.026e+05um H, 1.217e+05um V)
[05/07 13:23:21     36s] (I)       Started Add via demand to 2D ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       
[05/07 13:23:21     36s] (I)       ============  Phase 1b Route ============
[05/07 13:23:21     36s] (I)       Started Phase 1b ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Usage: 15015 = (9379 H, 5636 V) = (18.03% H, 8.04% V) = (2.026e+05um H, 1.217e+05um V)
[05/07 13:23:21     36s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/07 13:23:21     36s] 
[05/07 13:23:21     36s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] (I)       Started Export 2D cong map ( Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/07 13:23:21     36s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.93 MB )
[05/07 13:23:21     36s] <CMD> psp::embedded_egr_term_
[05/07 13:23:21     36s] Finished Early Global Route rough congestion estimation: mem = 1345.9M
[05/07 13:23:21     36s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.066, REAL:0.066, MEM:1345.9M
[05/07 13:23:21     36s] earlyGlobalRoute rough estimation gcell size 9 row height
[05/07 13:23:21     36s] OPERPROF: Starting CDPad at level 1, MEM:1345.9M
[05/07 13:23:21     36s] CDPadU 0.836 -> 0.836. R=0.723, N=12307, GS=21.600
[05/07 13:23:21     36s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.025, MEM:1345.9M
[05/07 13:23:21     36s] OPERPROF: Starting npMain at level 1, MEM:1345.9M
[05/07 13:23:21     36s] OPERPROF:   Starting npPlace at level 2, MEM:1345.9M
[05/07 13:23:21     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.030, MEM:1364.0M
[05/07 13:23:21     36s] OPERPROF: Finished npMain at level 1, CPU:0.102, REAL:0.102, MEM:1364.0M
[05/07 13:23:21     36s] Global placement CDP skipped at cutLevel 7.
[05/07 13:23:21     36s] Iteration  7: Total net bbox = 2.929e+05 (1.92e+05 1.01e+05)
[05/07 13:23:21     36s]               Est.  stn bbox = 3.906e+05 (2.59e+05 1.31e+05)
[05/07 13:23:21     36s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1364.0M
[05/07 13:23:23     38s] nrCritNet: 0.00% ( 0 / 12351 ) cutoffSlk: 214748364.7ps stdDelay: 9.8ps
[05/07 13:23:25     39s] nrCritNet: 0.00% ( 0 / 12351 ) cutoffSlk: 214748364.7ps stdDelay: 9.8ps
[05/07 13:23:25     39s] Iteration  8: Total net bbox = 2.929e+05 (1.92e+05 1.01e+05)
[05/07 13:23:25     39s]               Est.  stn bbox = 3.906e+05 (2.59e+05 1.31e+05)
[05/07 13:23:25     39s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 1364.0M
[05/07 13:23:25     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1364.0M
[05/07 13:23:25     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 13:23:25     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:1364.0M
[05/07 13:23:25     39s] OPERPROF: Starting npMain at level 1, MEM:1364.0M
[05/07 13:23:25     40s] OPERPROF:   Starting npPlace at level 2, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF:   Finished npPlace at level 2, CPU:5.310, REAL:5.312, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF: Finished npMain at level 1, CPU:5.410, REAL:5.412, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1364.0M
[05/07 13:23:30     45s] *Info(CAP): clkGateAware moves 43 insts, mean move: 61.83 um, max move: 112.82 um
[05/07 13:23:30     45s] *Info(CAP): max move on inst (clk_gate_block_reg_reg_2_0/latch): (27.18, 95.55) --> (128.20, 83.75)
[05/07 13:23:30     45s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1364.0M
[05/07 13:23:30     45s] Starting Early Global Route rough congestion estimation: mem = 1364.0M
[05/07 13:23:30     45s] <CMD> psp::embedded_egr_init_
[05/07 13:23:30     45s] (I)       Started Import and model ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Create place DB ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Import place data ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read instances and placement ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read nets ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Create route DB ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       == Non-default Options ==
[05/07 13:23:30     45s] (I)       Print mode                                         : 2
[05/07 13:23:30     45s] (I)       Stop if highly congested                           : false
[05/07 13:23:30     45s] (I)       Maximum routing layer                              : 8
[05/07 13:23:30     45s] (I)       Assign partition pins                              : false
[05/07 13:23:30     45s] (I)       Support large GCell                                : true
[05/07 13:23:30     45s] (I)       Number of threads                                  : 1
[05/07 13:23:30     45s] (I)       Number of rows per GCell                           : 5
[05/07 13:23:30     45s] (I)       Max num rows per GCell                             : 32
[05/07 13:23:30     45s] (I)       Method to set GCell size                           : row
[05/07 13:23:30     45s] (I)       Counted 3346 PG shapes. We will not process PG shapes layer by layer.
[05/07 13:23:30     45s] (I)       Started Import route data (1T) ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       ============== Pin Summary ==============
[05/07 13:23:30     45s] (I)       +-------+--------+---------+------------+
[05/07 13:23:30     45s] (I)       | Layer | # pins | % total |      Group |
[05/07 13:23:30     45s] (I)       +-------+--------+---------+------------+
[05/07 13:23:30     45s] (I)       |     1 |  48215 |   99.84 |        Pin |
[05/07 13:23:30     45s] (I)       |     2 |      0 |    0.00 | Pin access |
[05/07 13:23:30     45s] (I)       |     3 |     76 |    0.16 | Pin access |
[05/07 13:23:30     45s] (I)       |     4 |      0 |    0.00 |      Upper |
[05/07 13:23:30     45s] (I)       |     5 |      0 |    0.00 |      Upper |
[05/07 13:23:30     45s] (I)       |     6 |      0 |    0.00 |      Upper |
[05/07 13:23:30     45s] (I)       |     7 |      0 |    0.00 |      Upper |
[05/07 13:23:30     45s] (I)       |     8 |      0 |    0.00 |      Upper |
[05/07 13:23:30     45s] (I)       +-------+--------+---------+------------+
[05/07 13:23:30     45s] (I)       Use row-based GCell size
[05/07 13:23:30     45s] (I)       Use row-based GCell align
[05/07 13:23:30     45s] (I)       GCell unit size   : 4800
[05/07 13:23:30     45s] (I)       GCell multiplier  : 5
[05/07 13:23:30     45s] (I)       GCell row height  : 4800
[05/07 13:23:30     45s] (I)       Actual row height : 4800
[05/07 13:23:30     45s] (I)       GCell align ref   : 24000 24000
[05/07 13:23:30     45s] [NR-eGR] Track table information for default rule: 
[05/07 13:23:30     45s] [NR-eGR] M1 has no routable track
[05/07 13:23:30     45s] [NR-eGR] M2 has single uniform track structure
[05/07 13:23:30     45s] [NR-eGR] M3 has single uniform track structure
[05/07 13:23:30     45s] [NR-eGR] M4 has single uniform track structure
[05/07 13:23:30     45s] [NR-eGR] BA has single uniform track structure
[05/07 13:23:30     45s] [NR-eGR] BB has single uniform track structure
[05/07 13:23:30     45s] [NR-eGR] BD has single uniform track structure
[05/07 13:23:30     45s] [NR-eGR] LB has single uniform track structure
[05/07 13:23:30     45s] (I)       =============== Default via ================
[05/07 13:23:30     45s] (I)       +---+------------------+-------------------+
[05/07 13:23:30     45s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[05/07 13:23:30     45s] (I)       +---+------------------+-------------------+
[05/07 13:23:30     45s] (I)       | 1 |    4  V1_0_VV    |   91  V1_1_X2N_HV |
[05/07 13:23:30     45s] (I)       | 2 |  478  V2_0_VH    |  494  V2_0_X2W_VH |
[05/07 13:23:30     45s] (I)       | 3 |  951  V3_0_HV    |  955  V3_0_X2W_HV |
[05/07 13:23:30     45s] (I)       | 4 | 1236  WT_0_XX    | 1241  WT_0_X2N_XX |
[05/07 13:23:30     45s] (I)       | 5 | 1274  WA_0_XX    | 1280  WA_0_X2S_XX |
[05/07 13:23:30     45s] (I)       | 6 | 1350  WB_0_XX    | 1355  WB_0_X2N_XX |
[05/07 13:23:30     45s] (I)       | 7 | 1426  VV_0_HV    | 1426  VV_0_HV     |
[05/07 13:23:30     45s] (I)       +---+------------------+-------------------+
[05/07 13:23:30     45s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read routing blockages ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read instance blockages ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read PG blockages ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] [NR-eGR] Read 5064 PG shapes
[05/07 13:23:30     45s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read boundary cut boxes ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] [NR-eGR] #Routing Blockages  : 0
[05/07 13:23:30     45s] [NR-eGR] #Instance Blockages : 0
[05/07 13:23:30     45s] [NR-eGR] #PG Blockages       : 5064
[05/07 13:23:30     45s] [NR-eGR] #Halo Blockages     : 0
[05/07 13:23:30     45s] [NR-eGR] #Boundary Blockages : 0
[05/07 13:23:30     45s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read blackboxes ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/07 13:23:30     45s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read prerouted ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 13:23:30     45s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read unlegalized nets ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read nets ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] [NR-eGR] Read numTotalNets=12351  numIgnoredNets=0
[05/07 13:23:30     45s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Set up via pillars ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       early_global_route_priority property id does not exist.
[05/07 13:23:30     45s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Model blockages into capacity
[05/07 13:23:30     45s] (I)       Read Num Blocks=5064  Num Prerouted Wires=0  Num CS=0
[05/07 13:23:30     45s] (I)       Started Initialize 3D capacity ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Layer 1 (V) : #blockages 919 : #preroutes 0
[05/07 13:23:30     45s] (I)       Layer 2 (H) : #blockages 902 : #preroutes 0
[05/07 13:23:30     45s] (I)       Layer 3 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:30     45s] (I)       Layer 4 (H) : #blockages 898 : #preroutes 0
[05/07 13:23:30     45s] (I)       Layer 5 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:30     45s] (I)       Layer 6 (H) : #blockages 497 : #preroutes 0
[05/07 13:23:30     45s] (I)       Layer 7 (V) : #blockages 52 : #preroutes 0
[05/07 13:23:30     45s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       -- layer congestion ratio --
[05/07 13:23:30     45s] (I)       Layer 1 : 0.100000
[05/07 13:23:30     45s] (I)       Layer 2 : 0.700000
[05/07 13:23:30     45s] (I)       Layer 3 : 0.700000
[05/07 13:23:30     45s] (I)       Layer 4 : 0.700000
[05/07 13:23:30     45s] (I)       Layer 5 : 0.700000
[05/07 13:23:30     45s] (I)       Layer 6 : 0.700000
[05/07 13:23:30     45s] (I)       Layer 7 : 0.700000
[05/07 13:23:30     45s] (I)       Layer 8 : 0.700000
[05/07 13:23:30     45s] (I)       ----------------------------
[05/07 13:23:30     45s] (I)       Number of ignored nets                =      0
[05/07 13:23:30     45s] (I)       Number of connected nets              =      0
[05/07 13:23:30     45s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/07 13:23:30     45s] (I)       Number of clock nets                  =     44.  Ignored: No
[05/07 13:23:30     45s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/07 13:23:30     45s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/07 13:23:30     45s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 13:23:30     45s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/07 13:23:30     45s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/07 13:23:30     45s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/07 13:23:30     45s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 13:23:30     45s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Read aux data ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Others data preparation ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] [NR-eGR] There are 44 clock nets ( 0 with NDR ).
[05/07 13:23:30     45s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Create route kernel ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Ndr track 0 does not exist
[05/07 13:23:30     45s] (I)       ---------------------Grid Graph Info--------------------
[05/07 13:23:30     45s] (I)       Routing area        : (0, 0) - (951600, 494400)
[05/07 13:23:30     45s] (I)       Core area           : (24000, 24000) - (927600, 470400)
[05/07 13:23:30     45s] (I)       Site width          :   500  (dbu)
[05/07 13:23:30     45s] (I)       Row height          :  4800  (dbu)
[05/07 13:23:30     45s] (I)       GCell row height    :  4800  (dbu)
[05/07 13:23:30     45s] (I)       GCell width         : 24000  (dbu)
[05/07 13:23:30     45s] (I)       GCell height        : 24000  (dbu)
[05/07 13:23:30     45s] (I)       Grid                :    40    21     8
[05/07 13:23:30     45s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/07 13:23:30     45s] (I)       Vertical capacity   :     0 24000     0 24000     0 24000     0 24000
[05/07 13:23:30     45s] (I)       Horizontal capacity :     0     0 24000     0 24000     0 24000     0
[05/07 13:23:30     45s] (I)       Default wire width  :   180   200   200   200   400   400   400  4800
[05/07 13:23:30     45s] (I)       Default wire space  :   180   200   200   200   400   400   400  2800
[05/07 13:23:30     45s] (I)       Default wire pitch  :   360   400   400   400   800   800   800  7600
[05/07 13:23:30     45s] (I)       Default pitch size  :   360   400   400   400   800   800   800  7600
[05/07 13:23:30     45s] (I)       First track coord   :     0   200   200   200  1000  1000  1000  9000
[05/07 13:23:30     45s] (I)       Num tracks per GCell: 66.67 60.00 60.00 60.00 30.00 30.00 30.00  3.16
[05/07 13:23:30     45s] (I)       Total num of tracks :     0  2379  1236  2379   617  1189   617   124
[05/07 13:23:30     45s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/07 13:23:30     45s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/07 13:23:30     45s] (I)       --------------------------------------------------------
[05/07 13:23:30     45s] 
[05/07 13:23:30     45s] [NR-eGR] ============ Routing rule table ============
[05/07 13:23:30     45s] [NR-eGR] Rule id: 0  Nets: 12351 
[05/07 13:23:30     45s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 13:23:30     45s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=800  L8=7600
[05/07 13:23:30     45s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:30     45s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:30     45s] [NR-eGR] ========================================
[05/07 13:23:30     45s] [NR-eGR] 
[05/07 13:23:30     45s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 13:23:30     45s] (I)       blocked tracks on layer2 : = 4687 / 49959 (9.38%)
[05/07 13:23:30     45s] (I)       blocked tracks on layer3 : = 2326 / 49440 (4.70%)
[05/07 13:23:30     45s] (I)       blocked tracks on layer4 : = 4674 / 49959 (9.36%)
[05/07 13:23:30     45s] (I)       blocked tracks on layer5 : = 1740 / 24680 (7.05%)
[05/07 13:23:30     45s] (I)       blocked tracks on layer6 : = 2508 / 24969 (10.04%)
[05/07 13:23:30     45s] (I)       blocked tracks on layer7 : = 7795 / 24680 (31.58%)
[05/07 13:23:30     45s] (I)       blocked tracks on layer8 : = 441 / 2604 (16.94%)
[05/07 13:23:30     45s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Reset routing kernel
[05/07 13:23:30     45s] (I)       Started Initialization ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       numLocalWires=35798  numGlobalNetBranches=12093  numLocalNetBranches=5829
[05/07 13:23:30     45s] (I)       totalPins=48291  totalGlobalPin=25276 (52.34%)
[05/07 13:23:30     45s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Generate topology ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       total 2D Cap : 212780 = (90288 H, 122492 V)
[05/07 13:23:30     45s] (I)       
[05/07 13:23:30     45s] (I)       ============  Phase 1a Route ============
[05/07 13:23:30     45s] (I)       Started Phase 1a ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Pattern routing (1T) ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 13:23:30     45s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Usage: 34852 = (20549 H, 14303 V) = (22.76% H, 11.68% V) = (2.466e+05um H, 1.716e+05um V)
[05/07 13:23:30     45s] (I)       Started Add via demand to 2D ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       
[05/07 13:23:30     45s] (I)       ============  Phase 1b Route ============
[05/07 13:23:30     45s] (I)       Started Phase 1b ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Usage: 34852 = (20549 H, 14303 V) = (22.76% H, 11.68% V) = (2.466e+05um H, 1.716e+05um V)
[05/07 13:23:30     45s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/07 13:23:30     45s] 
[05/07 13:23:30     45s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] (I)       Started Export 2D cong map ( Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/07 13:23:30     45s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.96 MB )
[05/07 13:23:30     45s] <CMD> psp::embedded_egr_term_
[05/07 13:23:30     45s] Finished Early Global Route rough congestion estimation: mem = 1364.0M
[05/07 13:23:30     45s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.072, REAL:0.072, MEM:1364.0M
[05/07 13:23:30     45s] earlyGlobalRoute rough estimation gcell size 5 row height
[05/07 13:23:30     45s] OPERPROF: Starting CDPad at level 1, MEM:1364.0M
[05/07 13:23:30     45s] CDPadU 0.836 -> 0.837. R=0.722, N=12307, GS=12.000
[05/07 13:23:30     45s] OPERPROF: Finished CDPad at level 1, CPU:0.028, REAL:0.028, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF: Starting npMain at level 1, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF:   Starting npPlace at level 2, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF:   Finished npPlace at level 2, CPU:0.029, REAL:0.029, MEM:1364.0M
[05/07 13:23:30     45s] OPERPROF: Finished npMain at level 1, CPU:0.104, REAL:0.105, MEM:1364.0M
[05/07 13:23:30     45s] Global placement CDP skipped at cutLevel 9.
[05/07 13:23:30     45s] Iteration  9: Total net bbox = 3.521e+05 (2.23e+05 1.29e+05)
[05/07 13:23:30     45s]               Est.  stn bbox = 4.697e+05 (3.00e+05 1.69e+05)
[05/07 13:23:30     45s]               cpu = 0:00:05.6 real = 0:00:05.0 mem = 1364.0M
[05/07 13:23:32     47s] nrCritNet: 0.00% ( 0 / 12351 ) cutoffSlk: 214748364.7ps stdDelay: 9.8ps
[05/07 13:23:34     49s] nrCritNet: 0.00% ( 0 / 12351 ) cutoffSlk: 214748364.7ps stdDelay: 9.8ps
[05/07 13:23:34     49s] Iteration 10: Total net bbox = 3.521e+05 (2.23e+05 1.29e+05)
[05/07 13:23:34     49s]               Est.  stn bbox = 4.697e+05 (3.00e+05 1.69e+05)
[05/07 13:23:34     49s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 1364.0M
[05/07 13:23:34     49s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1364.0M
[05/07 13:23:34     49s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 13:23:34     49s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:1364.0M
[05/07 13:23:34     49s] OPERPROF: Starting npMain at level 1, MEM:1364.0M
[05/07 13:23:34     49s] OPERPROF:   Starting npPlace at level 2, MEM:1364.0M
[05/07 13:23:46     61s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1364.0M
[05/07 13:23:46     61s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1364.0M
[05/07 13:23:46     61s] Iteration 11: Total net bbox = 3.651e+05 (2.24e+05 1.41e+05)
[05/07 13:23:46     61s]               Est.  stn bbox = 4.827e+05 (3.00e+05 1.83e+05)
[05/07 13:23:46     61s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1342.0M
[05/07 13:23:46     61s] OPERPROF:   Finished npPlace at level 2, CPU:12.136, REAL:12.141, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF: Finished npMain at level 1, CPU:12.214, REAL:12.218, MEM:1342.0M
[05/07 13:23:46     61s] Iteration 12: Total net bbox = 3.678e+05 (2.26e+05 1.42e+05)
[05/07 13:23:46     61s]               Est.  stn bbox = 4.854e+05 (3.02e+05 1.83e+05)
[05/07 13:23:46     61s]               cpu = 0:00:12.2 real = 0:00:12.0 mem = 1342.0M
[05/07 13:23:46     61s] Iteration 13: Total net bbox = 3.678e+05 (2.26e+05 1.42e+05)
[05/07 13:23:46     61s]               Est.  stn bbox = 4.854e+05 (3.02e+05 1.83e+05)
[05/07 13:23:46     61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1342.0M
[05/07 13:23:46     61s] [adp] clock
[05/07 13:23:46     61s] [adp] weight, nr nets, wire length
[05/07 13:23:46     61s] [adp]      0       44  9861.204000
[05/07 13:23:46     61s] [adp] data
[05/07 13:23:46     61s] [adp] weight, nr nets, wire length
[05/07 13:23:46     61s] [adp]      0    12307  357966.778500
[05/07 13:23:46     61s] [adp] 0.000000|0.000000|0.000000
[05/07 13:23:46     61s] Iteration 14: Total net bbox = 3.678e+05 (2.26e+05 1.42e+05)
[05/07 13:23:46     61s]               Est.  stn bbox = 4.854e+05 (3.02e+05 1.83e+05)
[05/07 13:23:46     61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1342.0M
[05/07 13:23:46     61s] *** cost = 3.678e+05 (2.26e+05 1.42e+05) (cpu for global=0:00:34.9) real=0:00:36.0***
[05/07 13:23:46     61s] Info: 43 clock gating cells identified, 43 (on average) moved 215/5
[05/07 13:23:46     61s] <CMD> reset_path_group
[05/07 13:23:46     61s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:46     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1342.0M
[05/07 13:23:46     61s] Solver runtime cpu: 0:00:25.7 real: 0:00:25.7
[05/07 13:23:46     61s] Core Placement runtime cpu: 0:00:26.8 real: 0:00:27.0
[05/07 13:23:46     61s] <CMD> scanReorder
[05/07 13:23:46     61s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/07 13:23:46     61s] Type 'man IMPSP-9025' for more detail.
[05/07 13:23:46     61s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1342.0M
[05/07 13:23:46     61s] z: 2, totalTracks: 1
[05/07 13:23:46     61s] z: 4, totalTracks: 1
[05/07 13:23:46     61s] z: 6, totalTracks: 1
[05/07 13:23:46     61s] z: 8, totalTracks: 1
[05/07 13:23:46     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[05/07 13:23:46     61s] All LLGs are deleted
[05/07 13:23:46     61s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1342.0M
[05/07 13:23:46     61s] Core basic site is cmos10sfadv12
[05/07 13:23:46     61s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.002, REAL:0.002, MEM:1342.0M
[05/07 13:23:46     61s] Fast DP-INIT is on for default
[05/07 13:23:46     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 13:23:46     61s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.029, REAL:0.029, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:       Starting CMU at level 4, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:1342.0M
[05/07 13:23:46     61s] 
[05/07 13:23:46     61s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 13:23:46     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.034, REAL:0.035, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1342.0M
[05/07 13:23:46     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1342.0MB).
[05/07 13:23:46     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:1342.0M
[05/07 13:23:46     61s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:1342.0M
[05/07 13:23:46     61s] TDRefine: refinePlace mode is spiral
[05/07 13:23:46     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.979022.1
[05/07 13:23:46     61s] OPERPROF: Starting RefinePlace at level 1, MEM:1342.0M
[05/07 13:23:46     61s] *** Starting refinePlace (0:01:01 mem=1342.0M) ***
[05/07 13:23:46     61s] Total net bbox length = 3.678e+05 (2.259e+05 1.419e+05) (ext = 1.096e+04)
[05/07 13:23:46     61s] # spcSbClkGt: 43
[05/07 13:23:46     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 13:23:46     61s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1342.0M
[05/07 13:23:46     61s] Starting refinePlace ...
[05/07 13:23:46     61s] ** Cut row section cpu time 0:00:00.0.
[05/07 13:23:46     61s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 13:23:47     61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1342.0MB) @(0:01:02 - 0:01:02).
[05/07 13:23:47     61s] Move report: preRPlace moves 12307 insts, mean move: 0.68 um, max move: 3.51 um 
[05/07 13:23:47     61s] 	Max move on inst (core/keymem/clock_r_REG1219_S9): (323.02, 143.34) --> (321.25, 141.60)
[05/07 13:23:47     61s] 	Length: 20 sites, height: 1 rows, site name: cmos10sfadv12, cell type: DFFRPQX0P5A12TR
[05/07 13:23:47     61s] wireLenOptFixPriorityInst 0 inst fixed
[05/07 13:23:47     61s] Placement tweakage begins.
[05/07 13:23:47     61s] wire length = 4.643e+05
[05/07 13:23:48     62s] wire length = 4.530e+05
[05/07 13:23:48     62s] Placement tweakage ends.
[05/07 13:23:48     62s] Move report: tweak moves 3977 insts, mean move: 4.14 um, max move: 49.00 um 
[05/07 13:23:48     62s] 	Max move on inst (clk_gate_key_reg_reg_5_0/latch): (101.50, 184.80) --> (52.50, 184.80)
[05/07 13:23:48     62s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=1350.0MB) @(0:01:02 - 0:01:03).
[05/07 13:23:48     62s] 
[05/07 13:23:48     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[05/07 13:23:48     63s] Move report: legalization moves 1187 insts, mean move: 3.38 um, max move: 17.95 um spiral
[05/07 13:23:48     63s] 	Max move on inst (core/enc_block/U824): (101.50, 93.60) --> (112.25, 100.80)
[05/07 13:23:48     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1350.0MB) @(0:01:03 - 0:01:03).
[05/07 13:23:48     63s] Move report: Detail placement moves 12307 insts, mean move: 2.13 um, max move: 49.11 um 
[05/07 13:23:48     63s] 	Max move on inst (clk_gate_key_reg_reg_5_0/latch): (101.48, 184.66) --> (52.50, 184.80)
[05/07 13:23:48     63s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1350.0MB
[05/07 13:23:48     63s] Statistics of distance of Instance movement in refine placement:
[05/07 13:23:48     63s]   maximum (X+Y) =        49.11 um
[05/07 13:23:48     63s]   inst (clk_gate_key_reg_reg_5_0/latch) with max move: (101.477, 184.665) -> (52.5, 184.8)
[05/07 13:23:48     63s]   mean    (X+Y) =         2.13 um
[05/07 13:23:48     63s] Summary Report:
[05/07 13:23:48     63s] Instances move: 12307 (out of 12307 movable)
[05/07 13:23:48     63s] Instances flipped: 0
[05/07 13:23:48     63s] Mean displacement: 2.13 um
[05/07 13:23:48     63s] Max displacement: 49.11 um (Instance: clk_gate_key_reg_reg_5_0/latch) (101.477, 184.665) -> (52.5, 184.8)
[05/07 13:23:48     63s] 	Length: 13 sites, height: 1 rows, site name: cmos10sfadv12, cell type: PREICGX0P5BA12TR
[05/07 13:23:48     63s] Total instances moved : 12307
[05/07 13:23:48     63s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.922, REAL:1.926, MEM:1350.0M
[05/07 13:23:48     63s] Total net bbox length = 3.640e+05 (2.206e+05 1.434e+05) (ext = 1.084e+04)
[05/07 13:23:48     63s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1350.0MB
[05/07 13:23:48     63s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=1350.0MB) @(0:01:01 - 0:01:03).
[05/07 13:23:48     63s] *** Finished refinePlace (0:01:03 mem=1350.0M) ***
[05/07 13:23:48     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.979022.1
[05/07 13:23:48     63s] OPERPROF: Finished RefinePlace at level 1, CPU:1.944, REAL:1.948, MEM:1350.0M
[05/07 13:23:48     63s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1350.0M
[05/07 13:23:48     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1350.0M
[05/07 13:23:48     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:1350.0M
[05/07 13:23:48     63s] All LLGs are deleted
[05/07 13:23:48     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1350.0M
[05/07 13:23:48     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1350.0M
[05/07 13:23:48     63s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.012, MEM:1330.0M
[05/07 13:23:48     63s] *** End of Placement (cpu=0:00:40.0, real=0:00:41.0, mem=1330.0M) ***
[05/07 13:23:48     63s] z: 2, totalTracks: 1
[05/07 13:23:48     63s] z: 4, totalTracks: 1
[05/07 13:23:48     63s] z: 6, totalTracks: 1
[05/07 13:23:48     63s] z: 8, totalTracks: 1
[05/07 13:23:48     63s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[05/07 13:23:48     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1330.0M
[05/07 13:23:48     63s] Core basic site is cmos10sfadv12
[05/07 13:23:48     63s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:1330.0M
[05/07 13:23:48     63s] Fast DP-INIT is on for default
[05/07 13:23:48     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 13:23:48     63s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.032, REAL:0.026, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.031, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.006, REAL:0.003, MEM:1330.0M
[05/07 13:23:48     63s] default core: bins with density > 0.750 = 39.47 % ( 75 / 190 )
[05/07 13:23:48     63s] Density distribution unevenness ratio = 7.006%
[05/07 13:23:48     63s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.008, REAL:0.004, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1330.0M
[05/07 13:23:48     63s] All LLGs are deleted
[05/07 13:23:48     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1330.0M
[05/07 13:23:48     63s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.015, REAL:0.009, MEM:1330.0M
[05/07 13:23:48     63s] *** Free Virtual Timing Model ...(mem=1330.0M)
[05/07 13:23:48     63s] Starting IO pin assignment...
[05/07 13:23:48     63s] <CMD> setDelayCalMode -engine aae
[05/07 13:23:49     63s] <CMD> all_setup_analysis_views
[05/07 13:23:49     63s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:49     63s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/07 13:23:49     63s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/07 13:23:49     63s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/07 13:23:49     63s] <CMD> get_ccopt_clock_trees *
[05/07 13:23:49     63s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/07 13:23:49     63s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/07 13:23:49     63s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/07 13:23:49     63s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/07 13:23:49     63s] <CMD> getPlaceMode -quiet -timingEffort
[05/07 13:23:49     63s] <CMD> getPlaceMode -quiet -place_global_exp_timing_effort_high_v2
[05/07 13:23:49     63s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/07 13:23:49     63s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/07 13:23:49     63s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/07 13:23:49     63s] **INFO: Enable pre-place timing setting for timing analysis
[05/07 13:23:49     63s] Set Using Default Delay Limit as 101.
[05/07 13:23:49     63s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/07 13:23:49     63s] <CMD> set delaycal_use_default_delay_limit 101
[05/07 13:23:49     63s] Set Default Net Delay as 0 ps.
[05/07 13:23:49     63s] <CMD> set delaycal_default_net_delay 0
[05/07 13:23:49     63s] Set Default Net Load as 0 pF. 
[05/07 13:23:49     63s] <CMD> set delaycal_default_net_load 0
[05/07 13:23:49     63s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/07 13:23:49     63s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/07 13:23:49     63s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/07 13:23:49     63s] <CMD> getAnalysisMode -checkType -quiet
[05/07 13:23:49     63s] <CMD> buildTimingGraph
[05/07 13:23:49     63s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/07 13:23:49     63s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/07 13:23:49     63s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/07 13:23:49     63s] **INFO: Analyzing IO path groups for slack adjustment
[05/07 13:23:49     63s] <CMD> get_global timing_enable_path_group_priority
[05/07 13:23:49     63s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/07 13:23:49     63s] <CMD> set_global timing_enable_path_group_priority false
[05/07 13:23:49     63s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/07 13:23:49     63s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/07 13:23:49     63s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:49     63s] <CMD> group_path -name in2reg_tmp.979022 -from {0x90 0x93} -to 0x94 -ignore_source_of_trigger_arc
[05/07 13:23:49     63s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/07 13:23:49     63s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:49     63s] <CMD> group_path -name in2out_tmp.979022 -from {0x97 0x9a} -to 0x9b -ignore_source_of_trigger_arc
[05/07 13:23:49     63s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:49     63s] <CMD> group_path -name reg2reg_tmp.979022 -from 0x9d -to 0x9e
[05/07 13:23:49     63s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:49     63s] <CMD> group_path -name reg2out_tmp.979022 -from 0xa1 -to 0xa2
[05/07 13:23:49     64s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/07 13:23:49     64s] <CMD> group_path -name clkgate_tmp.979022 -to 0xa4
[05/07 13:23:49     64s] <CMD> setPathGroupOptions reg2reg_tmp.979022 -effortLevel high
[05/07 13:23:49     64s] Effort level <high> specified for reg2reg_tmp.979022 path_group
[05/07 13:23:49     64s] #################################################################################
[05/07 13:23:49     64s] # Design Stage: PreRoute
[05/07 13:23:49     64s] # Design Name: aes
[05/07 13:23:49     64s] # Design Mode: 90nm
[05/07 13:23:49     64s] # Analysis Mode: MMMC Non-OCV 
[05/07 13:23:49     64s] # Parasitics Mode: No SPEF/RCDB 
[05/07 13:23:49     64s] # Signoff Settings: SI Off 
[05/07 13:23:49     64s] #################################################################################
[05/07 13:23:49     64s] Calculate delays in Single mode...
[05/07 13:23:49     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1318.4M, InitMEM = 1318.4M)
[05/07 13:23:49     64s] Start delay calculation (fullDC) (1 T). (MEM=1318.45)
[05/07 13:23:49     64s] End AAE Lib Interpolated Model. (MEM=1329.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 13:23:50     65s] Total number of fetched objects 12394
[05/07 13:23:51     65s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/07 13:23:51     65s] End delay calculation. (MEM=1369.66 CPU=0:00:01.3 REAL=0:00:02.0)
[05/07 13:23:51     65s] End delay calculation (fullDC). (MEM=1369.66 CPU=0:00:01.5 REAL=0:00:02.0)
[05/07 13:23:51     65s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1369.7M) ***
[05/07 13:23:51     65s] <CMD> reset_path_group -name reg2out_tmp.979022
[05/07 13:23:51     65s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:51     65s] <CMD> reset_path_group -name in2reg_tmp.979022
[05/07 13:23:51     65s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:51     65s] <CMD> reset_path_group -name in2out_tmp.979022
[05/07 13:23:51     65s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:51     65s] <CMD> reset_path_group -name clkgate_tmp.979022
[05/07 13:23:51     65s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:51     65s] <CMD> reset_path_group -name reg2reg_tmp.979022
[05/07 13:23:51     65s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/07 13:23:51     65s] **INFO: Disable pre-place timing setting for timing analysis
[05/07 13:23:51     65s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/07 13:23:51     66s] Set Using Default Delay Limit as 1000.
[05/07 13:23:51     66s] <CMD> set delaycal_use_default_delay_limit 1000
[05/07 13:23:51     66s] Set Default Net Delay as 1000 ps.
[05/07 13:23:51     66s] <CMD> set delaycal_default_net_delay 1000ps
[05/07 13:23:51     66s] Set Default Net Load as 0.5 pF. 
[05/07 13:23:51     66s] <CMD> set delaycal_default_net_load 0.5pf
[05/07 13:23:51     66s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/07 13:23:51     66s] <CMD> all_setup_analysis_views
[05/07 13:23:51     66s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/07 13:23:51     66s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -improveWithPsp
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/07 13:23:51     66s] <CMD> getPlaceMode -congRepair -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -fp -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/07 13:23:51     66s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/07 13:23:51     66s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[05/07 13:23:51     66s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/07 13:23:51     66s] <CMD> getPlaceMode -quickCTS -quiet
[05/07 13:23:51     66s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/07 13:23:51     66s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[05/07 13:23:51     66s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[05/07 13:23:51     66s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/07 13:23:51     66s] <CMD> congRepair
[05/07 13:23:51     66s] Info: Disable timing driven in postCTS congRepair.
[05/07 13:23:51     66s] 
[05/07 13:23:51     66s] Starting congRepair ...
[05/07 13:23:51     66s] User Input Parameters:
[05/07 13:23:51     66s] - Congestion Driven    : On
[05/07 13:23:51     66s] - Timing Driven        : Off
[05/07 13:23:51     66s] - Area-Violation Based : On
[05/07 13:23:51     66s] - Start Rollback Level : -5
[05/07 13:23:51     66s] - Legalized            : On
[05/07 13:23:51     66s] - Window Based         : Off
[05/07 13:23:51     66s] - eDen incr mode       : Off
[05/07 13:23:51     66s] - Small incr mode      : Off
[05/07 13:23:51     66s] 
[05/07 13:23:51     66s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1360.1M
[05/07 13:23:51     66s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.007, MEM:1360.1M
[05/07 13:23:51     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1360.1M
[05/07 13:23:51     66s] Starting Early Global Route congestion estimation: mem = 1360.1M
[05/07 13:23:51     66s] (I)       Started Import and model ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Create place DB ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Import place data ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read instances and placement ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read nets ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Create route DB ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       == Non-default Options ==
[05/07 13:23:51     66s] (I)       Maximum routing layer                              : 8
[05/07 13:23:51     66s] (I)       Number of threads                                  : 1
[05/07 13:23:51     66s] (I)       Use non-blocking free Dbs wires                    : false
[05/07 13:23:51     66s] (I)       Method to set GCell size                           : row
[05/07 13:23:51     66s] (I)       Counted 3346 PG shapes. We will not process PG shapes layer by layer.
[05/07 13:23:51     66s] (I)       Started Import route data (1T) ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       ============== Pin Summary ==============
[05/07 13:23:51     66s] (I)       +-------+--------+---------+------------+
[05/07 13:23:51     66s] (I)       | Layer | # pins | % total |      Group |
[05/07 13:23:51     66s] (I)       +-------+--------+---------+------------+
[05/07 13:23:51     66s] (I)       |     1 |  48215 |   99.84 |        Pin |
[05/07 13:23:51     66s] (I)       |     2 |      0 |    0.00 | Pin access |
[05/07 13:23:51     66s] (I)       |     3 |     76 |    0.16 | Pin access |
[05/07 13:23:51     66s] (I)       |     4 |      0 |    0.00 |      Upper |
[05/07 13:23:51     66s] (I)       |     5 |      0 |    0.00 |      Upper |
[05/07 13:23:51     66s] (I)       |     6 |      0 |    0.00 |      Upper |
[05/07 13:23:51     66s] (I)       |     7 |      0 |    0.00 |      Upper |
[05/07 13:23:51     66s] (I)       |     8 |      0 |    0.00 |      Upper |
[05/07 13:23:51     66s] (I)       +-------+--------+---------+------------+
[05/07 13:23:51     66s] (I)       Use row-based GCell size
[05/07 13:23:51     66s] (I)       Use row-based GCell align
[05/07 13:23:51     66s] (I)       GCell unit size   : 4800
[05/07 13:23:51     66s] (I)       GCell multiplier  : 1
[05/07 13:23:51     66s] (I)       GCell row height  : 4800
[05/07 13:23:51     66s] (I)       Actual row height : 4800
[05/07 13:23:51     66s] (I)       GCell align ref   : 24000 24000
[05/07 13:23:51     66s] [NR-eGR] Track table information for default rule: 
[05/07 13:23:51     66s] [NR-eGR] M1 has no routable track
[05/07 13:23:51     66s] [NR-eGR] M2 has single uniform track structure
[05/07 13:23:51     66s] [NR-eGR] M3 has single uniform track structure
[05/07 13:23:51     66s] [NR-eGR] M4 has single uniform track structure
[05/07 13:23:51     66s] [NR-eGR] BA has single uniform track structure
[05/07 13:23:51     66s] [NR-eGR] BB has single uniform track structure
[05/07 13:23:51     66s] [NR-eGR] BD has single uniform track structure
[05/07 13:23:51     66s] [NR-eGR] LB has single uniform track structure
[05/07 13:23:51     66s] (I)       =============== Default via ================
[05/07 13:23:51     66s] (I)       +---+------------------+-------------------+
[05/07 13:23:51     66s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[05/07 13:23:51     66s] (I)       +---+------------------+-------------------+
[05/07 13:23:51     66s] (I)       | 1 |    4  V1_0_VV    |   91  V1_1_X2N_HV |
[05/07 13:23:51     66s] (I)       | 2 |  478  V2_0_VH    |  494  V2_0_X2W_VH |
[05/07 13:23:51     66s] (I)       | 3 |  951  V3_0_HV    |  955  V3_0_X2W_HV |
[05/07 13:23:51     66s] (I)       | 4 | 1236  WT_0_XX    | 1241  WT_0_X2N_XX |
[05/07 13:23:51     66s] (I)       | 5 | 1274  WA_0_XX    | 1280  WA_0_X2S_XX |
[05/07 13:23:51     66s] (I)       | 6 | 1350  WB_0_XX    | 1355  WB_0_X2N_XX |
[05/07 13:23:51     66s] (I)       | 7 | 1426  VV_0_HV    | 1426  VV_0_HV     |
[05/07 13:23:51     66s] (I)       +---+------------------+-------------------+
[05/07 13:23:51     66s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read routing blockages ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read instance blockages ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read PG blockages ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Read 5064 PG shapes
[05/07 13:23:51     66s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read boundary cut boxes ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] [NR-eGR] #Routing Blockages  : 0
[05/07 13:23:51     66s] [NR-eGR] #Instance Blockages : 0
[05/07 13:23:51     66s] [NR-eGR] #PG Blockages       : 5064
[05/07 13:23:51     66s] [NR-eGR] #Halo Blockages     : 0
[05/07 13:23:51     66s] [NR-eGR] #Boundary Blockages : 0
[05/07 13:23:51     66s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read blackboxes ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/07 13:23:51     66s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read prerouted ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 13:23:51     66s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read unlegalized nets ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read nets ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Read numTotalNets=12351  numIgnoredNets=0
[05/07 13:23:51     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Set up via pillars ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       early_global_route_priority property id does not exist.
[05/07 13:23:51     66s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Model blockages into capacity
[05/07 13:23:51     66s] (I)       Read Num Blocks=5064  Num Prerouted Wires=0  Num CS=0
[05/07 13:23:51     66s] (I)       Started Initialize 3D capacity ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Layer 1 (V) : #blockages 919 : #preroutes 0
[05/07 13:23:51     66s] (I)       Layer 2 (H) : #blockages 902 : #preroutes 0
[05/07 13:23:51     66s] (I)       Layer 3 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:51     66s] (I)       Layer 4 (H) : #blockages 898 : #preroutes 0
[05/07 13:23:51     66s] (I)       Layer 5 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:51     66s] (I)       Layer 6 (H) : #blockages 497 : #preroutes 0
[05/07 13:23:51     66s] (I)       Layer 7 (V) : #blockages 52 : #preroutes 0
[05/07 13:23:51     66s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       -- layer congestion ratio --
[05/07 13:23:51     66s] (I)       Layer 1 : 0.100000
[05/07 13:23:51     66s] (I)       Layer 2 : 0.700000
[05/07 13:23:51     66s] (I)       Layer 3 : 0.700000
[05/07 13:23:51     66s] (I)       Layer 4 : 0.700000
[05/07 13:23:51     66s] (I)       Layer 5 : 0.700000
[05/07 13:23:51     66s] (I)       Layer 6 : 0.700000
[05/07 13:23:51     66s] (I)       Layer 7 : 0.700000
[05/07 13:23:51     66s] (I)       Layer 8 : 0.700000
[05/07 13:23:51     66s] (I)       ----------------------------
[05/07 13:23:51     66s] (I)       Number of ignored nets                =      0
[05/07 13:23:51     66s] (I)       Number of connected nets              =      0
[05/07 13:23:51     66s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/07 13:23:51     66s] (I)       Number of clock nets                  =     44.  Ignored: No
[05/07 13:23:51     66s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/07 13:23:51     66s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/07 13:23:51     66s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 13:23:51     66s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/07 13:23:51     66s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/07 13:23:51     66s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/07 13:23:51     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 13:23:51     66s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Read aux data ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Others data preparation ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] [NR-eGR] There are 44 clock nets ( 0 with NDR ).
[05/07 13:23:51     66s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Create route kernel ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Ndr track 0 does not exist
[05/07 13:23:51     66s] (I)       ---------------------Grid Graph Info--------------------
[05/07 13:23:51     66s] (I)       Routing area        : (0, 0) - (951600, 494400)
[05/07 13:23:51     66s] (I)       Core area           : (24000, 24000) - (927600, 470400)
[05/07 13:23:51     66s] (I)       Site width          :   500  (dbu)
[05/07 13:23:51     66s] (I)       Row height          :  4800  (dbu)
[05/07 13:23:51     66s] (I)       GCell row height    :  4800  (dbu)
[05/07 13:23:51     66s] (I)       GCell width         :  4800  (dbu)
[05/07 13:23:51     66s] (I)       GCell height        :  4800  (dbu)
[05/07 13:23:51     66s] (I)       Grid                :   199   103     8
[05/07 13:23:51     66s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/07 13:23:51     66s] (I)       Vertical capacity   :     0  4800     0  4800     0  4800     0  4800
[05/07 13:23:51     66s] (I)       Horizontal capacity :     0     0  4800     0  4800     0  4800     0
[05/07 13:23:51     66s] (I)       Default wire width  :   180   200   200   200   400   400   400  4800
[05/07 13:23:51     66s] (I)       Default wire space  :   180   200   200   200   400   400   400  2800
[05/07 13:23:51     66s] (I)       Default wire pitch  :   360   400   400   400   800   800   800  7600
[05/07 13:23:51     66s] (I)       Default pitch size  :   360   400   400   400   800   800   800  7600
[05/07 13:23:51     66s] (I)       First track coord   :     0   200   200   200  1000  1000  1000  9000
[05/07 13:23:51     66s] (I)       Num tracks per GCell: 13.33 12.00 12.00 12.00  6.00  6.00  6.00  0.63
[05/07 13:23:51     66s] (I)       Total num of tracks :     0  2379  1236  2379   617  1189   617   124
[05/07 13:23:51     66s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/07 13:23:51     66s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/07 13:23:51     66s] (I)       --------------------------------------------------------
[05/07 13:23:51     66s] 
[05/07 13:23:51     66s] [NR-eGR] ============ Routing rule table ============
[05/07 13:23:51     66s] [NR-eGR] Rule id: 0  Nets: 12351 
[05/07 13:23:51     66s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 13:23:51     66s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=800  L8=7600
[05/07 13:23:51     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:51     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:51     66s] [NR-eGR] ========================================
[05/07 13:23:51     66s] [NR-eGR] 
[05/07 13:23:51     66s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 13:23:51     66s] (I)       blocked tracks on layer2 : = 21873 / 245037 (8.93%)
[05/07 13:23:51     66s] (I)       blocked tracks on layer3 : = 5370 / 245964 (2.18%)
[05/07 13:23:51     66s] (I)       blocked tracks on layer4 : = 21882 / 245037 (8.93%)
[05/07 13:23:51     66s] (I)       blocked tracks on layer5 : = 4150 / 122783 (3.38%)
[05/07 13:23:51     66s] (I)       blocked tracks on layer6 : = 11744 / 122467 (9.59%)
[05/07 13:23:51     66s] (I)       blocked tracks on layer7 : = 30922 / 122783 (25.18%)
[05/07 13:23:51     66s] (I)       blocked tracks on layer8 : = 2127 / 12772 (16.65%)
[05/07 13:23:51     66s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Reset routing kernel
[05/07 13:23:51     66s] (I)       Started Global Routing ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Initialization ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       totalPins=48291  totalGlobalPin=46984 (97.29%)
[05/07 13:23:51     66s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Net group 1 ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Generate topology ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       total 2D Cap : 1055955 = (455975 H, 599980 V)
[05/07 13:23:51     66s] [NR-eGR] Layer group 1: route 12351 net(s) in layer range [2, 8]
[05/07 13:23:51     66s] (I)       
[05/07 13:23:51     66s] (I)       ============  Phase 1a Route ============
[05/07 13:23:51     66s] (I)       Started Phase 1a ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Pattern routing (1T) ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Pattern routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 13:23:51     66s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Usage: 183836 = (106343 H, 77493 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:23:51     66s] (I)       Started Add via demand to 2D ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       
[05/07 13:23:51     66s] (I)       ============  Phase 1b Route ============
[05/07 13:23:51     66s] (I)       Started Phase 1b ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Monotonic routing (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Usage: 183882 = (106351 H, 77531 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.861e+05um V)
[05/07 13:23:51     66s] (I)       Overflow of layer group 1: 0.48% H + 0.00% V. EstWL: 4.413168e+05um
[05/07 13:23:51     66s] (I)       Congestion metric : 0.48%H 0.00%V, 0.48%HV
[05/07 13:23:51     66s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/07 13:23:51     66s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       
[05/07 13:23:51     66s] (I)       ============  Phase 1c Route ============
[05/07 13:23:51     66s] (I)       Started Phase 1c ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Two level routing ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Level2 Grid: 40 x 21
[05/07 13:23:51     66s] (I)       Started Two Level Routing ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Usage: 183882 = (106351 H, 77531 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.861e+05um V)
[05/07 13:23:51     66s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       
[05/07 13:23:51     66s] (I)       ============  Phase 1d Route ============
[05/07 13:23:51     66s] (I)       Started Phase 1d ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Detoured routing ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Usage: 183900 = (106356 H, 77544 V) = (23.32% H, 12.92% V) = (2.553e+05um H, 1.861e+05um V)
[05/07 13:23:51     66s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       
[05/07 13:23:51     66s] (I)       ============  Phase 1e Route ============
[05/07 13:23:51     66s] (I)       Started Phase 1e ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Route legalization ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Usage: 183900 = (106356 H, 77544 V) = (23.32% H, 12.92% V) = (2.553e+05um H, 1.861e+05um V)
[05/07 13:23:51     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.49% H + 0.00% V. EstWL: 4.413600e+05um
[05/07 13:23:51     66s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       
[05/07 13:23:51     66s] (I)       ============  Phase 1l Route ============
[05/07 13:23:51     66s] (I)       Started Phase 1l ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Started Layer assignment (1T) ( Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.14 MB )
[05/07 13:23:51     66s] (I)       Finished Layer assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Net group 1 ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Started Clean cong LA ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/07 13:23:51     66s] (I)       Layer  2:     234314     77775         0           0      243576    ( 0.00%) 
[05/07 13:23:51     66s] (I)       Layer  3:     240413     83112         5           0      244728    ( 0.00%) 
[05/07 13:23:51     66s] (I)       Layer  4:     234312     13070         0          24      243552    ( 0.01%) 
[05/07 13:23:51     66s] (I)       Layer  5:     118816     24147        13           0      122364    ( 0.00%) 
[05/07 13:23:51     66s] (I)       Layer  6:     115628      3082         0          18      121770    ( 0.01%) 
[05/07 13:23:51     66s] (I)       Layer  7:      95164       423         0       16296      106068    (13.32%) 
[05/07 13:23:51     66s] (I)       Layer  8:      10533         0         0        6167        6652    (48.11%) 
[05/07 13:23:51     66s] (I)       Total:       1049180    201609        18       22505     1088710    ( 2.03%) 
[05/07 13:23:51     66s] (I)       
[05/07 13:23:51     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 13:23:51     66s] [NR-eGR]                        OverCon            
[05/07 13:23:51     66s] [NR-eGR]                         #Gcell     %Gcell
[05/07 13:23:51     66s] [NR-eGR]       Layer                (2)    OverCon 
[05/07 13:23:51     66s] [NR-eGR] ----------------------------------------------
[05/07 13:23:51     66s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:51     66s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:51     66s] [NR-eGR]      M3  (3)         5( 0.02%)   ( 0.02%) 
[05/07 13:23:51     66s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:51     66s] [NR-eGR]      BA  (5)        11( 0.05%)   ( 0.05%) 
[05/07 13:23:51     66s] [NR-eGR]      BB  (6)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:51     66s] [NR-eGR]      BD  (7)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:51     66s] [NR-eGR]      LB  (8)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:51     66s] [NR-eGR] ----------------------------------------------
[05/07 13:23:51     66s] [NR-eGR] Total               16( 0.01%)   ( 0.01%) 
[05/07 13:23:51     66s] [NR-eGR] 
[05/07 13:23:51     66s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Started Export 3D cong map ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       total 2D Cap : 1057815 = (456588 H, 601227 V)
[05/07 13:23:51     66s] (I)       Started Export 2D cong map ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/07 13:23:51     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 13:23:51     66s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 1368.1M
[05/07 13:23:51     66s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.246, REAL:0.247, MEM:1368.1M
[05/07 13:23:51     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:1368.1M
[05/07 13:23:51     66s] [hotspot] +------------+---------------+---------------+
[05/07 13:23:51     66s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 13:23:51     66s] [hotspot] +------------+---------------+---------------+
[05/07 13:23:51     66s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 13:23:51     66s] [hotspot] +------------+---------------+---------------+
[05/07 13:23:51     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 13:23:51     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 13:23:51     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1368.1M
[05/07 13:23:51     66s] Skipped repairing congestion.
[05/07 13:23:51     66s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1368.1M
[05/07 13:23:51     66s] Starting Early Global Route wiring: mem = 1368.1M
[05/07 13:23:51     66s] (I)       ============= Track Assignment ============
[05/07 13:23:51     66s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Started Track Assignment (1T) ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[05/07 13:23:51     66s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Run Multi-thread track assignment
[05/07 13:23:51     66s] (I)       Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Started Export ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Started Export DB wires ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Started Export all nets ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Finished Export all nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Started Set wire vias ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] Finished Export DB wires ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:23:51     66s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 48215
[05/07 13:23:51     66s] [NR-eGR]     M2  (2V) length: 1.643597e+05um, number of vias: 77801
[05/07 13:23:51     66s] [NR-eGR]     M3  (3H) length: 2.003920e+05um, number of vias: 3980
[05/07 13:23:51     66s] [NR-eGR]     M4  (4V) length: 2.580098e+04um, number of vias: 1393
[05/07 13:23:51     66s] [NR-eGR]     BA  (5H) length: 5.760980e+04um, number of vias: 791
[05/07 13:23:51     66s] [NR-eGR]     BB  (6V) length: 7.402525e+03um, number of vias: 16
[05/07 13:23:51     66s] [NR-eGR]     BD  (7H) length: 1.025900e+03um, number of vias: 0
[05/07 13:23:51     66s] [NR-eGR]     LB  (8V) length: 0.000000e+00um, number of vias: 0
[05/07 13:23:51     66s] [NR-eGR] Total length: 4.565909e+05um, number of vias: 132196
[05/07 13:23:51     66s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:23:51     66s] [NR-eGR] Total eGR-routed clock nets wire length: 2.826255e+04um 
[05/07 13:23:51     66s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:23:51     66s] (I)       Started Update net boxes ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Started Update timing ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Started Postprocess design ( Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1368.14 MB )
[05/07 13:23:51     66s] Early Global Route wiring runtime: 0.25 seconds, mem = 1368.1M
[05/07 13:23:51     66s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.253, REAL:0.254, MEM:1368.1M
[05/07 13:23:51     66s] Tdgp not successfully inited but do clear! skip clearing
[05/07 13:23:51     66s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[05/07 13:23:51     66s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/07 13:23:51     66s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/07 13:23:51     66s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/07 13:23:51     66s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/07 13:23:51     66s] <CMD> all_setup_analysis_views
[05/07 13:23:51     66s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:51     66s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/07 13:23:51     66s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/07 13:23:51     66s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -timingEffort
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -place_global_exp_timing_effort_high_v2
[05/07 13:23:51     66s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/07 13:23:51     66s] *** Finishing placeDesign default flow ***
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/07 13:23:51     66s] **placeDesign ... cpu = 0: 0:46, real = 0: 0:47, mem = 1274.1M **
[05/07 13:23:51     66s] <CMD> getPlaceMode -trimView -quiet
[05/07 13:23:51     66s] <CMD> getOptMode -quiet -viewOptPolishing
[05/07 13:23:51     66s] <CMD> getOptMode -quiet -fastViewOpt
[05/07 13:23:51     66s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/07 13:23:51     66s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[05/07 13:23:51     66s] Tdgp not successfully inited but do clear! skip clearing
[05/07 13:23:51     66s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/07 13:23:51     66s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:51     66s] <CMD> setExtractRCMode -engine preRoute
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/07 13:23:51     66s] <CMD> setPlaceMode -ignoreScan true -quiet
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -repairPlace
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/07 13:23:51     66s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[05/07 13:23:51     66s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[05/07 13:23:51     66s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -clusterMode
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/07 13:23:51     66s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/07 13:23:51     66s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/07 13:23:51     66s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/07 13:23:51     66s] <CMD> getPlaceMode -fp -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -fastfp -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -doRPlace -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[05/07 13:23:51     66s] <CMD> getPlaceMode -quickCTS -quiet
[05/07 13:23:51     66s] <CMD> set spgFlowInInitialPlace 0
[05/07 13:23:51     66s] <CMD> getPlaceMode -user -maxRouteLayer
[05/07 13:23:51     66s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/07 13:23:51     66s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/07 13:23:51     66s] <CMD> getDesignMode -quiet -flowEffort
[05/07 13:23:51     66s] <CMD> report_message -end_cmd
[05/07 13:23:51     66s] 
[05/07 13:23:51     66s] *** Summary of all messages that are not suppressed in this session:
[05/07 13:23:51     66s] Severity  ID               Count  Summary                                  
[05/07 13:23:51     66s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/07 13:23:51     66s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/07 13:23:51     66s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/07 13:23:51     66s] *** Message Summary: 4 warning(s), 0 error(s)
[05/07 13:23:51     66s] 
[05/07 13:23:51     66s] <CMD> um::create_snapshot -name final -auto min
[05/07 13:23:51     66s] <CMD> um::pop_snapshot_stack
[05/07 13:23:51     66s] <CMD> um::create_snapshot -name place_design
[05/07 13:23:51     66s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/07 13:23:51     66s] <CMD> setDrawView place
[05/07 13:23:51     66s] <CMD> setOptMode -yieldEffort none -effort high -maxDensity 0.95 -fixDRC true -fixFanoutLoad true -optimizeFF true -simplifyNetlist false -holdTargetSlack 0.0 -setupTargetSlack 0.0
[05/07 13:23:51     66s] <CMD> clearClockDomains
[05/07 13:23:51     66s] **WARN: (IMPSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[05/07 13:23:51     66s]  be discontinued in a future release of the software. You should update your scripts to be 
[05/07 13:23:51     66s]  compatible with the path group based flow - refer to the reset_path_group command. 
[05/07 13:23:51     66s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[05/07 13:23:51     66s]  for the path group flow.
[05/07 13:23:51     66s] <CMD> setClockDomains -all
[05/07 13:23:51     66s] **WARN: (IMPSYC-6122):	The setClockDomains command is obsolete - support for this command will 
[05/07 13:23:51     66s]  be discontinued in a future release of the software. You should update your scripts to be 
[05/07 13:23:51     66s]  compatible with the path group based flow - refer to the SDC group_path and the EDI 
[05/07 13:23:51     66s]  createBasicPathGroups commands.  In this release, the setClockDomains command will 
[05/07 13:23:51     66s]  be translated to the equivalent commands for the path group flow to allow 
[05/07 13:23:51     66s]  optDesign to proceed with Setup fixing as in clockDomain mode. For Hold fixing, to focus 
[05/07 13:23:51     66s]  just on one path_group, you have to give the list of all the other remaining 
[05/07 13:23:51     66s]  path_groups to setOptMode -ignorePathGroupsForHold option.
[05/07 13:23:51     66s] **WARN: (IMPSYC-1873):	The setClockDomains -all option is unsupported in the CTE mode. 
[05/07 13:23:51     66s] <CMD> setOptMode -usefulSkew false
[05/07 13:23:51     66s] <CMD> optDesign -preCTS -drv -outDir ./reports/preCTSOptTiming
[05/07 13:23:52     66s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1305.1M, totSessionCpu=0:01:07 **
[05/07 13:23:52     66s] **INFO: User settings:
[05/07 13:23:52     66s] setExtractRCMode -engine                  preRoute
[05/07 13:23:52     66s] setDelayCalMode -engine                   aae
[05/07 13:23:52     66s] setDelayCalMode -ignoreNetLoad            false
[05/07 13:23:52     66s] setOptMode -effort                        high
[05/07 13:23:52     66s] setOptMode -fixDrc                        true
[05/07 13:23:52     66s] setOptMode -fixFanoutLoad                 true
[05/07 13:23:52     66s] setOptMode -holdTargetSlack               0
[05/07 13:23:52     66s] setOptMode -maxDensity                    0.95
[05/07 13:23:52     66s] setOptMode -optimizeFF                    true
[05/07 13:23:52     66s] setOptMode -setupTargetSlack              0
[05/07 13:23:52     66s] setOptMode -simplifyNetlist               false
[05/07 13:23:52     66s] setOptMode -usefulSkew                    false
[05/07 13:23:52     66s] setOptMode -yieldEffort                   none
[05/07 13:23:52     66s] setPlaceMode -place_global_cong_effort    auto
[05/07 13:23:52     66s] setPlaceMode -place_global_ignore_scan    true
[05/07 13:23:52     66s] setPlaceMode -place_global_place_io_pins  true
[05/07 13:23:52     66s] setPlaceMode -timingDriven                true
[05/07 13:23:52     66s] setAnalysisMode -analysisType             single
[05/07 13:23:52     66s] setAnalysisMode -clkSrcPath               true
[05/07 13:23:52     66s] setAnalysisMode -clockPropagation         sdcControl
[05/07 13:23:52     66s] setAnalysisMode -virtualIPO               false
[05/07 13:23:52     66s] 
[05/07 13:23:52     66s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/07 13:23:52     66s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/07 13:23:52     66s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:06.6/0:01:25.9 (0.8), mem = 1274.1M
[05/07 13:23:52     66s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:06.6/0:01:25.9 (0.8), mem = 1274.1M
[05/07 13:23:52     66s] GigaOpt running with 1 threads.
[05/07 13:23:52     66s] Info: 1 threads available for lower-level modules during optimization.
[05/07 13:23:52     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:1274.1M
[05/07 13:23:52     66s] z: 2, totalTracks: 1
[05/07 13:23:52     66s] z: 4, totalTracks: 1
[05/07 13:23:52     66s] z: 6, totalTracks: 1
[05/07 13:23:52     66s] z: 8, totalTracks: 1
[05/07 13:23:52     66s] #spOpts: hrOri=1 hrSnap=1 
[05/07 13:23:52     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1274.1M
[05/07 13:23:52     66s] Core basic site is cmos10sfadv12
[05/07 13:23:52     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:1274.1M
[05/07 13:23:52     66s] Fast DP-INIT is on for default
[05/07 13:23:52     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 13:23:52     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.027, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF:     Starting CMU at level 3, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:1274.1M
[05/07 13:23:52     66s] 
[05/07 13:23:52     66s] Bad Lib Cell Checking (CMU) is done! (0)
[05/07 13:23:52     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.031, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1274.1M
[05/07 13:23:52     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1274.1MB).
[05/07 13:23:52     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.048, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1274.1M
[05/07 13:23:52     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:1274.1M
[05/07 13:23:52     66s] 
[05/07 13:23:52     66s] Trim Metal Layers:
[05/07 13:23:52     66s] LayerId::1 widthSet size::1
[05/07 13:23:52     66s] LayerId::2 widthSet size::1
[05/07 13:23:52     66s] LayerId::3 widthSet size::1
[05/07 13:23:52     66s] LayerId::4 widthSet size::1
[05/07 13:23:52     66s] LayerId::5 widthSet size::1
[05/07 13:23:52     66s] LayerId::6 widthSet size::1
[05/07 13:23:52     66s] LayerId::7 widthSet size::1
[05/07 13:23:52     66s] LayerId::8 widthSet size::1
[05/07 13:23:52     66s] Updating RC grid for preRoute extraction ...
[05/07 13:23:52     66s] eee: pegSigSF::1.070000
[05/07 13:23:52     66s] Initializing multi-corner resistance tables ...
[05/07 13:23:52     66s] eee: l::1 avDens::0.152243 usedTrk::3653.832644 availTrk::24000.000000 sigTrk::3653.832644
[05/07 13:23:52     66s] eee: l::2 avDens::0.279727 usedTrk::6881.274343 availTrk::24600.000000 sigTrk::6881.274343
[05/07 13:23:52     66s] eee: l::3 avDens::0.322987 usedTrk::8526.864750 availTrk::26400.000000 sigTrk::8526.864750
[05/07 13:23:52     66s] eee: l::4 avDens::0.041959 usedTrk::1082.537353 availTrk::25800.000000 sigTrk::1082.537353
[05/07 13:23:52     66s] eee: l::5 avDens::0.207428 usedTrk::2526.473728 availTrk::12180.000000 sigTrk::2526.473728
[05/07 13:23:52     66s] eee: l::6 avDens::0.031167 usedTrk::312.292062 availTrk::10020.000000 sigTrk::312.292062
[05/07 13:23:52     66s] eee: l::7 avDens::0.042635 usedTrk::263.486476 availTrk::6180.000000 sigTrk::263.486476
[05/07 13:23:52     66s] eee: l::8 avDens::0.257621 usedTrk::125.284937 availTrk::486.315789 sigTrk::125.284937
[05/07 13:23:52     66s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:23:52     66s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332658 ; uaWl: 1.000000 ; uaWlH: 0.201141 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.560700 ; newSi: 0.078200 ; pMod: 82 ; 
[05/07 13:23:52     66s] 
[05/07 13:23:52     66s] Creating Lib Analyzer ...
[05/07 13:23:52     66s] Total number of usable buffers from Lib Analyzer: 75 ( DLY2X0P5A12TR BUFX2BA12TR BUFX2A12TR BUFX1P7BA12TR BUFX1P7A12TR BUFX1P4BA12TR BUFX1P4A12TR BUFX1P2BA12TR BUFX1P2A12TR BUFX1BA12TR BUFX1A12TR BUFX0P8BA12TR BUFX0P8A12TR BUFX0P7BA12TR BUFX0P7A12TR BUFHX1P4A12TR BUFHX1P2A12TR BUFHX1A12TR BUFHX0P8A12TR BUFHX0P7A12TR BUFX3BA12TR BUFX2P5BA12TR BUFX2P5A12TR BUFHX2A12TR BUFHX1P7A12TR FRICGX1BA12TR FRICGX0P8BA12TR FRICGX0P7BA12TR FRICGX0P6BA12TR FRICGX0P5BA12TR BUFX3A12TR BUFHX3A12TR BUFHX2P5A12TR FRICGX2BA12TR FRICGX1P7BA12TR FRICGX1P4BA12TR FRICGX1P2BA12TR BUFX4BA12TR BUFX4A12TR BUFX3P5BA12TR BUFX3P5A12TR BUFX5BA12TR BUFX5A12TR BUFHX4A12TR BUFHX3P5A12TR FRICGX3BA12TR FRICGX2P5BA12TR BUFX6BA12TR BUFX6A12TR BUFHX5A12TR FRICGX4BA12TR FRICGX3P5BA12TR BUFHX6A12TR BUFX7P5BA12TR BUFX7P5A12TR FRICGX5BA12TR BUFX9BA12TR BUFX9A12TR FRICGX6BA12TR BUFHX7P5A12TR BUFX11BA12TR BUFX11A12TR BUFHX9A12TR FRICGX7P5BA12TR FRICGX9BA12TR BUFX13BA12TR BUFX13A12TR BUFHX11A12TR BUFHX13A12TR FRICGX11BA12TR BUFX16BA12TR BUFX16A12TR FRICGX13BA12TR BUFHX16A12TR FRICGX16BA12TR)
[05/07 13:23:52     66s] Total number of usable inverters from Lib Analyzer: 40 ( INVX2BA12TR INVX2A12TR INVX1P7BA12TR INVX1P7A12TR INVX1P4BA12TR INVX1P4A12TR INVX1P2BA12TR INVX1P2A12TR INVX1BA12TR INVX1A12TR INVX0P8BA12TR INVX0P8A12TR INVX0P7BA12TR INVX0P7A12TR INVX0P6BA12TR INVX0P6A12TR INVX0P5BA12TR INVX0P5A12TR INVX3BA12TR INVX3A12TR INVX2P5BA12TR INVX2P5A12TR INVX4BA12TR INVX4A12TR INVX3P5BA12TR INVX3P5A12TR INVX5BA12TR INVX5A12TR INVX6BA12TR INVX6A12TR INVX7P5BA12TR INVX7P5A12TR INVX9BA12TR INVX9A12TR INVX11BA12TR INVX11A12TR INVX13BA12TR INVX13A12TR INVX16BA12TR INVX16A12TR)
[05/07 13:23:52     66s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY4X0P5A12TR)
[05/07 13:23:52     66s] 
[05/07 13:23:52     66s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:23:54     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=1296.2M
[05/07 13:23:54     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=1296.2M
[05/07 13:23:54     68s] Creating Lib Analyzer, finished. 
[05/07 13:23:54     68s] AAE DB initialization (MEM=1267.54 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/07 13:23:54     68s] #optDebug: fT-S <1 1 0 0 0>
[05/07 13:23:54     68s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/07 13:23:54     68s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/07 13:23:54     68s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1302.0M, totSessionCpu=0:01:09 **
[05/07 13:23:54     68s] *** optDesign -preCTS ***
[05/07 13:23:54     68s] DRC Margin: user margin 0.0; extra margin 0.2
[05/07 13:23:54     68s] Setup Target Slack: user slack 0; extra slack 0.0
[05/07 13:23:54     68s] Hold Target Slack: user slack 0
[05/07 13:23:54     68s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/07 13:23:54     68s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/07 13:23:54     68s] Type 'man IMPOPT-3195' for more detail.
[05/07 13:23:54     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1267.5M
[05/07 13:23:54     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:1267.5M
[05/07 13:23:54     69s] Multi-VT timing optimization disabled based on library information.
[05/07 13:23:54     69s] 
[05/07 13:23:54     69s] TimeStamp Deleting Cell Server Begin ...
[05/07 13:23:54     69s] Deleting Lib Analyzer.
[05/07 13:23:54     69s] 
[05/07 13:23:54     69s] TimeStamp Deleting Cell Server End ...
[05/07 13:23:54     69s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/07 13:23:54     69s] 
[05/07 13:23:54     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 13:23:54     69s] Summary for sequential cells identification: 
[05/07 13:23:54     69s]   Identified SBFF number: 148
[05/07 13:23:54     69s]   Identified MBFF number: 0
[05/07 13:23:54     69s]   Identified SB Latch number: 0
[05/07 13:23:54     69s]   Identified MB Latch number: 0
[05/07 13:23:54     69s]   Not identified SBFF number: 0
[05/07 13:23:54     69s]   Not identified MBFF number: 0
[05/07 13:23:54     69s]   Not identified SB Latch number: 0
[05/07 13:23:54     69s]   Not identified MB Latch number: 0
[05/07 13:23:54     69s]   Number of sequential cells which are not FFs: 106
[05/07 13:23:54     69s]  Visiting view : typical_view
[05/07 13:23:54     69s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/07 13:23:54     69s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/07 13:23:54     69s]  Visiting view : typical_view
[05/07 13:23:54     69s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/07 13:23:54     69s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/07 13:23:54     69s] TLC MultiMap info (StdDelay):
[05/07 13:23:54     69s]   : typical_corner + typical_lib + 1 + no RcCorner := 8ps
[05/07 13:23:54     69s]   : typical_corner + typical_lib + 1 + typical_rc := 9.8ps
[05/07 13:23:54     69s]  Setting StdDelay to: 9.8ps
[05/07 13:23:54     69s] 
[05/07 13:23:54     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 13:23:54     69s] 
[05/07 13:23:54     69s] TimeStamp Deleting Cell Server Begin ...
[05/07 13:23:54     69s] 
[05/07 13:23:54     69s] TimeStamp Deleting Cell Server End ...
[05/07 13:23:54     69s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1267.5M
[05/07 13:23:54     69s] All LLGs are deleted
[05/07 13:23:54     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1267.5M
[05/07 13:23:54     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1267.5M
[05/07 13:23:54     69s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1261.5M
[05/07 13:23:54     69s] Start to check current routing status for nets...
[05/07 13:23:54     69s] All nets are already routed correctly.
[05/07 13:23:54     69s] End to check current routing status for nets (mem=1261.5M)
[05/07 13:23:54     69s] Extraction called for design 'aes' of instances=12307 and nets=12509 using extraction engine 'preRoute' .
[05/07 13:23:54     69s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/07 13:23:54     69s] Type 'man IMPEXT-3530' for more detail.
[05/07 13:23:54     69s] PreRoute RC Extraction called for design aes.
[05/07 13:23:54     69s] RC Extraction called in multi-corner(1) mode.
[05/07 13:23:54     69s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/07 13:23:54     69s] Type 'man IMPEXT-6197' for more detail.
[05/07 13:23:54     69s] RCMode: PreRoute
[05/07 13:23:54     69s]       RC Corner Indexes            0   
[05/07 13:23:54     69s] Capacitance Scaling Factor   : 1.00000 
[05/07 13:23:54     69s] Resistance Scaling Factor    : 1.00000 
[05/07 13:23:54     69s] Clock Cap. Scaling Factor    : 1.00000 
[05/07 13:23:54     69s] Clock Res. Scaling Factor    : 1.00000 
[05/07 13:23:54     69s] Shrink Factor                : 1.00000
[05/07 13:23:54     69s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 13:23:54     69s] 
[05/07 13:23:54     69s] Trim Metal Layers:
[05/07 13:23:54     69s] LayerId::1 widthSet size::1
[05/07 13:23:54     69s] LayerId::2 widthSet size::1
[05/07 13:23:54     69s] LayerId::3 widthSet size::1
[05/07 13:23:54     69s] LayerId::4 widthSet size::1
[05/07 13:23:54     69s] LayerId::5 widthSet size::1
[05/07 13:23:54     69s] LayerId::6 widthSet size::1
[05/07 13:23:54     69s] LayerId::7 widthSet size::1
[05/07 13:23:54     69s] LayerId::8 widthSet size::1
[05/07 13:23:54     69s] Updating RC grid for preRoute extraction ...
[05/07 13:23:54     69s] eee: pegSigSF::1.070000
[05/07 13:23:54     69s] Initializing multi-corner resistance tables ...
[05/07 13:23:54     69s] eee: l::1 avDens::0.152243 usedTrk::3653.832644 availTrk::24000.000000 sigTrk::3653.832644
[05/07 13:23:54     69s] eee: l::2 avDens::0.279727 usedTrk::6881.274343 availTrk::24600.000000 sigTrk::6881.274343
[05/07 13:23:54     69s] eee: l::3 avDens::0.322987 usedTrk::8526.864750 availTrk::26400.000000 sigTrk::8526.864750
[05/07 13:23:54     69s] eee: l::4 avDens::0.041959 usedTrk::1082.537353 availTrk::25800.000000 sigTrk::1082.537353
[05/07 13:23:54     69s] eee: l::5 avDens::0.207428 usedTrk::2526.473728 availTrk::12180.000000 sigTrk::2526.473728
[05/07 13:23:54     69s] eee: l::6 avDens::0.031167 usedTrk::312.292062 availTrk::10020.000000 sigTrk::312.292062
[05/07 13:23:54     69s] eee: l::7 avDens::0.042635 usedTrk::263.486476 availTrk::6180.000000 sigTrk::263.486476
[05/07 13:23:54     69s] eee: l::8 avDens::0.257621 usedTrk::125.284937 availTrk::486.315789 sigTrk::125.284937
[05/07 13:23:54     69s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:23:54     69s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332658 ; uaWl: 1.000000 ; uaWlH: 0.201141 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.560700 ; newSi: 0.078200 ; pMod: 82 ; 
[05/07 13:23:54     69s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1261.543M)
[05/07 13:23:54     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1261.5M
[05/07 13:23:54     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1261.5M
[05/07 13:23:54     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1261.5M
[05/07 13:23:54     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:1261.5M
[05/07 13:23:54     69s] Fast DP-INIT is on for default
[05/07 13:23:54     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:1261.5M
[05/07 13:23:54     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:1261.5M
[05/07 13:23:54     69s] Starting delay calculation for Setup views
[05/07 13:23:54     69s] #################################################################################
[05/07 13:23:54     69s] # Design Stage: PreRoute
[05/07 13:23:54     69s] # Design Name: aes
[05/07 13:23:54     69s] # Design Mode: 90nm
[05/07 13:23:54     69s] # Analysis Mode: MMMC Non-OCV 
[05/07 13:23:54     69s] # Parasitics Mode: No SPEF/RCDB 
[05/07 13:23:54     69s] # Signoff Settings: SI Off 
[05/07 13:23:54     69s] #################################################################################
[05/07 13:23:55     69s] Calculate delays in Single mode...
[05/07 13:23:55     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1267.2M, InitMEM = 1265.3M)
[05/07 13:23:55     69s] Start delay calculation (fullDC) (1 T). (MEM=1267.21)
[05/07 13:23:55     69s] siFlow : Timing analysis mode is single, using late cdB files
[05/07 13:23:55     69s] Start AAE Lib Loading. (MEM=1278.72)
[05/07 13:23:55     69s] End AAE Lib Loading. (MEM=1297.8 CPU=0:00:00.0 Real=0:00:00.0)
[05/07 13:23:55     69s] End AAE Lib Interpolated Model. (MEM=1297.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 13:23:55     69s] First Iteration Infinite Tw... 
[05/07 13:23:55     69s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'V1_0_VV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/07 13:23:55     69s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'V2_0_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/07 13:23:55     69s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'V3_0_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/07 13:23:55     69s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'WT_0_XX' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/07 13:23:55     69s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'WA_0_XX' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/07 13:23:55     69s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'WB_0_XX' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/07 13:23:57     71s] Total number of fetched objects 12394
[05/07 13:23:57     71s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/07 13:23:57     71s] End delay calculation. (MEM=1343.56 CPU=0:00:01.8 REAL=0:00:02.0)
[05/07 13:23:57     71s] End delay calculation (fullDC). (MEM=1343.56 CPU=0:00:02.2 REAL=0:00:02.0)
[05/07 13:23:57     71s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1343.6M) ***
[05/07 13:23:57     72s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:01:12 mem=1335.6M)
[05/07 13:23:57     72s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 typical_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.101  |
|           TNS (ns):| -0.684  |
|    Violating Paths:|   17    |
|          All Paths:|  6057   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.015   |     22 (22)      |
|   max_tran     |      7 (26)      |   -0.195   |      7 (26)      |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.986%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1335.1M, totSessionCpu=0:01:12 **
[05/07 13:23:57     72s] *** InitOpt #1 [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:01:12.4/0:01:31.7 (0.8), mem = 1304.8M
[05/07 13:23:57     72s] 
[05/07 13:23:57     72s] =============================================================================================
[05/07 13:23:57     72s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[05/07 13:23:57     72s] =============================================================================================
[05/07 13:23:57     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 13:23:57     72s] ---------------------------------------------------------------------------------------------
[05/07 13:23:57     72s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:23:57     72s] [ ExtractRC              ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 13:23:57     72s] [ TimingUpdate           ]      1   0:00:00.2  (   3.9 % )     0:00:02.8 /  0:00:02.8    1.0
[05/07 13:23:57     72s] [ FullDelayCalc          ]      1   0:00:02.6  (  45.0 % )     0:00:02.6 /  0:00:02.6    1.0
[05/07 13:23:57     72s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:03.1 /  0:00:03.1    1.0
[05/07 13:23:57     72s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.2
[05/07 13:23:57     72s] [ DrvReport              ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 13:23:57     72s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/07 13:23:57     72s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  36.3 % )     0:00:02.1 /  0:00:02.1    1.0
[05/07 13:23:57     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:23:57     72s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:23:57     72s] [ MISC                   ]          0:00:00.5  (   8.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/07 13:23:57     72s] ---------------------------------------------------------------------------------------------
[05/07 13:23:57     72s]  InitOpt #1 TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:05.8    1.0
[05/07 13:23:57     72s] ---------------------------------------------------------------------------------------------
[05/07 13:23:57     72s] 
[05/07 13:23:57     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 13:23:57     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1304.8M
[05/07 13:23:57     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1304.8M
[05/07 13:23:57     72s] z: 2, totalTracks: 1
[05/07 13:23:57     72s] z: 4, totalTracks: 1
[05/07 13:23:57     72s] z: 6, totalTracks: 1
[05/07 13:23:57     72s] z: 8, totalTracks: 1
[05/07 13:23:57     72s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[05/07 13:23:57     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1304.8M
[05/07 13:23:57     72s] 
[05/07 13:23:57     72s] Skipping Bad Lib Cell Checking (CMU) !
[05/07 13:23:57     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:1304.8M
[05/07 13:23:57     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1304.8M
[05/07 13:23:57     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1304.8M
[05/07 13:23:57     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1304.8MB).
[05/07 13:23:57     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.039, MEM:1304.8M
[05/07 13:23:57     72s] TotalInstCnt at PhyDesignMc Initialization: 12,307
[05/07 13:23:57     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1304.8M
[05/07 13:23:57     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1304.8M
[05/07 13:23:57     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:1304.8M
[05/07 13:23:57     72s] TotalInstCnt at PhyDesignMc Destruction: 12,307
[05/07 13:23:57     72s] *** Starting optimizing excluded clock nets MEM= 1304.8M) ***
[05/07 13:23:57     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1304.8M) ***
[05/07 13:23:57     72s] 
[05/07 13:23:57     72s] Creating Lib Analyzer ...
[05/07 13:23:57     72s] 
[05/07 13:23:57     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/07 13:23:57     72s] Summary for sequential cells identification: 
[05/07 13:23:57     72s]   Identified SBFF number: 148
[05/07 13:23:57     72s]   Identified MBFF number: 0
[05/07 13:23:57     72s]   Identified SB Latch number: 0
[05/07 13:23:57     72s]   Identified MB Latch number: 0
[05/07 13:23:57     72s]   Not identified SBFF number: 0
[05/07 13:23:57     72s]   Not identified MBFF number: 0
[05/07 13:23:57     72s]   Not identified SB Latch number: 0
[05/07 13:23:57     72s]   Not identified MB Latch number: 0
[05/07 13:23:57     72s]   Number of sequential cells which are not FFs: 106
[05/07 13:23:57     72s]  Visiting view : typical_view
[05/07 13:23:57     72s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/07 13:23:57     72s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/07 13:23:57     72s]  Visiting view : typical_view
[05/07 13:23:57     72s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 0
[05/07 13:23:57     72s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = -1
[05/07 13:23:57     72s] TLC MultiMap info (StdDelay):
[05/07 13:23:57     72s]   : typical_corner + typical_lib + 1 + no RcCorner := 8ps
[05/07 13:23:57     72s]   : typical_corner + typical_lib + 1 + typical_rc := 9.8ps
[05/07 13:23:57     72s]  Setting StdDelay to: 9.8ps
[05/07 13:23:57     72s] 
[05/07 13:23:57     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/07 13:23:58     72s] Total number of usable buffers from Lib Analyzer: 26 ( BUFX2BA12TR BUFX2A12TR BUFX1P7BA12TR BUFX1A12TR BUFHX1P4A12TR BUFHX1A12TR BUFX3BA12TR BUFHX2A12TR BUFX3A12TR BUFHX3A12TR BUFX4BA12TR BUFX4A12TR BUFX5BA12TR BUFX5A12TR BUFX6BA12TR BUFHX6A12TR BUFX7P5BA12TR BUFX7P5A12TR BUFX9BA12TR BUFX9A12TR BUFX11BA12TR BUFX13BA12TR BUFX13A12TR BUFX16BA12TR BUFX16A12TR BUFHX16A12TR)
[05/07 13:23:58     72s] Total number of usable inverters from Lib Analyzer: 20 ( INVX2BA12TR INVX2A12TR INVX1P7BA12TR INVX1P4BA12TR INVX1P2BA12TR INVX1BA12TR INVX0P8BA12TR INVX0P6BA12TR INVX0P5BA12TR INVX3BA12TR INVX4BA12TR INVX5BA12TR INVX6BA12TR INVX6A12TR INVX7P5BA12TR INVX9BA12TR INVX11BA12TR INVX13BA12TR INVX13A12TR INVX16BA12TR)
[05/07 13:23:58     72s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY4X0P5A12TR)
[05/07 13:23:58     72s] 
[05/07 13:23:58     72s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:23:59     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=1325.8M
[05/07 13:23:59     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=1325.8M
[05/07 13:23:59     73s] Creating Lib Analyzer, finished. 
[05/07 13:23:59     73s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1325.8M
[05/07 13:23:59     73s] All LLGs are deleted
[05/07 13:23:59     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1325.8M
[05/07 13:23:59     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1325.8M
[05/07 13:23:59     73s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1323.8M
[05/07 13:23:59     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1323.8M
[05/07 13:23:59     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1323.8M
[05/07 13:23:59     73s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1323.84 MB )
[05/07 13:23:59     73s] (I)       Started Import and model ( Curr Mem: 1323.84 MB )
[05/07 13:23:59     73s] (I)       Started Create place DB ( Curr Mem: 1323.84 MB )
[05/07 13:23:59     73s] (I)       Started Import place data ( Curr Mem: 1323.84 MB )
[05/07 13:23:59     73s] (I)       Started Read instances and placement ( Curr Mem: 1323.84 MB )
[05/07 13:23:59     73s] (I)       Number of ignored instance 0
[05/07 13:23:59     73s] (I)       Number of inbound cells 0
[05/07 13:23:59     73s] (I)       Number of opened ILM blockages 0
[05/07 13:23:59     73s] (I)       Number of instances temporarily fixed by detailed placement 0
[05/07 13:23:59     73s] (I)       numMoveCells=12307, numMacros=0  numPads=76  numMultiRowHeightInsts=0
[05/07 13:23:59     73s] (I)       cell height: 4800, count: 12307
[05/07 13:23:59     73s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1327.03 MB )
[05/07 13:23:59     73s] (I)       Started Read nets ( Curr Mem: 1327.03 MB )
[05/07 13:23:59     73s] (I)       Number of nets = 12351 ( 0 ignored )
[05/07 13:23:59     73s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Read rows... (mem=1330.3M)
[05/07 13:23:59     73s] (I)       rowRegion is not equal to core box, resetting core box
[05/07 13:23:59     73s] (I)       rowRegion : (24000, 24000) - (927500, 470400)
[05/07 13:23:59     73s] (I)       coreBox   : (24000, 24000) - (927600, 470400)
[05/07 13:23:59     73s] (I)       Done Read rows (cpu=0.000s, mem=1330.3M)
[05/07 13:23:59     73s] (I)       Identified Clock instances: Flop 2992, Clock buffer/inverter 0, Gate 43, Logic 0
[05/07 13:23:59     73s] (I)       Read module constraints... (mem=1330.3M)
[05/07 13:23:59     73s] (I)       Done Read module constraints (cpu=0.000s, mem=1330.3M)
[05/07 13:23:59     73s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Create route DB ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       == Non-default Options ==
[05/07 13:23:59     73s] (I)       Maximum routing layer                              : 8
[05/07 13:23:59     73s] (I)       Buffering-aware routing                            : true
[05/07 13:23:59     73s] (I)       Spread congestion away from blockages              : true
[05/07 13:23:59     73s] (I)       Number of threads                                  : 1
[05/07 13:23:59     73s] (I)       Overflow penalty cost                              : 10
[05/07 13:23:59     73s] (I)       Punch through distance                             : 6252.690000
[05/07 13:23:59     73s] (I)       Source-to-sink ratio                               : 0.300000
[05/07 13:23:59     73s] (I)       Method to set GCell size                           : row
[05/07 13:23:59     73s] (I)       Counted 3346 PG shapes. We will not process PG shapes layer by layer.
[05/07 13:23:59     73s] (I)       Started Import route data (1T) ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       ============== Pin Summary ==============
[05/07 13:23:59     73s] (I)       +-------+--------+---------+------------+
[05/07 13:23:59     73s] (I)       | Layer | # pins | % total |      Group |
[05/07 13:23:59     73s] (I)       +-------+--------+---------+------------+
[05/07 13:23:59     73s] (I)       |     1 |  48215 |   99.84 |        Pin |
[05/07 13:23:59     73s] (I)       |     2 |      0 |    0.00 | Pin access |
[05/07 13:23:59     73s] (I)       |     3 |     76 |    0.16 | Pin access |
[05/07 13:23:59     73s] (I)       |     4 |      0 |    0.00 |      Upper |
[05/07 13:23:59     73s] (I)       |     5 |      0 |    0.00 |      Upper |
[05/07 13:23:59     73s] (I)       |     6 |      0 |    0.00 |      Upper |
[05/07 13:23:59     73s] (I)       |     7 |      0 |    0.00 |      Upper |
[05/07 13:23:59     73s] (I)       |     8 |      0 |    0.00 |      Upper |
[05/07 13:23:59     73s] (I)       +-------+--------+---------+------------+
[05/07 13:23:59     73s] (I)       Use row-based GCell size
[05/07 13:23:59     73s] (I)       Use row-based GCell align
[05/07 13:23:59     73s] (I)       GCell unit size   : 4800
[05/07 13:23:59     73s] (I)       GCell multiplier  : 1
[05/07 13:23:59     73s] (I)       GCell row height  : 4800
[05/07 13:23:59     73s] (I)       Actual row height : 4800
[05/07 13:23:59     73s] (I)       GCell align ref   : 24000 24000
[05/07 13:23:59     73s] [NR-eGR] Track table information for default rule: 
[05/07 13:23:59     73s] [NR-eGR] M1 has no routable track
[05/07 13:23:59     73s] [NR-eGR] M2 has single uniform track structure
[05/07 13:23:59     73s] [NR-eGR] M3 has single uniform track structure
[05/07 13:23:59     73s] [NR-eGR] M4 has single uniform track structure
[05/07 13:23:59     73s] [NR-eGR] BA has single uniform track structure
[05/07 13:23:59     73s] [NR-eGR] BB has single uniform track structure
[05/07 13:23:59     73s] [NR-eGR] BD has single uniform track structure
[05/07 13:23:59     73s] [NR-eGR] LB has single uniform track structure
[05/07 13:23:59     73s] (I)       =============== Default via ================
[05/07 13:23:59     73s] (I)       +---+------------------+-------------------+
[05/07 13:23:59     73s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[05/07 13:23:59     73s] (I)       +---+------------------+-------------------+
[05/07 13:23:59     73s] (I)       | 1 |    4  V1_0_VV    |   91  V1_1_X2N_HV |
[05/07 13:23:59     73s] (I)       | 2 |  478  V2_0_VH    |  494  V2_0_X2W_VH |
[05/07 13:23:59     73s] (I)       | 3 |  951  V3_0_HV    |  955  V3_0_X2W_HV |
[05/07 13:23:59     73s] (I)       | 4 | 1236  WT_0_XX    | 1241  WT_0_X2N_XX |
[05/07 13:23:59     73s] (I)       | 5 | 1274  WA_0_XX    | 1280  WA_0_X2S_XX |
[05/07 13:23:59     73s] (I)       | 6 | 1350  WB_0_XX    | 1355  WB_0_X2N_XX |
[05/07 13:23:59     73s] (I)       | 7 | 1426  VV_0_HV    | 1426  VV_0_HV     |
[05/07 13:23:59     73s] (I)       +---+------------------+-------------------+
[05/07 13:23:59     73s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read routing blockages ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read instance blockages ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read PG blockages ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] [NR-eGR] Read 5064 PG shapes
[05/07 13:23:59     73s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read boundary cut boxes ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] [NR-eGR] #Routing Blockages  : 0
[05/07 13:23:59     73s] [NR-eGR] #Instance Blockages : 0
[05/07 13:23:59     73s] [NR-eGR] #PG Blockages       : 5064
[05/07 13:23:59     73s] [NR-eGR] #Halo Blockages     : 0
[05/07 13:23:59     73s] [NR-eGR] #Boundary Blockages : 0
[05/07 13:23:59     73s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read blackboxes ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/07 13:23:59     73s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read prerouted ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 13:23:59     73s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read unlegalized nets ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] (I)       Started Read nets ( Curr Mem: 1330.28 MB )
[05/07 13:23:59     73s] [NR-eGR] Read numTotalNets=12351  numIgnoredNets=0
[05/07 13:23:59     73s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Set up via pillars ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       early_global_route_priority property id does not exist.
[05/07 13:23:59     73s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Model blockages into capacity
[05/07 13:23:59     73s] (I)       Read Num Blocks=5064  Num Prerouted Wires=0  Num CS=0
[05/07 13:23:59     73s] (I)       Started Initialize 3D capacity ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Layer 1 (V) : #blockages 919 : #preroutes 0
[05/07 13:23:59     73s] (I)       Layer 2 (H) : #blockages 902 : #preroutes 0
[05/07 13:23:59     73s] (I)       Layer 3 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:59     73s] (I)       Layer 4 (H) : #blockages 898 : #preroutes 0
[05/07 13:23:59     73s] (I)       Layer 5 (V) : #blockages 898 : #preroutes 0
[05/07 13:23:59     73s] (I)       Layer 6 (H) : #blockages 497 : #preroutes 0
[05/07 13:23:59     73s] (I)       Layer 7 (V) : #blockages 52 : #preroutes 0
[05/07 13:23:59     73s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       -- layer congestion ratio --
[05/07 13:23:59     73s] (I)       Layer 1 : 0.100000
[05/07 13:23:59     73s] (I)       Layer 2 : 0.700000
[05/07 13:23:59     73s] (I)       Layer 3 : 0.700000
[05/07 13:23:59     73s] (I)       Layer 4 : 0.700000
[05/07 13:23:59     73s] (I)       Layer 5 : 0.700000
[05/07 13:23:59     73s] (I)       Layer 6 : 0.700000
[05/07 13:23:59     73s] (I)       Layer 7 : 0.700000
[05/07 13:23:59     73s] (I)       Layer 8 : 0.700000
[05/07 13:23:59     73s] (I)       ----------------------------
[05/07 13:23:59     73s] (I)       Number of ignored nets                =      0
[05/07 13:23:59     73s] (I)       Number of connected nets              =      0
[05/07 13:23:59     73s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/07 13:23:59     73s] (I)       Number of clock nets                  =     44.  Ignored: No
[05/07 13:23:59     73s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/07 13:23:59     73s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/07 13:23:59     73s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 13:23:59     73s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/07 13:23:59     73s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/07 13:23:59     73s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/07 13:23:59     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 13:23:59     73s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Read aux data ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Constructing bin map
[05/07 13:23:59     73s] (I)       Initialize bin information with width=9600 height=9600
[05/07 13:23:59     73s] (I)       Done constructing bin map
[05/07 13:23:59     73s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Others data preparation ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] [NR-eGR] There are 44 clock nets ( 0 with NDR ).
[05/07 13:23:59     73s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Create route kernel ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Ndr track 0 does not exist
[05/07 13:23:59     73s] (I)       ---------------------Grid Graph Info--------------------
[05/07 13:23:59     73s] (I)       Routing area        : (0, 0) - (951600, 494400)
[05/07 13:23:59     73s] (I)       Core area           : (24000, 24000) - (927500, 470400)
[05/07 13:23:59     73s] (I)       Site width          :   500  (dbu)
[05/07 13:23:59     73s] (I)       Row height          :  4800  (dbu)
[05/07 13:23:59     73s] (I)       GCell row height    :  4800  (dbu)
[05/07 13:23:59     73s] (I)       GCell width         :  4800  (dbu)
[05/07 13:23:59     73s] (I)       GCell height        :  4800  (dbu)
[05/07 13:23:59     73s] (I)       Grid                :   199   103     8
[05/07 13:23:59     73s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/07 13:23:59     73s] (I)       Vertical capacity   :     0  4800     0  4800     0  4800     0  4800
[05/07 13:23:59     73s] (I)       Horizontal capacity :     0     0  4800     0  4800     0  4800     0
[05/07 13:23:59     73s] (I)       Default wire width  :   180   200   200   200   400   400   400  4800
[05/07 13:23:59     73s] (I)       Default wire space  :   180   200   200   200   400   400   400  2800
[05/07 13:23:59     73s] (I)       Default wire pitch  :   360   400   400   400   800   800   800  7600
[05/07 13:23:59     73s] (I)       Default pitch size  :   360   400   400   400   800   800   800  7600
[05/07 13:23:59     73s] (I)       First track coord   :     0   200   200   200  1000  1000  1000  9000
[05/07 13:23:59     73s] (I)       Num tracks per GCell: 13.33 12.00 12.00 12.00  6.00  6.00  6.00  0.63
[05/07 13:23:59     73s] (I)       Total num of tracks :     0  2379  1236  2379   617  1189   617   124
[05/07 13:23:59     73s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/07 13:23:59     73s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/07 13:23:59     73s] (I)       --------------------------------------------------------
[05/07 13:23:59     73s] 
[05/07 13:23:59     73s] [NR-eGR] ============ Routing rule table ============
[05/07 13:23:59     73s] [NR-eGR] Rule id: 0  Nets: 12351 
[05/07 13:23:59     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 13:23:59     73s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=800  L8=7600
[05/07 13:23:59     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:59     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:23:59     73s] [NR-eGR] ========================================
[05/07 13:23:59     73s] [NR-eGR] 
[05/07 13:23:59     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 13:23:59     73s] (I)       blocked tracks on layer2 : = 21873 / 245037 (8.93%)
[05/07 13:23:59     73s] (I)       blocked tracks on layer3 : = 5370 / 245964 (2.18%)
[05/07 13:23:59     73s] (I)       blocked tracks on layer4 : = 21882 / 245037 (8.93%)
[05/07 13:23:59     73s] (I)       blocked tracks on layer5 : = 4150 / 122783 (3.38%)
[05/07 13:23:59     73s] (I)       blocked tracks on layer6 : = 11744 / 122467 (9.59%)
[05/07 13:23:59     73s] (I)       blocked tracks on layer7 : = 30922 / 122783 (25.18%)
[05/07 13:23:59     73s] (I)       blocked tracks on layer8 : = 2127 / 12772 (16.65%)
[05/07 13:23:59     73s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Reset routing kernel
[05/07 13:23:59     73s] (I)       Started Global Routing ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Initialization ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       totalPins=48291  totalGlobalPin=46984 (97.29%)
[05/07 13:23:59     73s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Net group 1 ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Generate topology ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       total 2D Cap : 1055955 = (455975 H, 599980 V)
[05/07 13:23:59     73s] (I)       #blocked areas for congestion spreading : 0
[05/07 13:23:59     73s] [NR-eGR] Layer group 1: route 12351 net(s) in layer range [2, 8]
[05/07 13:23:59     73s] (I)       
[05/07 13:23:59     73s] (I)       ============  Phase 1a Route ============
[05/07 13:23:59     73s] (I)       Started Phase 1a ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Started Pattern routing (1T) ( Curr Mem: 1333.20 MB )
[05/07 13:23:59     73s] (I)       Finished Pattern routing (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 13:23:59     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Usage: 185922 = (108107 H, 77815 V) = (23.71% H, 12.97% V) = (2.595e+05um H, 1.868e+05um V)
[05/07 13:23:59     73s] (I)       Started Add via demand to 2D ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       
[05/07 13:23:59     73s] (I)       ============  Phase 1b Route ============
[05/07 13:23:59     73s] (I)       Started Phase 1b ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Monotonic routing (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Usage: 186000 = (108130 H, 77870 V) = (23.71% H, 12.98% V) = (2.595e+05um H, 1.869e+05um V)
[05/07 13:23:59     73s] (I)       Overflow of layer group 1: 0.48% H + 0.00% V. EstWL: 4.464000e+05um
[05/07 13:23:59     73s] (I)       Congestion metric : 0.48%H 0.00%V, 0.48%HV
[05/07 13:23:59     73s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/07 13:23:59     73s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       
[05/07 13:23:59     73s] (I)       ============  Phase 1c Route ============
[05/07 13:23:59     73s] (I)       Started Phase 1c ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Two level routing ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Level2 Grid: 40 x 21
[05/07 13:23:59     73s] (I)       Started Two Level Routing ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Usage: 186000 = (108130 H, 77870 V) = (23.71% H, 12.98% V) = (2.595e+05um H, 1.869e+05um V)
[05/07 13:23:59     73s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       
[05/07 13:23:59     73s] (I)       ============  Phase 1d Route ============
[05/07 13:23:59     73s] (I)       Started Phase 1d ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Detoured routing ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Usage: 186021 = (108128 H, 77893 V) = (23.71% H, 12.98% V) = (2.595e+05um H, 1.869e+05um V)
[05/07 13:23:59     73s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       
[05/07 13:23:59     73s] (I)       ============  Phase 1e Route ============
[05/07 13:23:59     73s] (I)       Started Phase 1e ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Route legalization ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Usage: 186021 = (108128 H, 77893 V) = (23.71% H, 12.98% V) = (2.595e+05um H, 1.869e+05um V)
[05/07 13:23:59     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.47% H + 0.00% V. EstWL: 4.464504e+05um
[05/07 13:23:59     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       
[05/07 13:23:59     73s] (I)       ============  Phase 1l Route ============
[05/07 13:23:59     73s] (I)       Started Phase 1l ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Started Layer assignment (1T) ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     73s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Layer assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Net group 1 ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Started Clean cong LA ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/07 13:23:59     74s] (I)       Layer  2:     234314     77565         0           0      243576    ( 0.00%) 
[05/07 13:23:59     74s] (I)       Layer  3:     240413     84021         8           0      244728    ( 0.00%) 
[05/07 13:23:59     74s] (I)       Layer  4:     234312     13803         0          24      243552    ( 0.01%) 
[05/07 13:23:59     74s] (I)       Layer  5:     118816     24758         5           0      122364    ( 0.00%) 
[05/07 13:23:59     74s] (I)       Layer  6:     115628      3139         0          18      121770    ( 0.01%) 
[05/07 13:23:59     74s] (I)       Layer  7:      95164       729         0       16296      106068    (13.32%) 
[05/07 13:23:59     74s] (I)       Layer  8:      10533         0         0        6167        6652    (48.11%) 
[05/07 13:23:59     74s] (I)       Total:       1049180    204015        13       22505     1088710    ( 2.03%) 
[05/07 13:23:59     74s] (I)       
[05/07 13:23:59     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 13:23:59     74s] [NR-eGR]                        OverCon            
[05/07 13:23:59     74s] [NR-eGR]                         #Gcell     %Gcell
[05/07 13:23:59     74s] [NR-eGR]       Layer                (2)    OverCon 
[05/07 13:23:59     74s] [NR-eGR] ----------------------------------------------
[05/07 13:23:59     74s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:59     74s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:59     74s] [NR-eGR]      M3  (3)         5( 0.02%)   ( 0.02%) 
[05/07 13:23:59     74s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:59     74s] [NR-eGR]      BA  (5)         5( 0.02%)   ( 0.02%) 
[05/07 13:23:59     74s] [NR-eGR]      BB  (6)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:59     74s] [NR-eGR]      BD  (7)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:59     74s] [NR-eGR]      LB  (8)         0( 0.00%)   ( 0.00%) 
[05/07 13:23:59     74s] [NR-eGR] ----------------------------------------------
[05/07 13:23:59     74s] [NR-eGR] Total               10( 0.01%)   ( 0.01%) 
[05/07 13:23:59     74s] [NR-eGR] 
[05/07 13:23:59     74s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Started Export 3D cong map ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       total 2D Cap : 1057815 = (456588 H, 601227 V)
[05/07 13:23:59     74s] (I)       Started Export 2D cong map ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/07 13:23:59     74s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 13:23:59     74s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       ============= Track Assignment ============
[05/07 13:23:59     74s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Started Track Assignment (1T) ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[05/07 13:23:59     74s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Run Multi-thread track assignment
[05/07 13:23:59     74s] (I)       Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Started Export ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] Started Export DB wires ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] Started Export all nets ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] Finished Export all nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] Started Set wire vias ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] Finished Export DB wires ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:23:59     74s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 48215
[05/07 13:23:59     74s] [NR-eGR]     M2  (2V) length: 1.639744e+05um, number of vias: 77765
[05/07 13:23:59     74s] [NR-eGR]     M3  (3H) length: 2.024040e+05um, number of vias: 4196
[05/07 13:23:59     74s] [NR-eGR]     M4  (4V) length: 2.701308e+04um, number of vias: 1542
[05/07 13:23:59     74s] [NR-eGR]     BA  (5H) length: 5.913450e+04um, number of vias: 837
[05/07 13:23:59     74s] [NR-eGR]     BB  (6V) length: 7.517985e+03um, number of vias: 28
[05/07 13:23:59     74s] [NR-eGR]     BD  (7H) length: 1.772100e+03um, number of vias: 0
[05/07 13:23:59     74s] [NR-eGR]     LB  (8V) length: 0.000000e+00um, number of vias: 0
[05/07 13:23:59     74s] [NR-eGR] Total length: 4.618161e+05um, number of vias: 132583
[05/07 13:23:59     74s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:23:59     74s] [NR-eGR] Total eGR-routed clock nets wire length: 2.963455e+04um 
[05/07 13:23:59     74s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:23:59     74s] (I)       Started Update net boxes ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Started Update timing ( Curr Mem: 1352.45 MB )
[05/07 13:23:59     74s] (I)       Finished Update timing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1342.93 MB )
[05/07 13:23:59     74s] (I)       Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1342.93 MB )
[05/07 13:23:59     74s] (I)       Started Postprocess design ( Curr Mem: 1342.93 MB )
[05/07 13:23:59     74s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.93 MB )
[05/07 13:23:59     74s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 1342.93 MB )
[05/07 13:23:59     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1342.9M
[05/07 13:23:59     74s] 
[05/07 13:23:59     74s] Trim Metal Layers:
[05/07 13:23:59     74s] LayerId::1 widthSet size::1
[05/07 13:23:59     74s] LayerId::2 widthSet size::1
[05/07 13:23:59     74s] LayerId::3 widthSet size::1
[05/07 13:23:59     74s] LayerId::4 widthSet size::1
[05/07 13:23:59     74s] LayerId::5 widthSet size::1
[05/07 13:23:59     74s] LayerId::6 widthSet size::1
[05/07 13:23:59     74s] LayerId::7 widthSet size::1
[05/07 13:23:59     74s] LayerId::8 widthSet size::1
[05/07 13:23:59     74s] Updating RC grid for preRoute extraction ...
[05/07 13:23:59     74s] eee: pegSigSF::1.070000
[05/07 13:23:59     74s] Initializing multi-corner resistance tables ...
[05/07 13:23:59     74s] eee: l::1 avDens::0.152243 usedTrk::3653.832644 availTrk::24000.000000 sigTrk::3653.832644
[05/07 13:23:59     74s] eee: l::2 avDens::0.278997 usedTrk::6863.329603 availTrk::24600.000000 sigTrk::6863.329603
[05/07 13:23:59     74s] eee: l::3 avDens::0.325722 usedTrk::8599.068598 availTrk::26400.000000 sigTrk::8599.068598
[05/07 13:23:59     74s] eee: l::4 avDens::0.043989 usedTrk::1134.905871 availTrk::25800.000000 sigTrk::1134.905871
[05/07 13:23:59     74s] eee: l::5 avDens::0.207647 usedTrk::2591.439122 availTrk::12480.000000 sigTrk::2591.439122
[05/07 13:23:59     74s] eee: l::6 avDens::0.030449 usedTrk::317.891521 availTrk::10440.000000 sigTrk::317.891521
[05/07 13:23:59     74s] eee: l::7 avDens::0.050098 usedTrk::294.578143 availTrk::5880.000000 sigTrk::294.578143
[05/07 13:23:59     74s] eee: l::8 avDens::0.257621 usedTrk::125.284937 availTrk::486.315789 sigTrk::125.284937
[05/07 13:23:59     74s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:23:59     74s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.334329 ; uaWl: 1.000000 ; uaWlH: 0.206657 ; aWlH: 0.000000 ; Pmax: 0.831000 ; wcR: 0.560700 ; newSi: 0.078200 ; pMod: 82 ; 
[05/07 13:23:59     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1342.9M
[05/07 13:23:59     74s] Extraction called for design 'aes' of instances=12307 and nets=12509 using extraction engine 'preRoute' .
[05/07 13:23:59     74s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/07 13:23:59     74s] Type 'man IMPEXT-3530' for more detail.
[05/07 13:23:59     74s] PreRoute RC Extraction called for design aes.
[05/07 13:23:59     74s] RC Extraction called in multi-corner(1) mode.
[05/07 13:23:59     74s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/07 13:23:59     74s] Type 'man IMPEXT-6197' for more detail.
[05/07 13:23:59     74s] RCMode: PreRoute
[05/07 13:23:59     74s]       RC Corner Indexes            0   
[05/07 13:23:59     74s] Capacitance Scaling Factor   : 1.00000 
[05/07 13:23:59     74s] Resistance Scaling Factor    : 1.00000 
[05/07 13:23:59     74s] Clock Cap. Scaling Factor    : 1.00000 
[05/07 13:23:59     74s] Clock Res. Scaling Factor    : 1.00000 
[05/07 13:23:59     74s] Shrink Factor                : 1.00000
[05/07 13:23:59     74s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 13:23:59     74s] 
[05/07 13:23:59     74s] Trim Metal Layers:
[05/07 13:23:59     74s] LayerId::1 widthSet size::1
[05/07 13:23:59     74s] LayerId::2 widthSet size::1
[05/07 13:23:59     74s] LayerId::3 widthSet size::1
[05/07 13:23:59     74s] LayerId::4 widthSet size::1
[05/07 13:23:59     74s] LayerId::5 widthSet size::1
[05/07 13:23:59     74s] LayerId::6 widthSet size::1
[05/07 13:23:59     74s] LayerId::7 widthSet size::1
[05/07 13:23:59     74s] LayerId::8 widthSet size::1
[05/07 13:23:59     74s] Updating RC grid for preRoute extraction ...
[05/07 13:23:59     74s] eee: pegSigSF::1.070000
[05/07 13:23:59     74s] Initializing multi-corner resistance tables ...
[05/07 13:23:59     74s] eee: l::1 avDens::0.152243 usedTrk::3653.832644 availTrk::24000.000000 sigTrk::3653.832644
[05/07 13:23:59     74s] eee: l::2 avDens::0.278997 usedTrk::6863.329603 availTrk::24600.000000 sigTrk::6863.329603
[05/07 13:23:59     74s] eee: l::3 avDens::0.325722 usedTrk::8599.068598 availTrk::26400.000000 sigTrk::8599.068598
[05/07 13:23:59     74s] eee: l::4 avDens::0.043989 usedTrk::1134.905871 availTrk::25800.000000 sigTrk::1134.905871
[05/07 13:23:59     74s] eee: l::5 avDens::0.207647 usedTrk::2591.439122 availTrk::12480.000000 sigTrk::2591.439122
[05/07 13:23:59     74s] eee: l::6 avDens::0.030449 usedTrk::317.891521 availTrk::10440.000000 sigTrk::317.891521
[05/07 13:23:59     74s] eee: l::7 avDens::0.050098 usedTrk::294.578143 availTrk::5880.000000 sigTrk::294.578143
[05/07 13:23:59     74s] eee: l::8 avDens::0.257621 usedTrk::125.284937 availTrk::486.315789 sigTrk::125.284937
[05/07 13:23:59     74s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:23:59     74s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.334329 ; uaWl: 1.000000 ; uaWlH: 0.206657 ; aWlH: 0.000000 ; Pmax: 0.831000 ; wcR: 0.560700 ; newSi: 0.078200 ; pMod: 82 ; 
[05/07 13:24:00     74s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1342.934M)
[05/07 13:24:00     74s] #################################################################################
[05/07 13:24:00     74s] # Design Stage: PreRoute
[05/07 13:24:00     74s] # Design Name: aes
[05/07 13:24:00     74s] # Design Mode: 90nm
[05/07 13:24:00     74s] # Analysis Mode: MMMC Non-OCV 
[05/07 13:24:00     74s] # Parasitics Mode: No SPEF/RCDB 
[05/07 13:24:00     74s] # Signoff Settings: SI Off 
[05/07 13:24:00     74s] #################################################################################
[05/07 13:24:00     74s] Calculate delays in Single mode...
[05/07 13:24:00     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 1340.9M, InitMEM = 1340.9M)
[05/07 13:24:00     74s] Start delay calculation (fullDC) (1 T). (MEM=1340.93)
[05/07 13:24:00     75s] End AAE Lib Interpolated Model. (MEM=1352.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 13:24:02     77s] Total number of fetched objects 12394
[05/07 13:24:02     77s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/07 13:24:02     77s] End delay calculation. (MEM=1359.34 CPU=0:00:01.7 REAL=0:00:02.0)
[05/07 13:24:02     77s] End delay calculation (fullDC). (MEM=1359.34 CPU=0:00:02.1 REAL=0:00:02.0)
[05/07 13:24:02     77s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 1359.3M) ***
[05/07 13:24:03     77s] Deleting Lib Analyzer.
[05/07 13:24:03     77s] Begin: GigaOpt high fanout net optimization
[05/07 13:24:03     77s] GigaOpt HFN: use maxLocalDensity 1.2
[05/07 13:24:03     77s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 13:24:03     77s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:17.7/0:01:37.0 (0.8), mem = 1375.3M
[05/07 13:24:03     77s] Info: 44 clock nets excluded from IPO operation.
[05/07 13:24:03     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.979022.1
[05/07 13:24:03     77s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 13:24:03     77s] ### Creating PhyDesignMc. totSessionCpu=0:01:18 mem=1375.3M
[05/07 13:24:03     77s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/07 13:24:03     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1375.3M
[05/07 13:24:03     77s] z: 2, totalTracks: 1
[05/07 13:24:03     77s] z: 4, totalTracks: 1
[05/07 13:24:03     77s] z: 6, totalTracks: 1
[05/07 13:24:03     77s] z: 8, totalTracks: 1
[05/07 13:24:03     77s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[05/07 13:24:03     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1375.3M
[05/07 13:24:03     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1375.3M
[05/07 13:24:03     77s] Core basic site is cmos10sfadv12
[05/07 13:24:03     77s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1375.3M
[05/07 13:24:03     77s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:1375.3M
[05/07 13:24:03     77s] Fast DP-INIT is on for default
[05/07 13:24:03     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 13:24:03     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.027, MEM:1375.3M
[05/07 13:24:03     77s] 
[05/07 13:24:03     77s] Skipping Bad Lib Cell Checking (CMU) !
[05/07 13:24:03     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1375.3M
[05/07 13:24:03     77s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1375.3M
[05/07 13:24:03     77s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1375.3M
[05/07 13:24:03     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1375.3MB).
[05/07 13:24:03     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.043, MEM:1375.3M
[05/07 13:24:03     77s] TotalInstCnt at PhyDesignMc Initialization: 12,307
[05/07 13:24:03     77s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:18 mem=1375.3M
[05/07 13:24:03     77s] ### Creating TopoMgr, started
[05/07 13:24:03     77s] ### Creating TopoMgr, finished
[05/07 13:24:03     77s] 
[05/07 13:24:03     77s] Footprint cell information for calculating maxBufDist
[05/07 13:24:03     77s] *info: There are 26 candidate Buffer cells
[05/07 13:24:03     77s] *info: There are 20 candidate Inverter cells
[05/07 13:24:03     77s] 
[05/07 13:24:03     78s] #optDebug: Start CG creation (mem=1375.3M)
[05/07 13:24:03     78s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.400000 defLenToSkip 16.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 16.800000 
[05/07 13:24:03     78s] (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s]  ...processing cgPrt (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s]  ...processing cgEgp (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s]  ...processing cgPbk (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s]  ...processing cgNrb(cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s]  ...processing cgObs (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s]  ...processing cgCon (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s]  ...processing cgPdm (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1451.9M)
[05/07 13:24:03     78s] ### Creating RouteCongInterface, started
[05/07 13:24:03     78s] 
[05/07 13:24:03     78s] Creating Lib Analyzer ...
[05/07 13:24:03     78s] Total number of usable buffers from Lib Analyzer: 26 ( BUFX2BA12TR BUFX2A12TR BUFX1P7BA12TR BUFX1A12TR BUFHX1P4A12TR BUFHX1A12TR BUFX3BA12TR BUFHX2A12TR BUFX3A12TR BUFHX3A12TR BUFX4BA12TR BUFX4A12TR BUFX5BA12TR BUFX5A12TR BUFX6BA12TR BUFHX6A12TR BUFX7P5BA12TR BUFX7P5A12TR BUFX9BA12TR BUFX9A12TR BUFX11BA12TR BUFX13BA12TR BUFX13A12TR BUFX16BA12TR BUFX16A12TR BUFHX16A12TR)
[05/07 13:24:03     78s] Total number of usable inverters from Lib Analyzer: 20 ( INVX2BA12TR INVX2A12TR INVX1P7BA12TR INVX1P4BA12TR INVX1P2BA12TR INVX1BA12TR INVX0P8BA12TR INVX0P6BA12TR INVX0P5BA12TR INVX3BA12TR INVX4BA12TR INVX5BA12TR INVX6BA12TR INVX6A12TR INVX7P5BA12TR INVX9BA12TR INVX11BA12TR INVX13BA12TR INVX13A12TR INVX16BA12TR)
[05/07 13:24:03     78s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY4X0P5A12TR)
[05/07 13:24:03     78s] 
[05/07 13:24:03     78s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:24:04     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=1451.9M
[05/07 13:24:04     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=1451.9M
[05/07 13:24:04     79s] Creating Lib Analyzer, finished. 
[05/07 13:24:04     79s] 
[05/07 13:24:04     79s] #optDebug:  {2, 1.000, 0.8500} {3, 0.780, 0.8500} {4, 0.341, 0.6451} {5, 0.341, 0.6451} {6, 0.231, 0.5281} {7, 0.012, 0.3293} {8, 0.012, 0.3293} 
[05/07 13:24:04     79s] 
[05/07 13:24:04     79s] #optDebug: {0, 1.000}
[05/07 13:24:04     79s] ### Creating RouteCongInterface, finished
[05/07 13:24:04     79s] {MG  {5 0 1.4 0.151584}  {7 0 11.5 1.17624} }
[05/07 13:24:05     80s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 13:24:05     80s] Total-nets :: 12351, Stn-nets :: 0, ratio :: 0 %
[05/07 13:24:05     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1451.9M
[05/07 13:24:05     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.025, MEM:1382.9M
[05/07 13:24:05     80s] TotalInstCnt at PhyDesignMc Destruction: 12,307
[05/07 13:24:05     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.979022.1
[05/07 13:24:05     80s] *** DrvOpt #1 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:20.3/0:01:39.6 (0.8), mem = 1382.9M
[05/07 13:24:05     80s] 
[05/07 13:24:05     80s] =============================================================================================
[05/07 13:24:05     80s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[05/07 13:24:05     80s] =============================================================================================
[05/07 13:24:05     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 13:24:05     80s] ---------------------------------------------------------------------------------------------
[05/07 13:24:05     80s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  44.6 % )     0:00:01.2 /  0:00:01.2    1.0
[05/07 13:24:05     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:05     80s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 13:24:05     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:01.2 /  0:00:01.2    1.0
[05/07 13:24:05     80s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  17.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/07 13:24:05     80s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:05     80s] [ MISC                   ]          0:00:00.9  (  32.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/07 13:24:05     80s] ---------------------------------------------------------------------------------------------
[05/07 13:24:05     80s]  DrvOpt #1 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[05/07 13:24:05     80s] ---------------------------------------------------------------------------------------------
[05/07 13:24:05     80s] 
[05/07 13:24:05     80s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/07 13:24:05     80s] End: GigaOpt high fanout net optimization
[05/07 13:24:05     80s] Begin: GigaOpt DRV Optimization
[05/07 13:24:05     80s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS
[05/07 13:24:05     80s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:20.3/0:01:39.6 (0.8), mem = 1382.9M
[05/07 13:24:05     80s] Info: 44 clock nets excluded from IPO operation.
[05/07 13:24:05     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.979022.2
[05/07 13:24:05     80s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 13:24:05     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=1382.9M
[05/07 13:24:05     80s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/07 13:24:05     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1382.9M
[05/07 13:24:05     80s] z: 2, totalTracks: 1
[05/07 13:24:05     80s] z: 4, totalTracks: 1
[05/07 13:24:05     80s] z: 6, totalTracks: 1
[05/07 13:24:05     80s] z: 8, totalTracks: 1
[05/07 13:24:05     80s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[05/07 13:24:05     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1382.9M
[05/07 13:24:05     80s] 
[05/07 13:24:05     80s] Skipping Bad Lib Cell Checking (CMU) !
[05/07 13:24:05     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:1382.9M
[05/07 13:24:05     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1382.9M
[05/07 13:24:05     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1382.9M
[05/07 13:24:05     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1382.9MB).
[05/07 13:24:05     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.039, MEM:1382.9M
[05/07 13:24:05     80s] TotalInstCnt at PhyDesignMc Initialization: 12,307
[05/07 13:24:05     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=1382.9M
[05/07 13:24:05     80s] ### Creating RouteCongInterface, started
[05/07 13:24:05     80s] 
[05/07 13:24:05     80s] #optDebug:  {2, 1.000, 0.8500} {3, 0.780, 0.8500} {4, 0.341, 0.6451} {5, 0.341, 0.6451} {6, 0.231, 0.5281} {7, 0.012, 0.3293} {8, 0.012, 0.3293} 
[05/07 13:24:05     80s] 
[05/07 13:24:05     80s] #optDebug: {0, 1.000}
[05/07 13:24:05     80s] ### Creating RouteCongInterface, finished
[05/07 13:24:05     80s] {MG  {5 0 1.4 0.151584}  {7 0 11.5 1.17624} }
[05/07 13:24:06     81s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1402.0M
[05/07 13:24:06     81s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1402.0M
[05/07 13:24:06     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:06     81s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 13:24:06     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:06     81s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 13:24:06     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:06     81s] Info: violation cost 23.069801 (cap = 4.446559, tran = 18.623241, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 13:24:06     81s] |    24|   104|    -0.33|    23|    23|    -0.02|     0|     0|     0|     0|    -0.11|    -0.83|       0|       0|       0| 69.99%|          |         |
[05/07 13:24:06     81s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VV_0_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/07 13:24:07     81s] Dumping Information for Job 0 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VV_0_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[05/07 13:24:07     81s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 13:24:07     81s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.09|     0.00|       8|       0|      16| 70.00%| 0:00:01.0|  1476.7M|
[05/07 13:24:07     81s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 13:24:07     81s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.09|     0.00|       0|       0|       0| 70.00%| 0:00:00.0|  1476.7M|
[05/07 13:24:07     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:07     81s] Bottom Preferred Layer:
[05/07 13:24:07     81s]     None
[05/07 13:24:07     81s] Via Pillar Rule:
[05/07 13:24:07     81s]     None
[05/07 13:24:07     81s] 
[05/07 13:24:07     81s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1476.7M) ***
[05/07 13:24:07     81s] 
[05/07 13:24:07     81s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.028, REAL:0.028, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:1476.7M
[05/07 13:24:07     81s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1476.7M
[05/07 13:24:07     81s] TDRefine: refinePlace mode is spiral
[05/07 13:24:07     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.979022.2
[05/07 13:24:07     81s] OPERPROF: Starting RefinePlace at level 1, MEM:1476.7M
[05/07 13:24:07     81s] *** Starting refinePlace (0:01:22 mem=1476.7M) ***
[05/07 13:24:07     81s] Total net bbox length = 3.640e+05 (2.206e+05 1.434e+05) (ext = 1.084e+04)
[05/07 13:24:07     81s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 13:24:07     81s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/07 13:24:07     81s] Type 'man IMPSP-5140' for more detail.
[05/07 13:24:07     81s] **WARN: (IMPSP-315):	Found 12315 instances insts with no PG Term connections.
[05/07 13:24:07     81s] Type 'man IMPSP-315' for more detail.
[05/07 13:24:07     81s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1476.7M
[05/07 13:24:07     81s] Starting refinePlace ...
[05/07 13:24:07     81s] One DDP V2 for no tweak run.
[05/07 13:24:07     81s]   Spread Effort: high, pre-route mode, useDDP on.
[05/07 13:24:07     81s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1482.4MB) @(0:01:22 - 0:01:22).
[05/07 13:24:07     81s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 13:24:07     81s] wireLenOptFixPriorityInst 0 inst fixed
[05/07 13:24:07     81s] 
[05/07 13:24:07     81s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[05/07 13:24:07     82s] Move report: legalization moves 10 insts, mean move: 2.36 um, max move: 4.80 um spiral
[05/07 13:24:07     82s] 	Max move on inst (core/FE_OFC5_round_key_56): (216.75, 105.60) --> (216.75, 100.80)
[05/07 13:24:07     82s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1485.4MB) @(0:01:22 - 0:01:22).
[05/07 13:24:07     82s] Move report: Detail placement moves 10 insts, mean move: 2.36 um, max move: 4.80 um 
[05/07 13:24:07     82s] 	Max move on inst (core/FE_OFC5_round_key_56): (216.75, 105.60) --> (216.75, 100.80)
[05/07 13:24:07     82s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1485.4MB
[05/07 13:24:07     82s] Statistics of distance of Instance movement in refine placement:
[05/07 13:24:07     82s]   maximum (X+Y) =         4.80 um
[05/07 13:24:07     82s]   inst (core/FE_OFC5_round_key_56) with max move: (216.75, 105.6) -> (216.75, 100.8)
[05/07 13:24:07     82s]   mean    (X+Y) =         2.36 um
[05/07 13:24:07     82s] Summary Report:
[05/07 13:24:07     82s] Instances move: 10 (out of 12315 movable)
[05/07 13:24:07     82s] Instances flipped: 0
[05/07 13:24:07     82s] Mean displacement: 2.36 um
[05/07 13:24:07     82s] Max displacement: 4.80 um (Instance: core/FE_OFC5_round_key_56) (216.75, 105.6) -> (216.75, 100.8)
[05/07 13:24:07     82s] 	Length: 4 sites, height: 1 rows, site name: cmos10sfadv12, cell type: BUFX1A12TR
[05/07 13:24:07     82s] Total instances moved : 10
[05/07 13:24:07     82s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.225, REAL:0.225, MEM:1485.4M
[05/07 13:24:07     82s] Total net bbox length = 3.640e+05 (2.206e+05 1.434e+05) (ext = 1.084e+04)
[05/07 13:24:07     82s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1485.4MB
[05/07 13:24:07     82s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1485.4MB) @(0:01:22 - 0:01:22).
[05/07 13:24:07     82s] *** Finished refinePlace (0:01:22 mem=1485.4M) ***
[05/07 13:24:07     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.979022.2
[05/07 13:24:07     82s] OPERPROF: Finished RefinePlace at level 1, CPU:0.244, REAL:0.244, MEM:1485.4M
[05/07 13:24:07     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1485.4M
[05/07 13:24:07     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.025, MEM:1482.4M
[05/07 13:24:07     82s] *** maximum move = 4.80 um ***
[05/07 13:24:07     82s] *** Finished re-routing un-routed nets (1482.4M) ***
[05/07 13:24:07     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1482.4M
[05/07 13:24:07     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1482.4M
[05/07 13:24:07     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:1482.4M
[05/07 13:24:07     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1482.4M
[05/07 13:24:07     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1482.4M
[05/07 13:24:07     82s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1482.4M
[05/07 13:24:07     82s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1482.4M
[05/07 13:24:07     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:1482.4M
[05/07 13:24:07     82s] 
[05/07 13:24:07     82s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1482.4M) ***
[05/07 13:24:07     82s] Total-nets :: 12359, Stn-nets :: 0, ratio :: 0 %
[05/07 13:24:07     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1463.3M
[05/07 13:24:07     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:1421.3M
[05/07 13:24:07     82s] TotalInstCnt at PhyDesignMc Destruction: 12,315
[05/07 13:24:07     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.979022.2
[05/07 13:24:07     82s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:22.4/0:01:41.7 (0.8), mem = 1421.3M
[05/07 13:24:07     82s] 
[05/07 13:24:07     82s] =============================================================================================
[05/07 13:24:07     82s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[05/07 13:24:07     82s] =============================================================================================
[05/07 13:24:07     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 13:24:07     82s] ---------------------------------------------------------------------------------------------
[05/07 13:24:07     82s] [ RefinePlace            ]      1   0:00:00.5  (  24.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/07 13:24:07     82s] [ SlackTraversorInit     ]      2   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 13:24:07     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:07     82s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 13:24:07     82s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 13:24:07     82s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:07     82s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 13:24:07     82s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:07     82s] [ OptEval                ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 13:24:07     82s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:07     82s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 13:24:07     82s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 13:24:07     82s] [ IncrDelayCalc          ]      7   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 13:24:07     82s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 13:24:07     82s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[05/07 13:24:07     82s] [ MISC                   ]          0:00:01.0  (  46.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 13:24:07     82s] ---------------------------------------------------------------------------------------------
[05/07 13:24:07     82s]  DrvOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/07 13:24:07     82s] ---------------------------------------------------------------------------------------------
[05/07 13:24:07     82s] 
[05/07 13:24:07     82s] End: GigaOpt DRV Optimization
[05/07 13:24:07     82s] GigaOpt: Cleaning up trial route
[05/07 13:24:07     82s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1421.3M
[05/07 13:24:07     82s] All LLGs are deleted
[05/07 13:24:07     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1421.3M
[05/07 13:24:07     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1421.3M
[05/07 13:24:07     82s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1421.3M
[05/07 13:24:07     82s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=1421.3M
[05/07 13:24:07     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=1421.3M
[05/07 13:24:07     82s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1421.34 MB )
[05/07 13:24:07     82s] (I)       Started Import and model ( Curr Mem: 1421.34 MB )
[05/07 13:24:07     82s] (I)       Started Create place DB ( Curr Mem: 1421.34 MB )
[05/07 13:24:07     82s] (I)       Started Import place data ( Curr Mem: 1421.34 MB )
[05/07 13:24:07     82s] (I)       Started Read instances and placement ( Curr Mem: 1421.34 MB )
[05/07 13:24:07     82s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1423.46 MB )
[05/07 13:24:07     82s] (I)       Started Read nets ( Curr Mem: 1423.46 MB )
[05/07 13:24:07     82s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Create route DB ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       == Non-default Options ==
[05/07 13:24:07     82s] (I)       Maximum routing layer                              : 8
[05/07 13:24:07     82s] (I)       Number of threads                                  : 1
[05/07 13:24:07     82s] (I)       Method to set GCell size                           : row
[05/07 13:24:07     82s] (I)       Counted 3346 PG shapes. We will not process PG shapes layer by layer.
[05/07 13:24:07     82s] (I)       Started Import route data (1T) ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       ============== Pin Summary ==============
[05/07 13:24:07     82s] (I)       +-------+--------+---------+------------+
[05/07 13:24:07     82s] (I)       | Layer | # pins | % total |      Group |
[05/07 13:24:07     82s] (I)       +-------+--------+---------+------------+
[05/07 13:24:07     82s] (I)       |     1 |  48231 |   99.84 |        Pin |
[05/07 13:24:07     82s] (I)       |     2 |      0 |    0.00 | Pin access |
[05/07 13:24:07     82s] (I)       |     3 |     76 |    0.16 | Pin access |
[05/07 13:24:07     82s] (I)       |     4 |      0 |    0.00 |      Upper |
[05/07 13:24:07     82s] (I)       |     5 |      0 |    0.00 |      Upper |
[05/07 13:24:07     82s] (I)       |     6 |      0 |    0.00 |      Upper |
[05/07 13:24:07     82s] (I)       |     7 |      0 |    0.00 |      Upper |
[05/07 13:24:07     82s] (I)       |     8 |      0 |    0.00 |      Upper |
[05/07 13:24:07     82s] (I)       +-------+--------+---------+------------+
[05/07 13:24:07     82s] (I)       Use row-based GCell size
[05/07 13:24:07     82s] (I)       Use row-based GCell align
[05/07 13:24:07     82s] (I)       GCell unit size   : 4800
[05/07 13:24:07     82s] (I)       GCell multiplier  : 1
[05/07 13:24:07     82s] (I)       GCell row height  : 4800
[05/07 13:24:07     82s] (I)       Actual row height : 4800
[05/07 13:24:07     82s] (I)       GCell align ref   : 24000 24000
[05/07 13:24:07     82s] [NR-eGR] Track table information for default rule: 
[05/07 13:24:07     82s] [NR-eGR] M1 has no routable track
[05/07 13:24:07     82s] [NR-eGR] M2 has single uniform track structure
[05/07 13:24:07     82s] [NR-eGR] M3 has single uniform track structure
[05/07 13:24:07     82s] [NR-eGR] M4 has single uniform track structure
[05/07 13:24:07     82s] [NR-eGR] BA has single uniform track structure
[05/07 13:24:07     82s] [NR-eGR] BB has single uniform track structure
[05/07 13:24:07     82s] [NR-eGR] BD has single uniform track structure
[05/07 13:24:07     82s] [NR-eGR] LB has single uniform track structure
[05/07 13:24:07     82s] (I)       =============== Default via ================
[05/07 13:24:07     82s] (I)       +---+------------------+-------------------+
[05/07 13:24:07     82s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[05/07 13:24:07     82s] (I)       +---+------------------+-------------------+
[05/07 13:24:07     82s] (I)       | 1 |    4  V1_0_VV    |   91  V1_1_X2N_HV |
[05/07 13:24:07     82s] (I)       | 2 |  478  V2_0_VH    |  494  V2_0_X2W_VH |
[05/07 13:24:07     82s] (I)       | 3 |  951  V3_0_HV    |  955  V3_0_X2W_HV |
[05/07 13:24:07     82s] (I)       | 4 | 1236  WT_0_XX    | 1241  WT_0_X2N_XX |
[05/07 13:24:07     82s] (I)       | 5 | 1274  WA_0_XX    | 1280  WA_0_X2S_XX |
[05/07 13:24:07     82s] (I)       | 6 | 1350  WB_0_XX    | 1355  WB_0_X2N_XX |
[05/07 13:24:07     82s] (I)       | 7 | 1426  VV_0_HV    | 1426  VV_0_HV     |
[05/07 13:24:07     82s] (I)       +---+------------------+-------------------+
[05/07 13:24:07     82s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read routing blockages ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read instance blockages ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read PG blockages ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] [NR-eGR] Read 5064 PG shapes
[05/07 13:24:07     82s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read boundary cut boxes ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] [NR-eGR] #Routing Blockages  : 0
[05/07 13:24:07     82s] [NR-eGR] #Instance Blockages : 0
[05/07 13:24:07     82s] [NR-eGR] #PG Blockages       : 5064
[05/07 13:24:07     82s] [NR-eGR] #Halo Blockages     : 0
[05/07 13:24:07     82s] [NR-eGR] #Boundary Blockages : 0
[05/07 13:24:07     82s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read blackboxes ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/07 13:24:07     82s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read prerouted ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 13:24:07     82s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read unlegalized nets ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] (I)       Started Read nets ( Curr Mem: 1425.46 MB )
[05/07 13:24:07     82s] [NR-eGR] Read numTotalNets=12359  numIgnoredNets=0
[05/07 13:24:07     82s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Set up via pillars ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       early_global_route_priority property id does not exist.
[05/07 13:24:07     82s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Model blockages into capacity
[05/07 13:24:07     82s] (I)       Read Num Blocks=5064  Num Prerouted Wires=0  Num CS=0
[05/07 13:24:07     82s] (I)       Started Initialize 3D capacity ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Layer 1 (V) : #blockages 919 : #preroutes 0
[05/07 13:24:07     82s] (I)       Layer 2 (H) : #blockages 902 : #preroutes 0
[05/07 13:24:07     82s] (I)       Layer 3 (V) : #blockages 898 : #preroutes 0
[05/07 13:24:07     82s] (I)       Layer 4 (H) : #blockages 898 : #preroutes 0
[05/07 13:24:07     82s] (I)       Layer 5 (V) : #blockages 898 : #preroutes 0
[05/07 13:24:07     82s] (I)       Layer 6 (H) : #blockages 497 : #preroutes 0
[05/07 13:24:07     82s] (I)       Layer 7 (V) : #blockages 52 : #preroutes 0
[05/07 13:24:07     82s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       -- layer congestion ratio --
[05/07 13:24:07     82s] (I)       Layer 1 : 0.100000
[05/07 13:24:07     82s] (I)       Layer 2 : 0.700000
[05/07 13:24:07     82s] (I)       Layer 3 : 0.700000
[05/07 13:24:07     82s] (I)       Layer 4 : 0.700000
[05/07 13:24:07     82s] (I)       Layer 5 : 0.700000
[05/07 13:24:07     82s] (I)       Layer 6 : 0.700000
[05/07 13:24:07     82s] (I)       Layer 7 : 0.700000
[05/07 13:24:07     82s] (I)       Layer 8 : 0.700000
[05/07 13:24:07     82s] (I)       ----------------------------
[05/07 13:24:07     82s] (I)       Number of ignored nets                =      0
[05/07 13:24:07     82s] (I)       Number of connected nets              =      0
[05/07 13:24:07     82s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/07 13:24:07     82s] (I)       Number of clock nets                  =     44.  Ignored: No
[05/07 13:24:07     82s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/07 13:24:07     82s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/07 13:24:07     82s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 13:24:07     82s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/07 13:24:07     82s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/07 13:24:07     82s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/07 13:24:07     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 13:24:07     82s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Read aux data ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Others data preparation ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] [NR-eGR] There are 44 clock nets ( 0 with NDR ).
[05/07 13:24:07     82s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Create route kernel ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Ndr track 0 does not exist
[05/07 13:24:07     82s] (I)       ---------------------Grid Graph Info--------------------
[05/07 13:24:07     82s] (I)       Routing area        : (0, 0) - (951600, 494400)
[05/07 13:24:07     82s] (I)       Core area           : (24000, 24000) - (927600, 470400)
[05/07 13:24:07     82s] (I)       Site width          :   500  (dbu)
[05/07 13:24:07     82s] (I)       Row height          :  4800  (dbu)
[05/07 13:24:07     82s] (I)       GCell row height    :  4800  (dbu)
[05/07 13:24:07     82s] (I)       GCell width         :  4800  (dbu)
[05/07 13:24:07     82s] (I)       GCell height        :  4800  (dbu)
[05/07 13:24:07     82s] (I)       Grid                :   199   103     8
[05/07 13:24:07     82s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/07 13:24:07     82s] (I)       Vertical capacity   :     0  4800     0  4800     0  4800     0  4800
[05/07 13:24:07     82s] (I)       Horizontal capacity :     0     0  4800     0  4800     0  4800     0
[05/07 13:24:07     82s] (I)       Default wire width  :   180   200   200   200   400   400   400  4800
[05/07 13:24:07     82s] (I)       Default wire space  :   180   200   200   200   400   400   400  2800
[05/07 13:24:07     82s] (I)       Default wire pitch  :   360   400   400   400   800   800   800  7600
[05/07 13:24:07     82s] (I)       Default pitch size  :   360   400   400   400   800   800   800  7600
[05/07 13:24:07     82s] (I)       First track coord   :     0   200   200   200  1000  1000  1000  9000
[05/07 13:24:07     82s] (I)       Num tracks per GCell: 13.33 12.00 12.00 12.00  6.00  6.00  6.00  0.63
[05/07 13:24:07     82s] (I)       Total num of tracks :     0  2379  1236  2379   617  1189   617   124
[05/07 13:24:07     82s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/07 13:24:07     82s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/07 13:24:07     82s] (I)       --------------------------------------------------------
[05/07 13:24:07     82s] 
[05/07 13:24:07     82s] [NR-eGR] ============ Routing rule table ============
[05/07 13:24:07     82s] [NR-eGR] Rule id: 0  Nets: 12359 
[05/07 13:24:07     82s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 13:24:07     82s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=800  L8=7600
[05/07 13:24:07     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:24:07     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:24:07     82s] [NR-eGR] ========================================
[05/07 13:24:07     82s] [NR-eGR] 
[05/07 13:24:07     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 13:24:07     82s] (I)       blocked tracks on layer2 : = 21873 / 245037 (8.93%)
[05/07 13:24:07     82s] (I)       blocked tracks on layer3 : = 5370 / 245964 (2.18%)
[05/07 13:24:07     82s] (I)       blocked tracks on layer4 : = 21882 / 245037 (8.93%)
[05/07 13:24:07     82s] (I)       blocked tracks on layer5 : = 4150 / 122783 (3.38%)
[05/07 13:24:07     82s] (I)       blocked tracks on layer6 : = 11744 / 122467 (9.59%)
[05/07 13:24:07     82s] (I)       blocked tracks on layer7 : = 30922 / 122783 (25.18%)
[05/07 13:24:07     82s] (I)       blocked tracks on layer8 : = 2127 / 12772 (16.65%)
[05/07 13:24:07     82s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Reset routing kernel
[05/07 13:24:07     82s] (I)       Started Global Routing ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Initialization ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       totalPins=48307  totalGlobalPin=47000 (97.29%)
[05/07 13:24:07     82s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Net group 1 ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Generate topology ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       total 2D Cap : 1055955 = (455975 H, 599980 V)
[05/07 13:24:07     82s] [NR-eGR] Layer group 1: route 12359 net(s) in layer range [2, 8]
[05/07 13:24:07     82s] (I)       
[05/07 13:24:07     82s] (I)       ============  Phase 1a Route ============
[05/07 13:24:07     82s] (I)       Started Phase 1a ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Started Pattern routing (1T) ( Curr Mem: 1428.39 MB )
[05/07 13:24:07     82s] (I)       Finished Pattern routing (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:07     82s] (I)       Started Add via demand to 2D ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       
[05/07 13:24:07     82s] (I)       ============  Phase 1b Route ============
[05/07 13:24:07     82s] (I)       Started Phase 1b ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:07     82s] (I)       Overflow of layer group 1: 0.70% H + 0.00% V. EstWL: 4.412280e+05um
[05/07 13:24:07     82s] (I)       Congestion metric : 0.70%H 0.00%V, 0.70%HV
[05/07 13:24:07     82s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/07 13:24:07     82s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       
[05/07 13:24:07     82s] (I)       ============  Phase 1c Route ============
[05/07 13:24:07     82s] (I)       Started Phase 1c ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:07     82s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       
[05/07 13:24:07     82s] (I)       ============  Phase 1d Route ============
[05/07 13:24:07     82s] (I)       Started Phase 1d ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:07     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       
[05/07 13:24:07     82s] (I)       ============  Phase 1e Route ============
[05/07 13:24:07     82s] (I)       Started Phase 1e ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Started Route legalization ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:07     82s] [NR-eGR] Early Global Route overflow of layer group 1: 0.70% H + 0.00% V. EstWL: 4.412280e+05um
[05/07 13:24:07     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       
[05/07 13:24:07     82s] (I)       ============  Phase 1l Route ============
[05/07 13:24:07     82s] (I)       Started Phase 1l ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Started Layer assignment (1T) ( Curr Mem: 1447.64 MB )
[05/07 13:24:07     82s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Layer assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Net group 1 ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Started Clean cong LA ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/07 13:24:08     82s] (I)       Layer  2:     234314     77817         0           0      243576    ( 0.00%) 
[05/07 13:24:08     82s] (I)       Layer  3:     240413     83051         4           0      244728    ( 0.00%) 
[05/07 13:24:08     82s] (I)       Layer  4:     234312     12987         0          24      243552    ( 0.01%) 
[05/07 13:24:08     82s] (I)       Layer  5:     118816     24365         5           0      122364    ( 0.00%) 
[05/07 13:24:08     82s] (I)       Layer  6:     115628      3136         0          18      121770    ( 0.01%) 
[05/07 13:24:08     82s] (I)       Layer  7:      95164       266         0       16296      106068    (13.32%) 
[05/07 13:24:08     82s] (I)       Layer  8:      10533         0         0        6167        6652    (48.11%) 
[05/07 13:24:08     82s] (I)       Total:       1049180    201622         9       22505     1088710    ( 2.03%) 
[05/07 13:24:08     82s] (I)       
[05/07 13:24:08     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 13:24:08     82s] [NR-eGR]                        OverCon            
[05/07 13:24:08     82s] [NR-eGR]                         #Gcell     %Gcell
[05/07 13:24:08     82s] [NR-eGR]       Layer                (1)    OverCon 
[05/07 13:24:08     82s] [NR-eGR] ----------------------------------------------
[05/07 13:24:08     82s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:08     82s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:08     82s] [NR-eGR]      M3  (3)         4( 0.02%)   ( 0.02%) 
[05/07 13:24:08     82s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:08     82s] [NR-eGR]      BA  (5)         5( 0.02%)   ( 0.02%) 
[05/07 13:24:08     82s] [NR-eGR]      BB  (6)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:08     82s] [NR-eGR]      BD  (7)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:08     82s] [NR-eGR]      LB  (8)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:08     82s] [NR-eGR] ----------------------------------------------
[05/07 13:24:08     82s] [NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[05/07 13:24:08     82s] [NR-eGR] 
[05/07 13:24:08     82s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Started Export 3D cong map ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       total 2D Cap : 1057815 = (456588 H, 601227 V)
[05/07 13:24:08     82s] (I)       Started Export 2D cong map ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/07 13:24:08     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 13:24:08     82s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       ============= Track Assignment ============
[05/07 13:24:08     82s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Started Track Assignment (1T) ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[05/07 13:24:08     82s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Run Multi-thread track assignment
[05/07 13:24:08     82s] (I)       Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Started Export ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] Started Export DB wires ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] Started Export all nets ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] Finished Export all nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] Started Set wire vias ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] Finished Export DB wires ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:24:08     82s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 48231
[05/07 13:24:08     82s] [NR-eGR]     M2  (2V) length: 1.644166e+05um, number of vias: 77678
[05/07 13:24:08     82s] [NR-eGR]     M3  (3H) length: 2.002152e+05um, number of vias: 4005
[05/07 13:24:08     82s] [NR-eGR]     M4  (4V) length: 2.553956e+04um, number of vias: 1408
[05/07 13:24:08     82s] [NR-eGR]     BA  (5H) length: 5.814780e+04um, number of vias: 775
[05/07 13:24:08     82s] [NR-eGR]     BB  (6V) length: 7.531975e+03um, number of vias: 8
[05/07 13:24:08     82s] [NR-eGR]     BD  (7H) length: 6.431000e+02um, number of vias: 0
[05/07 13:24:08     82s] [NR-eGR]     LB  (8V) length: 0.000000e+00um, number of vias: 0
[05/07 13:24:08     82s] [NR-eGR] Total length: 4.564943e+05um, number of vias: 132105
[05/07 13:24:08     82s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:24:08     82s] [NR-eGR] Total eGR-routed clock nets wire length: 2.821275e+04um 
[05/07 13:24:08     82s] [NR-eGR] --------------------------------------------------------------------------
[05/07 13:24:08     82s] (I)       Started Update net boxes ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Started Update timing ( Curr Mem: 1447.64 MB )
[05/07 13:24:08     82s] (I)       Finished Update timing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1438.12 MB )
[05/07 13:24:08     82s] (I)       Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1438.12 MB )
[05/07 13:24:08     82s] (I)       Started Postprocess design ( Curr Mem: 1438.12 MB )
[05/07 13:24:08     82s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.12 MB )
[05/07 13:24:08     82s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 1438.12 MB )
[05/07 13:24:08     82s] GigaOpt: Cleaning up extraction
[05/07 13:24:08     82s] Extraction called for design 'aes' of instances=12315 and nets=12517 using extraction engine 'preRoute' .
[05/07 13:24:08     82s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/07 13:24:08     82s] Type 'man IMPEXT-3530' for more detail.
[05/07 13:24:08     82s] PreRoute RC Extraction called for design aes.
[05/07 13:24:08     82s] RC Extraction called in multi-corner(1) mode.
[05/07 13:24:08     82s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/07 13:24:08     82s] Type 'man IMPEXT-6197' for more detail.
[05/07 13:24:08     82s] RCMode: PreRoute
[05/07 13:24:08     82s]       RC Corner Indexes            0   
[05/07 13:24:08     82s] Capacitance Scaling Factor   : 1.00000 
[05/07 13:24:08     82s] Resistance Scaling Factor    : 1.00000 
[05/07 13:24:08     82s] Clock Cap. Scaling Factor    : 1.00000 
[05/07 13:24:08     82s] Clock Res. Scaling Factor    : 1.00000 
[05/07 13:24:08     82s] Shrink Factor                : 1.00000
[05/07 13:24:08     82s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 13:24:08     82s] 
[05/07 13:24:08     82s] Trim Metal Layers:
[05/07 13:24:08     82s] LayerId::1 widthSet size::1
[05/07 13:24:08     82s] LayerId::2 widthSet size::1
[05/07 13:24:08     82s] LayerId::3 widthSet size::1
[05/07 13:24:08     82s] LayerId::4 widthSet size::1
[05/07 13:24:08     82s] LayerId::5 widthSet size::1
[05/07 13:24:08     82s] LayerId::6 widthSet size::1
[05/07 13:24:08     82s] LayerId::7 widthSet size::1
[05/07 13:24:08     82s] LayerId::8 widthSet size::1
[05/07 13:24:08     82s] Updating RC grid for preRoute extraction ...
[05/07 13:24:08     82s] eee: pegSigSF::1.070000
[05/07 13:24:08     82s] Initializing multi-corner resistance tables ...
[05/07 13:24:08     82s] eee: l::1 avDens::0.152243 usedTrk::3653.832644 availTrk::24000.000000 sigTrk::3653.832644
[05/07 13:24:08     82s] eee: l::2 avDens::0.279832 usedTrk::6883.857717 availTrk::24600.000000 sigTrk::6883.857717
[05/07 13:24:08     82s] eee: l::3 avDens::0.322413 usedTrk::8511.714116 availTrk::26400.000000 sigTrk::8511.714116
[05/07 13:24:08     82s] eee: l::4 avDens::0.041707 usedTrk::1071.033955 availTrk::25680.000000 sigTrk::1071.033955
[05/07 13:24:08     82s] eee: l::5 avDens::0.205495 usedTrk::2515.261200 availTrk::12240.000000 sigTrk::2515.261200
[05/07 13:24:08     82s] eee: l::6 avDens::0.031597 usedTrk::318.492748 availTrk::10080.000000 sigTrk::318.492748
[05/07 13:24:08     82s] eee: l::7 avDens::0.045336 usedTrk::247.536476 availTrk::5460.000000 sigTrk::247.536476
[05/07 13:24:08     82s] eee: l::8 avDens::0.257621 usedTrk::125.284937 availTrk::486.315789 sigTrk::125.284937
[05/07 13:24:08     82s] {RT typical_rc 0 8 8 {5 0} {7 0} 2}
[05/07 13:24:08     82s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.344074 ; uaWl: 1.000000 ; uaWlH: 0.201235 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.560700 ; newSi: 0.078200 ; pMod: 82 ; 
[05/07 13:24:08     83s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1438.125M)
[05/07 13:24:08     83s] GigaOpt: Cleaning up delay & timing
[05/07 13:24:08     83s] #################################################################################
[05/07 13:24:08     83s] # Design Stage: PreRoute
[05/07 13:24:08     83s] # Design Name: aes
[05/07 13:24:08     83s] # Design Mode: 90nm
[05/07 13:24:08     83s] # Analysis Mode: MMMC Non-OCV 
[05/07 13:24:08     83s] # Parasitics Mode: No SPEF/RCDB 
[05/07 13:24:08     83s] # Signoff Settings: SI Off 
[05/07 13:24:08     83s] #################################################################################
[05/07 13:24:08     83s] Calculate delays in Single mode...
[05/07 13:24:08     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 1428.1M, InitMEM = 1428.1M)
[05/07 13:24:08     83s] Start delay calculation (fullDC) (1 T). (MEM=1428.12)
[05/07 13:24:08     83s] End AAE Lib Interpolated Model. (MEM=1439.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 13:24:10     85s] Total number of fetched objects 12402
[05/07 13:24:11     85s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/07 13:24:11     85s] End delay calculation. (MEM=1445.8 CPU=0:00:01.8 REAL=0:00:02.0)
[05/07 13:24:11     85s] End delay calculation (fullDC). (MEM=1445.8 CPU=0:00:02.1 REAL=0:00:03.0)
[05/07 13:24:11     85s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1445.8M) ***
[05/07 13:24:11     85s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/07 13:24:11     85s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -preCTS -maxLocalDensity 1.2 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[05/07 13:24:11     85s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:01:25.8/0:01:45.2 (0.8), mem = 1445.8M
[05/07 13:24:11     85s] Info: 44 clock nets excluded from IPO operation.
[05/07 13:24:11     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.979022.3
[05/07 13:24:11     85s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 13:24:11     85s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=1445.8M
[05/07 13:24:11     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1445.8M
[05/07 13:24:11     85s] z: 2, totalTracks: 1
[05/07 13:24:11     85s] z: 4, totalTracks: 1
[05/07 13:24:11     85s] z: 6, totalTracks: 1
[05/07 13:24:11     85s] z: 8, totalTracks: 1
[05/07 13:24:11     85s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[05/07 13:24:11     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1445.8M
[05/07 13:24:11     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1445.8M
[05/07 13:24:11     85s] Core basic site is cmos10sfadv12
[05/07 13:24:11     85s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1445.8M
[05/07 13:24:11     85s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:1445.8M
[05/07 13:24:11     85s] Fast DP-INIT is on for default
[05/07 13:24:11     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 13:24:11     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.028, MEM:1445.8M
[05/07 13:24:11     85s] 
[05/07 13:24:11     85s] Skipping Bad Lib Cell Checking (CMU) !
[05/07 13:24:11     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1445.8M
[05/07 13:24:11     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1445.8M
[05/07 13:24:11     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1445.8M
[05/07 13:24:11     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1445.8MB).
[05/07 13:24:11     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:1445.8M
[05/07 13:24:11     85s] TotalInstCnt at PhyDesignMc Initialization: 12,315
[05/07 13:24:11     85s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=1445.8M
[05/07 13:24:11     85s] ### Creating RouteCongInterface, started
[05/07 13:24:11     86s] 
[05/07 13:24:11     86s] #optDebug:  {2, 1.000, 0.8500} {3, 0.780, 0.8500} {4, 0.341, 0.6451} {5, 0.341, 0.6451} {6, 0.231, 0.5281} {7, 0.012, 0.3293} {8, 0.012, 0.3293} 
[05/07 13:24:11     86s] 
[05/07 13:24:11     86s] #optDebug: {0, 1.000}
[05/07 13:24:11     86s] ### Creating RouteCongInterface, finished
[05/07 13:24:11     86s] {MG  {5 0 1.4 0.151584}  {7 0 11.5 1.17624} }
[05/07 13:24:12     86s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1480.1M
[05/07 13:24:12     86s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1480.1M
[05/07 13:24:12     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:12     87s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 13:24:12     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:12     87s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 13:24:12     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:12     87s] Info: violation cost 0.015820 (cap = 0.000000, tran = 0.015820, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 13:24:12     87s] |     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.09|     0.00|       0|       0|       0| 70.00%|          |         |
[05/07 13:24:12     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 13:24:12     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.12|     0.00|       1|       0|       0| 70.01%| 0:00:00.0|  1496.1M|
[05/07 13:24:12     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 13:24:12     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.12|     0.00|       0|       0|       0| 70.01%| 0:00:00.0|  1496.1M|
[05/07 13:24:12     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 13:24:12     87s] Bottom Preferred Layer:
[05/07 13:24:12     87s]     None
[05/07 13:24:12     87s] Via Pillar Rule:
[05/07 13:24:12     87s]     None
[05/07 13:24:12     87s] 
[05/07 13:24:12     87s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1496.1M) ***
[05/07 13:24:12     87s] 
[05/07 13:24:12     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1496.1M
[05/07 13:24:12     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.028, REAL:0.028, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.041, REAL:0.042, MEM:1477.1M
[05/07 13:24:12     87s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.042, REAL:0.042, MEM:1477.1M
[05/07 13:24:12     87s] TDRefine: refinePlace mode is spiral
[05/07 13:24:12     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.979022.3
[05/07 13:24:12     87s] OPERPROF: Starting RefinePlace at level 1, MEM:1477.1M
[05/07 13:24:12     87s] *** Starting refinePlace (0:01:27 mem=1477.1M) ***
[05/07 13:24:12     87s] Total net bbox length = 3.640e+05 (2.206e+05 1.434e+05) (ext = 1.084e+04)
[05/07 13:24:12     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 13:24:12     87s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/07 13:24:12     87s] Type 'man IMPSP-5140' for more detail.
[05/07 13:24:12     87s] **WARN: (IMPSP-315):	Found 12316 instances insts with no PG Term connections.
[05/07 13:24:12     87s] Type 'man IMPSP-315' for more detail.
[05/07 13:24:12     87s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1477.1M
[05/07 13:24:12     87s] Starting refinePlace ...
[05/07 13:24:12     87s] One DDP V2 for no tweak run.
[05/07 13:24:12     87s]   Spread Effort: high, pre-route mode, useDDP on.
[05/07 13:24:12     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1478.8MB) @(0:01:27 - 0:01:27).
[05/07 13:24:12     87s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/07 13:24:12     87s] wireLenOptFixPriorityInst 0 inst fixed
[05/07 13:24:12     87s] 
[05/07 13:24:12     87s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[05/07 13:24:12     87s] Move report: legalization moves 1 insts, mean move: 0.75 um, max move: 0.75 um spiral
[05/07 13:24:12     87s] 	Max move on inst (core/FE_OFC8_round_key_18): (239.50, 67.20) --> (240.25, 67.20)
[05/07 13:24:12     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1478.8MB) @(0:01:27 - 0:01:27).
[05/07 13:24:12     87s] Move report: Detail placement moves 1 insts, mean move: 0.75 um, max move: 0.75 um 
[05/07 13:24:12     87s] 	Max move on inst (core/FE_OFC8_round_key_18): (239.50, 67.20) --> (240.25, 67.20)
[05/07 13:24:12     87s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1478.8MB
[05/07 13:24:12     87s] Statistics of distance of Instance movement in refine placement:
[05/07 13:24:12     87s]   maximum (X+Y) =         0.75 um
[05/07 13:24:12     87s]   inst (core/FE_OFC8_round_key_18) with max move: (239.5, 67.2) -> (240.25, 67.2)
[05/07 13:24:12     87s]   mean    (X+Y) =         0.75 um
[05/07 13:24:12     87s] Summary Report:
[05/07 13:24:12     87s] Instances move: 1 (out of 12316 movable)
[05/07 13:24:12     87s] Instances flipped: 0
[05/07 13:24:12     87s] Mean displacement: 0.75 um
[05/07 13:24:12     87s] Max displacement: 0.75 um (Instance: core/FE_OFC8_round_key_18) (239.5, 67.2) -> (240.25, 67.2)
[05/07 13:24:12     87s] 	Length: 4 sites, height: 1 rows, site name: cmos10sfadv12, cell type: BUFX2A12TR
[05/07 13:24:12     87s] Total instances moved : 1
[05/07 13:24:12     87s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.222, REAL:0.222, MEM:1478.8M
[05/07 13:24:12     87s] Total net bbox length = 3.640e+05 (2.206e+05 1.434e+05) (ext = 1.084e+04)
[05/07 13:24:12     87s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1478.8MB
[05/07 13:24:12     87s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1478.8MB) @(0:01:27 - 0:01:28).
[05/07 13:24:12     87s] *** Finished refinePlace (0:01:28 mem=1478.8M) ***
[05/07 13:24:12     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.979022.3
[05/07 13:24:12     87s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.241, MEM:1478.8M
[05/07 13:24:13     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1478.8M
[05/07 13:24:13     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.025, MEM:1476.8M
[05/07 13:24:13     87s] *** maximum move = 0.75 um ***
[05/07 13:24:13     87s] *** Finished re-routing un-routed nets (1476.8M) ***
[05/07 13:24:13     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1476.8M
[05/07 13:24:13     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1476.8M
[05/07 13:24:13     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:1476.8M
[05/07 13:24:13     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1476.8M
[05/07 13:24:13     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1476.8M
[05/07 13:24:13     87s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1476.8M
[05/07 13:24:13     87s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1476.8M
[05/07 13:24:13     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:1476.8M
[05/07 13:24:13     87s] 
[05/07 13:24:13     87s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1476.8M) ***
[05/07 13:24:13     87s] Total-nets :: 12360, Stn-nets :: 0, ratio :: 0 %
[05/07 13:24:13     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1457.8M
[05/07 13:24:13     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:1415.8M
[05/07 13:24:13     87s] TotalInstCnt at PhyDesignMc Destruction: 12,316
[05/07 13:24:13     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.979022.3
[05/07 13:24:13     87s] *** DrvOpt #3 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:27.8/0:01:47.1 (0.8), mem = 1415.8M
[05/07 13:24:13     87s] 
[05/07 13:24:13     87s] =============================================================================================
[05/07 13:24:13     87s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[05/07 13:24:13     87s] =============================================================================================
[05/07 13:24:13     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 13:24:13     87s] ---------------------------------------------------------------------------------------------
[05/07 13:24:13     87s] [ RefinePlace            ]      1   0:00:00.5  (  25.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/07 13:24:13     87s] [ SlackTraversorInit     ]      2   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 13:24:13     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:13     87s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 13:24:13     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 13:24:13     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:13     87s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/07 13:24:13     87s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:13     87s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.7
[05/07 13:24:13     87s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:13     87s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:13     87s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:13     87s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:13     87s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/07 13:24:13     87s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[05/07 13:24:13     87s] [ MISC                   ]          0:00:01.0  (  53.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 13:24:13     87s] ---------------------------------------------------------------------------------------------
[05/07 13:24:13     87s]  DrvOpt #3 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[05/07 13:24:13     87s] ---------------------------------------------------------------------------------------------
[05/07 13:24:13     87s] 
[05/07 13:24:13     87s] End: GigaOpt DRV Optimization (small scale fixing)
[05/07 13:24:13     87s] GigaOpt: Cleaning up delay & timing
[05/07 13:24:13     87s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/07 13:24:13     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1415.8M
[05/07 13:24:13     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.026, MEM:1415.8M
[05/07 13:24:13     88s] 
------------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=1415.8M)
------------------------------------------------------------------

Setup views included:
 typical_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.118  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6057   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/07 13:24:13     88s] Density: 70.007%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1443.5M, totSessionCpu=0:01:28 **
[05/07 13:24:13     88s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1415.76 MB )
[05/07 13:24:13     88s] (I)       Started Import and model ( Curr Mem: 1415.76 MB )
[05/07 13:24:13     88s] (I)       Started Create place DB ( Curr Mem: 1415.76 MB )
[05/07 13:24:13     88s] (I)       Started Import place data ( Curr Mem: 1415.76 MB )
[05/07 13:24:13     88s] (I)       Started Read instances and placement ( Curr Mem: 1415.76 MB )
[05/07 13:24:13     88s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1417.89 MB )
[05/07 13:24:13     88s] (I)       Started Read nets ( Curr Mem: 1417.89 MB )
[05/07 13:24:13     88s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Create route DB ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       == Non-default Options ==
[05/07 13:24:13     88s] (I)       Build term to term wires                           : false
[05/07 13:24:13     88s] (I)       Maximum routing layer                              : 8
[05/07 13:24:13     88s] (I)       Number of threads                                  : 1
[05/07 13:24:13     88s] (I)       Method to set GCell size                           : row
[05/07 13:24:13     88s] (I)       Counted 3346 PG shapes. We will not process PG shapes layer by layer.
[05/07 13:24:13     88s] (I)       Started Import route data (1T) ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       ============== Pin Summary ==============
[05/07 13:24:13     88s] (I)       +-------+--------+---------+------------+
[05/07 13:24:13     88s] (I)       | Layer | # pins | % total |      Group |
[05/07 13:24:13     88s] (I)       +-------+--------+---------+------------+
[05/07 13:24:13     88s] (I)       |     1 |  48233 |   99.84 |        Pin |
[05/07 13:24:13     88s] (I)       |     2 |      0 |    0.00 | Pin access |
[05/07 13:24:13     88s] (I)       |     3 |     76 |    0.16 | Pin access |
[05/07 13:24:13     88s] (I)       |     4 |      0 |    0.00 |      Upper |
[05/07 13:24:13     88s] (I)       |     5 |      0 |    0.00 |      Upper |
[05/07 13:24:13     88s] (I)       |     6 |      0 |    0.00 |      Upper |
[05/07 13:24:13     88s] (I)       |     7 |      0 |    0.00 |      Upper |
[05/07 13:24:13     88s] (I)       |     8 |      0 |    0.00 |      Upper |
[05/07 13:24:13     88s] (I)       +-------+--------+---------+------------+
[05/07 13:24:13     88s] (I)       Use row-based GCell size
[05/07 13:24:13     88s] (I)       Use row-based GCell align
[05/07 13:24:13     88s] (I)       GCell unit size   : 4800
[05/07 13:24:13     88s] (I)       GCell multiplier  : 1
[05/07 13:24:13     88s] (I)       GCell row height  : 4800
[05/07 13:24:13     88s] (I)       Actual row height : 4800
[05/07 13:24:13     88s] (I)       GCell align ref   : 24000 24000
[05/07 13:24:13     88s] [NR-eGR] Track table information for default rule: 
[05/07 13:24:13     88s] [NR-eGR] M1 has no routable track
[05/07 13:24:13     88s] [NR-eGR] M2 has single uniform track structure
[05/07 13:24:13     88s] [NR-eGR] M3 has single uniform track structure
[05/07 13:24:13     88s] [NR-eGR] M4 has single uniform track structure
[05/07 13:24:13     88s] [NR-eGR] BA has single uniform track structure
[05/07 13:24:13     88s] [NR-eGR] BB has single uniform track structure
[05/07 13:24:13     88s] [NR-eGR] BD has single uniform track structure
[05/07 13:24:13     88s] [NR-eGR] LB has single uniform track structure
[05/07 13:24:13     88s] (I)       =============== Default via ================
[05/07 13:24:13     88s] (I)       +---+------------------+-------------------+
[05/07 13:24:13     88s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[05/07 13:24:13     88s] (I)       +---+------------------+-------------------+
[05/07 13:24:13     88s] (I)       | 1 |    4  V1_0_VV    |   91  V1_1_X2N_HV |
[05/07 13:24:13     88s] (I)       | 2 |  478  V2_0_VH    |  494  V2_0_X2W_VH |
[05/07 13:24:13     88s] (I)       | 3 |  951  V3_0_HV    |  955  V3_0_X2W_HV |
[05/07 13:24:13     88s] (I)       | 4 | 1236  WT_0_XX    | 1241  WT_0_X2N_XX |
[05/07 13:24:13     88s] (I)       | 5 | 1274  WA_0_XX    | 1280  WA_0_X2S_XX |
[05/07 13:24:13     88s] (I)       | 6 | 1350  WB_0_XX    | 1355  WB_0_X2N_XX |
[05/07 13:24:13     88s] (I)       | 7 | 1426  VV_0_HV    | 1426  VV_0_HV     |
[05/07 13:24:13     88s] (I)       +---+------------------+-------------------+
[05/07 13:24:13     88s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read routing blockages ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read instance blockages ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read PG blockages ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] [NR-eGR] Read 5064 PG shapes
[05/07 13:24:13     88s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read boundary cut boxes ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] [NR-eGR] #Routing Blockages  : 0
[05/07 13:24:13     88s] [NR-eGR] #Instance Blockages : 0
[05/07 13:24:13     88s] [NR-eGR] #PG Blockages       : 5064
[05/07 13:24:13     88s] [NR-eGR] #Halo Blockages     : 0
[05/07 13:24:13     88s] [NR-eGR] #Boundary Blockages : 0
[05/07 13:24:13     88s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read blackboxes ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/07 13:24:13     88s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read prerouted ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 13:24:13     88s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read unlegalized nets ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] (I)       Started Read nets ( Curr Mem: 1419.89 MB )
[05/07 13:24:13     88s] [NR-eGR] Read numTotalNets=12360  numIgnoredNets=0
[05/07 13:24:13     88s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Set up via pillars ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       early_global_route_priority property id does not exist.
[05/07 13:24:13     88s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Model blockages into capacity
[05/07 13:24:13     88s] (I)       Read Num Blocks=5064  Num Prerouted Wires=0  Num CS=0
[05/07 13:24:13     88s] (I)       Started Initialize 3D capacity ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Layer 1 (V) : #blockages 919 : #preroutes 0
[05/07 13:24:13     88s] (I)       Layer 2 (H) : #blockages 902 : #preroutes 0
[05/07 13:24:13     88s] (I)       Layer 3 (V) : #blockages 898 : #preroutes 0
[05/07 13:24:13     88s] (I)       Layer 4 (H) : #blockages 898 : #preroutes 0
[05/07 13:24:13     88s] (I)       Layer 5 (V) : #blockages 898 : #preroutes 0
[05/07 13:24:13     88s] (I)       Layer 6 (H) : #blockages 497 : #preroutes 0
[05/07 13:24:13     88s] (I)       Layer 7 (V) : #blockages 52 : #preroutes 0
[05/07 13:24:13     88s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       -- layer congestion ratio --
[05/07 13:24:13     88s] (I)       Layer 1 : 0.100000
[05/07 13:24:13     88s] (I)       Layer 2 : 0.700000
[05/07 13:24:13     88s] (I)       Layer 3 : 0.700000
[05/07 13:24:13     88s] (I)       Layer 4 : 0.700000
[05/07 13:24:13     88s] (I)       Layer 5 : 0.700000
[05/07 13:24:13     88s] (I)       Layer 6 : 0.700000
[05/07 13:24:13     88s] (I)       Layer 7 : 0.700000
[05/07 13:24:13     88s] (I)       Layer 8 : 0.700000
[05/07 13:24:13     88s] (I)       ----------------------------
[05/07 13:24:13     88s] (I)       Number of ignored nets                =      0
[05/07 13:24:13     88s] (I)       Number of connected nets              =      0
[05/07 13:24:13     88s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/07 13:24:13     88s] (I)       Number of clock nets                  =     44.  Ignored: No
[05/07 13:24:13     88s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/07 13:24:13     88s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/07 13:24:13     88s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/07 13:24:13     88s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/07 13:24:13     88s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/07 13:24:13     88s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/07 13:24:13     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 13:24:13     88s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Read aux data ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Others data preparation ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] [NR-eGR] There are 44 clock nets ( 0 with NDR ).
[05/07 13:24:13     88s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Create route kernel ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Ndr track 0 does not exist
[05/07 13:24:13     88s] (I)       ---------------------Grid Graph Info--------------------
[05/07 13:24:13     88s] (I)       Routing area        : (0, 0) - (951600, 494400)
[05/07 13:24:13     88s] (I)       Core area           : (24000, 24000) - (927600, 470400)
[05/07 13:24:13     88s] (I)       Site width          :   500  (dbu)
[05/07 13:24:13     88s] (I)       Row height          :  4800  (dbu)
[05/07 13:24:13     88s] (I)       GCell row height    :  4800  (dbu)
[05/07 13:24:13     88s] (I)       GCell width         :  4800  (dbu)
[05/07 13:24:13     88s] (I)       GCell height        :  4800  (dbu)
[05/07 13:24:13     88s] (I)       Grid                :   199   103     8
[05/07 13:24:13     88s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/07 13:24:13     88s] (I)       Vertical capacity   :     0  4800     0  4800     0  4800     0  4800
[05/07 13:24:13     88s] (I)       Horizontal capacity :     0     0  4800     0  4800     0  4800     0
[05/07 13:24:13     88s] (I)       Default wire width  :   180   200   200   200   400   400   400  4800
[05/07 13:24:13     88s] (I)       Default wire space  :   180   200   200   200   400   400   400  2800
[05/07 13:24:13     88s] (I)       Default wire pitch  :   360   400   400   400   800   800   800  7600
[05/07 13:24:13     88s] (I)       Default pitch size  :   360   400   400   400   800   800   800  7600
[05/07 13:24:13     88s] (I)       First track coord   :     0   200   200   200  1000  1000  1000  9000
[05/07 13:24:13     88s] (I)       Num tracks per GCell: 13.33 12.00 12.00 12.00  6.00  6.00  6.00  0.63
[05/07 13:24:13     88s] (I)       Total num of tracks :     0  2379  1236  2379   617  1189   617   124
[05/07 13:24:13     88s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/07 13:24:13     88s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/07 13:24:13     88s] (I)       --------------------------------------------------------
[05/07 13:24:13     88s] 
[05/07 13:24:13     88s] [NR-eGR] ============ Routing rule table ============
[05/07 13:24:13     88s] [NR-eGR] Rule id: 0  Nets: 12360 
[05/07 13:24:13     88s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 13:24:13     88s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=800  L8=7600
[05/07 13:24:13     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:24:13     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/07 13:24:13     88s] [NR-eGR] ========================================
[05/07 13:24:13     88s] [NR-eGR] 
[05/07 13:24:13     88s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 13:24:13     88s] (I)       blocked tracks on layer2 : = 21873 / 245037 (8.93%)
[05/07 13:24:13     88s] (I)       blocked tracks on layer3 : = 5370 / 245964 (2.18%)
[05/07 13:24:13     88s] (I)       blocked tracks on layer4 : = 21882 / 245037 (8.93%)
[05/07 13:24:13     88s] (I)       blocked tracks on layer5 : = 4150 / 122783 (3.38%)
[05/07 13:24:13     88s] (I)       blocked tracks on layer6 : = 11744 / 122467 (9.59%)
[05/07 13:24:13     88s] (I)       blocked tracks on layer7 : = 30922 / 122783 (25.18%)
[05/07 13:24:13     88s] (I)       blocked tracks on layer8 : = 2127 / 12772 (16.65%)
[05/07 13:24:13     88s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Reset routing kernel
[05/07 13:24:13     88s] (I)       Started Global Routing ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Initialization ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       totalPins=48309  totalGlobalPin=47002 (97.29%)
[05/07 13:24:13     88s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Net group 1 ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Generate topology ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       total 2D Cap : 1055955 = (455975 H, 599980 V)
[05/07 13:24:13     88s] [NR-eGR] Layer group 1: route 12360 net(s) in layer range [2, 8]
[05/07 13:24:13     88s] (I)       
[05/07 13:24:13     88s] (I)       ============  Phase 1a Route ============
[05/07 13:24:13     88s] (I)       Started Phase 1a ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Started Pattern routing (1T) ( Curr Mem: 1422.82 MB )
[05/07 13:24:13     88s] (I)       Finished Pattern routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:13     88s] (I)       Started Add via demand to 2D ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       
[05/07 13:24:13     88s] (I)       ============  Phase 1b Route ============
[05/07 13:24:13     88s] (I)       Started Phase 1b ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:13     88s] (I)       Overflow of layer group 1: 0.70% H + 0.00% V. EstWL: 4.412280e+05um
[05/07 13:24:13     88s] (I)       Congestion metric : 0.70%H 0.00%V, 0.70%HV
[05/07 13:24:13     88s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/07 13:24:13     88s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       
[05/07 13:24:13     88s] (I)       ============  Phase 1c Route ============
[05/07 13:24:13     88s] (I)       Started Phase 1c ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:13     88s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       
[05/07 13:24:13     88s] (I)       ============  Phase 1d Route ============
[05/07 13:24:13     88s] (I)       Started Phase 1d ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:13     88s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       
[05/07 13:24:13     88s] (I)       ============  Phase 1e Route ============
[05/07 13:24:13     88s] (I)       Started Phase 1e ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Started Route legalization ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Usage: 183845 = (106350 H, 77495 V) = (23.32% H, 12.92% V) = (2.552e+05um H, 1.860e+05um V)
[05/07 13:24:13     88s] [NR-eGR] Early Global Route overflow of layer group 1: 0.70% H + 0.00% V. EstWL: 4.412280e+05um
[05/07 13:24:13     88s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       
[05/07 13:24:13     88s] (I)       ============  Phase 1l Route ============
[05/07 13:24:13     88s] (I)       Started Phase 1l ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Started Layer assignment (1T) ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Layer assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Net group 1 ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Started Clean cong LA ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/07 13:24:13     88s] (I)       Layer  2:     234314     77890         0           0      243576    ( 0.00%) 
[05/07 13:24:13     88s] (I)       Layer  3:     240413     82819         4           0      244728    ( 0.00%) 
[05/07 13:24:13     88s] (I)       Layer  4:     234312     12907         0          24      243552    ( 0.01%) 
[05/07 13:24:13     88s] (I)       Layer  5:     118816     24547         5           0      122364    ( 0.00%) 
[05/07 13:24:13     88s] (I)       Layer  6:     115628      3175         0          18      121770    ( 0.01%) 
[05/07 13:24:13     88s] (I)       Layer  7:      95164       313         0       16296      106068    (13.32%) 
[05/07 13:24:13     88s] (I)       Layer  8:      10533         0         0        6167        6652    (48.11%) 
[05/07 13:24:13     88s] (I)       Total:       1049180    201651         9       22505     1088710    ( 2.03%) 
[05/07 13:24:13     88s] (I)       
[05/07 13:24:13     88s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 13:24:13     88s] [NR-eGR]                        OverCon            
[05/07 13:24:13     88s] [NR-eGR]                         #Gcell     %Gcell
[05/07 13:24:13     88s] [NR-eGR]       Layer                (1)    OverCon 
[05/07 13:24:13     88s] [NR-eGR] ----------------------------------------------
[05/07 13:24:13     88s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:13     88s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:13     88s] [NR-eGR]      M3  (3)         4( 0.02%)   ( 0.02%) 
[05/07 13:24:13     88s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:13     88s] [NR-eGR]      BA  (5)         5( 0.02%)   ( 0.02%) 
[05/07 13:24:13     88s] [NR-eGR]      BB  (6)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:13     88s] [NR-eGR]      BD  (7)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:13     88s] [NR-eGR]      LB  (8)         0( 0.00%)   ( 0.00%) 
[05/07 13:24:13     88s] [NR-eGR] ----------------------------------------------
[05/07 13:24:13     88s] [NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[05/07 13:24:13     88s] [NR-eGR] 
[05/07 13:24:13     88s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Started Export 3D cong map ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       total 2D Cap : 1057815 = (456588 H, 601227 V)
[05/07 13:24:13     88s] (I)       Started Export 2D cong map ( Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/07 13:24:13     88s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/07 13:24:13     88s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1442.07 MB )
[05/07 13:24:13     88s] OPERPROF: Starting HotSpotCal at level 1, MEM:1442.1M
[05/07 13:24:13     88s] [hotspot] +------------+---------------+---------------+
[05/07 13:24:13     88s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 13:24:13     88s] [hotspot] +------------+---------------+---------------+
[05/07 13:24:13     88s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 13:24:13     88s] [hotspot] +------------+---------------+---------------+
[05/07 13:24:13     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 13:24:13     88s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 13:24:13     88s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1442.1M
[05/07 13:24:13     88s] Effort level <high> specified for reg2reg path_group
[05/07 13:24:13     88s] Effort level <high> specified for reg2cgate path_group
[05/07 13:24:14     88s] Reported timing to dir ./reports/preCTSOptTiming
[05/07 13:24:14     88s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1443.8M, totSessionCpu=0:01:29 **
[05/07 13:24:14     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1419.1M
[05/07 13:24:14     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:1419.1M
[05/07 13:24:15     89s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 typical_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.118  |  0.118  |  0.714  |  1.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  6057   |  2605   |   31    |  3427   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.007%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1443.8M, totSessionCpu=0:01:30 **
[05/07 13:24:15     89s] 
[05/07 13:24:15     89s] TimeStamp Deleting Cell Server Begin ...
[05/07 13:24:15     89s] Deleting Lib Analyzer.
[05/07 13:24:15     89s] 
[05/07 13:24:15     89s] TimeStamp Deleting Cell Server End ...
[05/07 13:24:15     89s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/07 13:24:15     89s] Type 'man IMPOPT-3195' for more detail.
[05/07 13:24:15     89s] *** Finished optDesign ***
[05/07 13:24:15     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 13:24:15     89s] Info: pop threads available for lower-level modules during optimization.
[05/07 13:24:15     89s] clean pInstBBox. size 0
[05/07 13:24:15     89s] All LLGs are deleted
[05/07 13:24:15     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1417.1M
[05/07 13:24:15     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1417.1M
[05/07 13:24:15     89s] *** optDesign #1 [finish] : cpu/real = 0:00:22.9/0:00:23.8 (1.0), totSession cpu/real = 0:01:29.6/0:01:49.7 (0.8), mem = 1417.1M
[05/07 13:24:15     89s] 
[05/07 13:24:15     89s] =============================================================================================
[05/07 13:24:15     89s]  Final TAT Report for optDesign #1                                              20.15-s105_1
[05/07 13:24:15     89s] =============================================================================================
[05/07 13:24:15     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 13:24:15     89s] ---------------------------------------------------------------------------------------------
[05/07 13:24:15     89s] [ InitOpt                ]      1   0:00:02.6  (  11.0 % )     0:00:05.8 /  0:00:05.8    1.0
[05/07 13:24:15     89s] [ DrvOpt                 ]      3   0:00:05.6  (  23.7 % )     0:00:06.7 /  0:00:06.6    1.0
[05/07 13:24:15     89s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 13:24:15     89s] [ RefinePlace            ]      2   0:00:01.0  (   4.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 13:24:15     89s] [ EarlyGlobalRoute       ]      3   0:00:01.4  (   5.9 % )     0:00:01.4 /  0:00:01.4    1.0
[05/07 13:24:15     89s] [ ExtractRC              ]      3   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/07 13:24:15     89s] [ TimingUpdate           ]      4   0:00:00.2  (   0.9 % )     0:00:02.8 /  0:00:02.8    1.0
[05/07 13:24:15     89s] [ FullDelayCalc          ]      3   0:00:06.9  (  28.8 % )     0:00:06.9 /  0:00:06.9    1.0
[05/07 13:24:15     89s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.6 % )     0:00:04.8 /  0:00:04.0    0.8
[05/07 13:24:15     89s] [ TimingReport           ]      3   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.1
[05/07 13:24:15     89s] [ DrvReport              ]      3   0:00:01.4  (   5.8 % )     0:00:01.4 /  0:00:00.6    0.4
[05/07 13:24:15     89s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 13:24:15     89s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.0
[05/07 13:24:15     89s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/07 13:24:15     89s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   5.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/07 13:24:15     89s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 13:24:15     89s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/07 13:24:15     89s] [ MISC                   ]          0:00:02.2  (   9.3 % )     0:00:02.2 /  0:00:02.2    1.0
[05/07 13:24:15     89s] ---------------------------------------------------------------------------------------------
[05/07 13:24:15     89s]  optDesign #1 TOTAL                 0:00:23.8  ( 100.0 % )     0:00:23.8 /  0:00:22.9    1.0
[05/07 13:24:15     89s] ---------------------------------------------------------------------------------------------
[05/07 13:24:15     89s] 
[05/07 13:24:15     89s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/07 13:24:15     89s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/07 13:24:15     89s] <CMD> clockDesign -outDir ./reports/cts
[05/07 13:24:15     89s] **ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
<CMD> globalDetailRoute
[05/07 13:24:15     89s] #% Begin globalDetailRoute (date=05/07 13:24:15, mem=1376.7M)
[05/07 13:24:15     89s] 
[05/07 13:24:15     89s] globalDetailRoute
[05/07 13:24:15     89s] 
[05/07 13:24:15     89s] ### Time Record (globalDetailRoute) is installed.
[05/07 13:24:15     89s] #Start globalDetailRoute on Sat May  7 13:24:15 2022
[05/07 13:24:15     89s] #
[05/07 13:24:15     89s] ### Time Record (Pre Callback) is installed.
[05/07 13:24:15     89s] RC Grid backup saved.
[05/07 13:24:15     89s] ### Time Record (Pre Callback) is uninstalled.
[05/07 13:24:15     89s] ### Time Record (DB Import) is installed.
[05/07 13:24:15     89s] ### Time Record (Timing Data Generation) is installed.
[05/07 13:24:15     89s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 13:24:15     89s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/07 13:24:15     89s] ### Net info: total nets: 12518
[05/07 13:24:15     89s] ### Net info: dirty nets: 0
[05/07 13:24:15     89s] ### Net info: marked as disconnected nets: 0
[05/07 13:24:15     89s] #num needed restored net=0
[05/07 13:24:15     89s] #need_extraction net=0 (total=12518)
[05/07 13:24:15     89s] ### Net info: fully routed nets: 0
[05/07 13:24:15     89s] ### Net info: trivial (< 2 pins) nets: 158
[05/07 13:24:15     89s] ### Net info: unrouted nets: 12360
[05/07 13:24:15     89s] ### Net info: re-extraction nets: 0
[05/07 13:24:15     89s] ### Net info: ignored nets: 0
[05/07 13:24:15     89s] ### Net info: skip routing nets: 0
[05/07 13:24:15     89s] #WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/07 13:24:15     89s] #WARNING (NRDB-2005) SPECIAL_NET vss! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/07 13:24:16     89s] ### import design signature (7): route=795520214 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1676629568 dirty_area=1213099542 del_dirty_area=0 cell=734232961 placement=670272879 pin_access=1 inst_pattern=1 halo=0
[05/07 13:24:16     89s] ### Time Record (DB Import) is uninstalled.
[05/07 13:24:16     89s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[05/07 13:24:16     89s] #RTESIG:78da95d0310bc230100560677fc59176a86035973609ae82ab4a51d7124d2a8536852619
[05/07 13:24:16     89s] #       fcf7169c148aed7c1feff12e8a6f870208a31be4a943ca4b8463c1904a2652cc72dc325a
[05/07 13:24:16     89s] #       0ea7eb9e2ca3f874be3029a0528d3390dcbbae59837e59d5d60fd0a652a1f1e08cf7b57d
[05/07 13:24:16     89s] #       ae3e7c97d16f1e9ce97fccd09a81efc3c4c881e7b3b810b3b8c4399c23fb3f90cb095f90
[05/07 13:24:16     89s] #       4331715e59ad7a4d203136b4639201b19d35236af106b13c913e
[05/07 13:24:16     89s] #
[05/07 13:24:16     89s] ### Time Record (Data Preparation) is installed.
[05/07 13:24:16     89s] #RTESIG:78da95d0310f8230100560677fc5a5306822da2bd0ea6ae2aa86a82ba9520c099484b683
[05/07 13:24:16     89s] #       ffde4627495498df97f7721784975d0684d125a691419ae608fb8c21158c471827b86234
[05/07 13:24:16     89s] #       f7d1794ba64178389e98e050cada28985ddbb65e40f1d0b2a96e50a852bada8251d656fa
[05/07 13:24:16     89s] #       3e7ff34d4c3fb933aaeb19bf1a83eddcc04acf93519cf3515ce0189e22fb7f602a067c41
[05/07 13:24:16     89s] #       f86162acd485ec0a0233a55df34d3220bad5eaa75aa3ef7bad7a666ce7a33e9c3c01f8ec
[05/07 13:24:16     89s] #       9ded
[05/07 13:24:16     89s] #
[05/07 13:24:16     89s] ### Time Record (Data Preparation) is uninstalled.
[05/07 13:24:16     89s] ### Time Record (Global Routing) is installed.
[05/07 13:24:16     89s] ### Time Record (Global Routing) is uninstalled.
[05/07 13:24:16     89s] #Total number of trivial nets (e.g. < 2 pins) = 158 (skipped).
[05/07 13:24:16     89s] #Total number of routable nets = 12360.
[05/07 13:24:16     89s] #Total number of nets in the design = 12518.
[05/07 13:24:16     89s] #12360 routable nets do not have any wires.
[05/07 13:24:16     89s] #12360 nets will be global routed.
[05/07 13:24:16     89s] ### Time Record (Data Preparation) is installed.
[05/07 13:24:16     89s] #Start routing data preparation on Sat May  7 13:24:16 2022
[05/07 13:24:16     89s] #
[05/07 13:24:16     90s] #Minimum voltage of a net in the design = 0.000.
[05/07 13:24:16     90s] #Maximum voltage of a net in the design = 1.000.
[05/07 13:24:16     90s] #Voltage range [0.000 - 1.000] has 12473 nets.
[05/07 13:24:16     90s] #Voltage range [0.000 - 0.000] has 44 nets.
[05/07 13:24:16     90s] #Voltage range [1.000 - 1.000] has 1 net.
[05/07 13:24:16     90s] ### Time Record (Cell Pin Access) is installed.
[05/07 13:24:16     90s] #Initial pin access analysis.
[05/07 13:24:34    108s] #Detail pin access analysis.
[05/07 13:24:34    108s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 13:24:35    109s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[05/07 13:24:35    109s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[05/07 13:24:35    109s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[05/07 13:24:35    109s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[05/07 13:24:35    109s] # BA           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.40000
[05/07 13:24:35    109s] # BB           V   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.40000
[05/07 13:24:35    109s] # BD           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.40000
[05/07 13:24:35    109s] # LB           V   Track-Pitch = 3.80000    Line-2-Via Pitch = 4.90000
[05/07 13:24:35    109s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 13:24:35    109s] #Monitoring time of adding inner blkg by smac
[05/07 13:24:35    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.93 (MB), peak = 1481.20 (MB)
[05/07 13:24:35    109s] #Regenerating Ggrids automatically.
[05/07 13:24:35    109s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[05/07 13:24:35    109s] #Using automatically generated G-grids.
[05/07 13:24:35    109s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/07 13:24:37    111s] #Done routing data preparation.
[05/07 13:24:37    111s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1515.32 (MB), peak = 1515.32 (MB)
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Finished routing data preparation on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Cpu time = 00:00:22
[05/07 13:24:37    111s] #Elapsed time = 00:00:22
[05/07 13:24:37    111s] #Increased memory = 139.89 (MB)
[05/07 13:24:37    111s] #Total memory = 1515.42 (MB)
[05/07 13:24:37    111s] #Peak memory = 1515.42 (MB)
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] ### Time Record (Data Preparation) is uninstalled.
[05/07 13:24:37    111s] ### Time Record (Global Routing) is installed.
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Start global routing on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Start global routing initialization on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Number of eco nets is 0
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Start global routing data preparation on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] ### build_merged_routing_blockage_rect_list starts on Sat May  7 13:24:37 2022 with memory = 1515.42 (MB), peak = 1515.42 (MB)
[05/07 13:24:37    111s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] #Start routing resource analysis on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] ### init_is_bin_blocked starts on Sat May  7 13:24:37 2022 with memory = 1515.42 (MB), peak = 1515.42 (MB)
[05/07 13:24:37    111s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  7 13:24:37 2022 with memory = 1516.87 (MB), peak = 1516.87 (MB)
[05/07 13:24:37    111s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### adjust_flow_cap starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### adjust_partial_route_blockage starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### set_via_blocked starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### copy_flow starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] #Routing resource analysis is done on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] ### report_flow_cap starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] #  Resource Analysis:
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/07 13:24:37    111s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/07 13:24:37    111s] #  --------------------------------------------------------------
[05/07 13:24:37    111s] #  M1             H         198        1038       13038    75.92%
[05/07 13:24:37    111s] #  M2             V        2216         163       13038     2.46%
[05/07 13:24:37    111s] #  M3             H        1192          44       13038     0.00%
[05/07 13:24:37    111s] #  M4             V        2216         163       13038     2.45%
[05/07 13:24:37    111s] #  BA             H         595          22       13038     0.00%
[05/07 13:24:37    111s] #  BB             V        1102          87       13038     3.71%
[05/07 13:24:37    111s] #  BD             H         443         174       13038    25.95%
[05/07 13:24:37    111s] #  LB             V         103          22       13038    35.01%
[05/07 13:24:37    111s] #  --------------------------------------------------------------
[05/07 13:24:37    111s] #  Total                   8068      19.71%      104304    18.19%
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### analyze_m2_tracks starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### report_initial_resource starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### mark_pg_pins_accessibility starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### set_net_region starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Global routing data preparation is done on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] ### prepare_level starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### init level 1 starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### Level 1 hgrid = 159 X 82
[05/07 13:24:37    111s] ### init level 2 starts on Sat May  7 13:24:37 2022 with memory = 1517.23 (MB), peak = 1517.23 (MB)
[05/07 13:24:37    111s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### Level 2 hgrid = 40 X 21  (large_net only)
[05/07 13:24:37    111s] ### prepare_level_flow starts on Sat May  7 13:24:37 2022 with memory = 1517.79 (MB), peak = 1517.79 (MB)
[05/07 13:24:37    111s] ### init_flow_edge starts on Sat May  7 13:24:37 2022 with memory = 1517.79 (MB), peak = 1517.79 (MB)
[05/07 13:24:37    111s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### init_flow_edge starts on Sat May  7 13:24:37 2022 with memory = 1520.11 (MB), peak = 1520.11 (MB)
[05/07 13:24:37    111s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #Global routing initialization is done on Sat May  7 13:24:37 2022
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.29 (MB), peak = 1520.32 (MB)
[05/07 13:24:37    111s] #
[05/07 13:24:37    111s] ### routing large nets 
[05/07 13:24:37    111s] #start global routing iteration 1...
[05/07 13:24:37    111s] ### init_flow_edge starts on Sat May  7 13:24:37 2022 with memory = 1520.29 (MB), peak = 1520.32 (MB)
[05/07 13:24:37    111s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:38    111s] ### routing at level 2 (topmost level) iter 0
[05/07 13:24:38    111s] ### Uniform Hboxes (10x5)
[05/07 13:24:38    111s] ### routing at level 1 iter 0 for 0 hboxes
[05/07 13:24:38    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1531.00 (MB), peak = 1539.97 (MB)
[05/07 13:24:38    112s] #
[05/07 13:24:38    112s] #start global routing iteration 2...
[05/07 13:24:38    112s] ### init_flow_edge starts on Sat May  7 13:24:38 2022 with memory = 1531.00 (MB), peak = 1539.97 (MB)
[05/07 13:24:38    112s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:38    112s] ### cal_flow starts on Sat May  7 13:24:38 2022 with memory = 1531.00 (MB), peak = 1539.97 (MB)
[05/07 13:24:38    112s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:38    112s] ### routing at level 1 (topmost level) iter 0
[05/07 13:24:47    121s] ### measure_qor starts on Sat May  7 13:24:47 2022 with memory = 1571.94 (MB), peak = 1571.94 (MB)
[05/07 13:24:47    121s] ### measure_congestion starts on Sat May  7 13:24:47 2022 with memory = 1571.94 (MB), peak = 1571.94 (MB)
[05/07 13:24:47    121s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:47    121s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:47    121s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1542.25 (MB), peak = 1571.94 (MB)
[05/07 13:24:47    121s] #
[05/07 13:24:47    121s] #start global routing iteration 3...
[05/07 13:24:47    121s] ### routing at level 1 (topmost level) iter 1
[05/07 13:24:51    124s] ### measure_qor starts on Sat May  7 13:24:51 2022 with memory = 1573.44 (MB), peak = 1573.44 (MB)
[05/07 13:24:51    124s] ### measure_congestion starts on Sat May  7 13:24:51 2022 with memory = 1573.44 (MB), peak = 1573.44 (MB)
[05/07 13:24:51    124s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] ### route_end starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] #Total number of trivial nets (e.g. < 2 pins) = 158 (skipped).
[05/07 13:24:51    124s] #Total number of routable nets = 12360.
[05/07 13:24:51    124s] #Total number of nets in the design = 12518.
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] #12360 routable nets have routed wires.
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] #Routed nets constraints summary:
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #        Rules   Unconstrained  
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #      Default           12360  
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #        Total           12360  
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] #Routing constraints summary of the whole design:
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #        Rules   Unconstrained  
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #      Default           12360  
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #        Total           12360  
[05/07 13:24:51    124s] #-----------------------------
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] ### cal_base_flow starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### init_flow_edge starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### cal_flow starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### report_overcon starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] #                 OverCon       OverCon       OverCon          
[05/07 13:24:51    124s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/07 13:24:51    124s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[05/07 13:24:51    124s] #  --------------------------------------------------------------------------
[05/07 13:24:51    124s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.61  
[05/07 13:24:51    124s] #  M2          124(0.95%)     21(0.16%)      2(0.02%)   (1.13%)     0.44  
[05/07 13:24:51    124s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.43  
[05/07 13:24:51    124s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
[05/07 13:24:51    124s] #  BA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[05/07 13:24:51    124s] #  BB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[05/07 13:24:51    124s] #  BD            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[05/07 13:24:51    124s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/07 13:24:51    124s] #  --------------------------------------------------------------------------
[05/07 13:24:51    124s] #     Total    124(0.14%)     21(0.02%)      2(0.00%)   (0.17%)
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[05/07 13:24:51    124s] #  Overflow after GR: 0.00% H + 0.17% V
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### cal_base_flow starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### init_flow_edge starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### cal_flow starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### export_cong_map starts on Sat May  7 13:24:51 2022 with memory = 1546.21 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### PDZT_Export::export_cong_map starts on Sat May  7 13:24:51 2022 with memory = 1546.43 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### import_cong_map starts on Sat May  7 13:24:51 2022 with memory = 1546.43 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### update starts on Sat May  7 13:24:51 2022 with memory = 1546.43 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] #Complete Global Routing.
[05/07 13:24:51    124s] #Total wire length = 440105 um.
[05/07 13:24:51    124s] #Total half perimeter of net bounding box = 380278 um.
[05/07 13:24:51    124s] #Total wire length on LAYER M1 = 4281 um.
[05/07 13:24:51    124s] #Total wire length on LAYER M2 = 119351 um.
[05/07 13:24:51    124s] #Total wire length on LAYER M3 = 174153 um.
[05/07 13:24:51    124s] #Total wire length on LAYER M4 = 72459 um.
[05/07 13:24:51    124s] #Total wire length on LAYER BA = 63351 um.
[05/07 13:24:51    124s] #Total wire length on LAYER BB = 738 um.
[05/07 13:24:51    124s] #Total wire length on LAYER BD = 5772 um.
[05/07 13:24:51    124s] #Total wire length on LAYER LB = 0 um.
[05/07 13:24:51    124s] #Total number of vias = 91786
[05/07 13:24:51    124s] #Up-Via Summary (total 91786):
[05/07 13:24:51    124s] #           
[05/07 13:24:51    124s] #-----------------------
[05/07 13:24:51    124s] # M1              47810
[05/07 13:24:51    124s] # M2              34655
[05/07 13:24:51    124s] # M3               7088
[05/07 13:24:51    124s] # M4               1855
[05/07 13:24:51    124s] # BA                211
[05/07 13:24:51    124s] # BB                167
[05/07 13:24:51    124s] #-----------------------
[05/07 13:24:51    124s] #                 91786 
[05/07 13:24:51    124s] #
[05/07 13:24:51    124s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### report_overcon starts on Sat May  7 13:24:51 2022 with memory = 1546.67 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### report_overcon starts on Sat May  7 13:24:51 2022 with memory = 1546.67 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    124s] #Max overcon = 5 tracks.
[05/07 13:24:51    124s] #Total overcon = 0.17%.
[05/07 13:24:51    124s] #Worst layer Gcell overcon rate = 0.00%.
[05/07 13:24:51    124s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    124s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    125s] ### global_route design signature (10): route=629005658 net_attr=1029401294
[05/07 13:24:51    125s] #
[05/07 13:24:51    125s] #Global routing statistics:
[05/07 13:24:51    125s] #Cpu time = 00:00:13
[05/07 13:24:51    125s] #Elapsed time = 00:00:13
[05/07 13:24:51    125s] #Increased memory = 31.03 (MB)
[05/07 13:24:51    125s] #Total memory = 1546.45 (MB)
[05/07 13:24:51    125s] #Peak memory = 1573.62 (MB)
[05/07 13:24:51    125s] #
[05/07 13:24:51    125s] #Finished global routing on Sat May  7 13:24:51 2022
[05/07 13:24:51    125s] #
[05/07 13:24:51    125s] #
[05/07 13:24:51    125s] ### Time Record (Global Routing) is uninstalled.
[05/07 13:24:51    125s] ### Time Record (Data Preparation) is installed.
[05/07 13:24:51    125s] ### Time Record (Data Preparation) is uninstalled.
[05/07 13:24:51    125s] ### track-assign external-init starts on Sat May  7 13:24:51 2022 with memory = 1544.93 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    125s] ### Time Record (Track Assignment) is installed.
[05/07 13:24:51    125s] ### Time Record (Track Assignment) is uninstalled.
[05/07 13:24:51    125s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    125s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.93 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    125s] ### track-assign engine-init starts on Sat May  7 13:24:51 2022 with memory = 1544.93 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    125s] ### Time Record (Track Assignment) is installed.
[05/07 13:24:51    125s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:51    125s] ### track-assign core-engine starts on Sat May  7 13:24:51 2022 with memory = 1544.93 (MB), peak = 1573.62 (MB)
[05/07 13:24:51    125s] #Start Track Assignment.
[05/07 13:24:53    126s] #Done with 26368 horizontal wires in 3 hboxes and 29107 vertical wires in 5 hboxes.
[05/07 13:24:55    129s] #Done with 6025 horizontal wires in 3 hboxes and 5897 vertical wires in 5 hboxes.
[05/07 13:24:55    129s] #Done with 3 horizontal wires in 3 hboxes and 5 vertical wires in 5 hboxes.
[05/07 13:24:55    129s] #
[05/07 13:24:55    129s] #Track assignment summary:
[05/07 13:24:55    129s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/07 13:24:55    129s] #------------------------------------------------------------------------
[05/07 13:24:55    129s] # M1          4277.69 	  0.00%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] # M2        119130.32 	  0.05%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] # M3        173659.77 	  0.04%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] # M4         72365.21 	  0.00%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] # BA         63466.80 	  0.03%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] # BB           707.60 	  0.00%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] # BD          5791.60 	  0.00%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/07 13:24:55    129s] #------------------------------------------------------------------------
[05/07 13:24:55    129s] # All      439398.99  	  0.03% 	  0.00% 	  0.00%
[05/07 13:24:55    129s] #Complete Track Assignment.
[05/07 13:24:55    129s] #Total wire length = 438001 um.
[05/07 13:24:55    129s] #Total half perimeter of net bounding box = 380278 um.
[05/07 13:24:55    129s] #Total wire length on LAYER M1 = 4272 um.
[05/07 13:24:55    129s] #Total wire length on LAYER M2 = 118298 um.
[05/07 13:24:55    129s] #Total wire length on LAYER M3 = 173472 um.
[05/07 13:24:55    129s] #Total wire length on LAYER M4 = 72210 um.
[05/07 13:24:55    129s] #Total wire length on LAYER BA = 63282 um.
[05/07 13:24:55    129s] #Total wire length on LAYER BB = 692 um.
[05/07 13:24:55    129s] #Total wire length on LAYER BD = 5775 um.
[05/07 13:24:55    129s] #Total wire length on LAYER LB = 0 um.
[05/07 13:24:55    129s] #Total number of vias = 91786
[05/07 13:24:55    129s] #Up-Via Summary (total 91786):
[05/07 13:24:55    129s] #           
[05/07 13:24:55    129s] #-----------------------
[05/07 13:24:55    129s] # M1              47810
[05/07 13:24:55    129s] # M2              34655
[05/07 13:24:55    129s] # M3               7088
[05/07 13:24:55    129s] # M4               1855
[05/07 13:24:55    129s] # BA                211
[05/07 13:24:55    129s] # BB                167
[05/07 13:24:55    129s] #-----------------------
[05/07 13:24:55    129s] #                 91786 
[05/07 13:24:55    129s] #
[05/07 13:24:55    129s] ### track_assign design signature (13): route=2144239352
[05/07 13:24:55    129s] ### track-assign core-engine cpu:00:00:04, real:00:00:04, mem:1.5 GB, peak:1.5 GB
[05/07 13:24:55    129s] ### Time Record (Track Assignment) is uninstalled.
[05/07 13:24:55    129s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1545.43 (MB), peak = 1573.62 (MB)
[05/07 13:24:55    129s] #
[05/07 13:24:55    129s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/07 13:24:55    129s] #Cpu time = 00:00:40
[05/07 13:24:55    129s] #Elapsed time = 00:00:40
[05/07 13:24:55    129s] #Increased memory = 170.23 (MB)
[05/07 13:24:55    129s] #Total memory = 1545.43 (MB)
[05/07 13:24:55    129s] #Peak memory = 1573.62 (MB)
[05/07 13:24:55    129s] ### Time Record (Detail Routing) is installed.
[05/07 13:24:55    129s] ### drc_pitch = 17200 ( 8.60000 um) drc_range = 12600 ( 6.30000 um) route_pitch = 12000 ( 6.00000 um) patch_pitch = 9200 ( 4.60000 um) top_route_layer = 8 top_pin_layer = 8
[05/07 13:24:58    131s] #
[05/07 13:24:58    131s] #Start Detail Routing..
[05/07 13:24:58    131s] #start initial detail routing ...
[05/07 13:24:58    131s] ### Design has 0 dirty nets, has valid drcs
[05/07 13:25:59    193s] #   number of violations = 64
[05/07 13:25:59    193s] #
[05/07 13:25:59    193s] #    By Layer and Type :
[05/07 13:25:59    193s] #	         MetSpc    Short   MinStp     Loop   CutSpc   Totals
[05/07 13:25:59    193s] #	M1           13        0        3        0        3       19
[05/07 13:25:59    193s] #	M2           23        3        0        2        0       28
[05/07 13:25:59    193s] #	M3            0       17        0        0        0       17
[05/07 13:25:59    193s] #	Totals       36       20        3        2        3       64
[05/07 13:25:59    193s] #cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1552.36 (MB), peak = 1615.39 (MB)
[05/07 13:26:00    194s] #start 1st optimization iteration ...
[05/07 13:26:01    195s] #   number of violations = 4
[05/07 13:26:01    195s] #
[05/07 13:26:01    195s] #    By Layer and Type :
[05/07 13:26:01    195s] #	         MetSpc   Totals
[05/07 13:26:01    195s] #	M1            2        2
[05/07 13:26:01    195s] #	M2            2        2
[05/07 13:26:01    195s] #	Totals        4        4
[05/07 13:26:01    195s] #    number of process antenna violations = 14
[05/07 13:26:01    195s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1552.83 (MB), peak = 1615.39 (MB)
[05/07 13:26:01    195s] #start 2nd optimization iteration ...
[05/07 13:26:01    195s] #   number of violations = 2
[05/07 13:26:01    195s] #
[05/07 13:26:01    195s] #    By Layer and Type :
[05/07 13:26:01    195s] #	         MetSpc   Totals
[05/07 13:26:01    195s] #	M1            1        1
[05/07 13:26:01    195s] #	M2            1        1
[05/07 13:26:01    195s] #	Totals        2        2
[05/07 13:26:01    195s] #    number of process antenna violations = 14
[05/07 13:26:01    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.97 (MB), peak = 1615.39 (MB)
[05/07 13:26:01    195s] #start 3rd optimization iteration ...
[05/07 13:26:01    195s] #   number of violations = 2
[05/07 13:26:01    195s] #
[05/07 13:26:01    195s] #    By Layer and Type :
[05/07 13:26:01    195s] #	         MetSpc   Totals
[05/07 13:26:01    195s] #	M1            1        1
[05/07 13:26:01    195s] #	M2            1        1
[05/07 13:26:01    195s] #	Totals        2        2
[05/07 13:26:01    195s] #    number of process antenna violations = 14
[05/07 13:26:01    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.21 (MB), peak = 1615.39 (MB)
[05/07 13:26:01    195s] #start 4th optimization iteration ...
[05/07 13:26:01    195s] #   number of violations = 2
[05/07 13:26:01    195s] #
[05/07 13:26:01    195s] #    By Layer and Type :
[05/07 13:26:01    195s] #	         MetSpc   Totals
[05/07 13:26:01    195s] #	M1            1        1
[05/07 13:26:01    195s] #	M2            1        1
[05/07 13:26:01    195s] #	Totals        2        2
[05/07 13:26:01    195s] #    number of process antenna violations = 14
[05/07 13:26:02    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.16 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    195s] #start 5th optimization iteration ...
[05/07 13:26:02    195s] #   number of violations = 2
[05/07 13:26:02    195s] #
[05/07 13:26:02    195s] #    By Layer and Type :
[05/07 13:26:02    195s] #	         MetSpc   Totals
[05/07 13:26:02    195s] #	M1            1        1
[05/07 13:26:02    195s] #	M2            1        1
[05/07 13:26:02    195s] #	Totals        2        2
[05/07 13:26:02    195s] #    number of process antenna violations = 14
[05/07 13:26:02    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.69 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    195s] #start 6th optimization iteration ...
[05/07 13:26:02    195s] #   number of violations = 2
[05/07 13:26:02    195s] #
[05/07 13:26:02    195s] #    By Layer and Type :
[05/07 13:26:02    195s] #	         MetSpc   Totals
[05/07 13:26:02    195s] #	M1            1        1
[05/07 13:26:02    195s] #	M2            1        1
[05/07 13:26:02    195s] #	Totals        2        2
[05/07 13:26:02    195s] #    number of process antenna violations = 14
[05/07 13:26:02    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.55 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    195s] #start 7th optimization iteration ...
[05/07 13:26:02    195s] #   number of violations = 2
[05/07 13:26:02    195s] #
[05/07 13:26:02    195s] #    By Layer and Type :
[05/07 13:26:02    195s] #	         MetSpc   Totals
[05/07 13:26:02    195s] #	M1            1        1
[05/07 13:26:02    195s] #	M2            1        1
[05/07 13:26:02    195s] #	Totals        2        2
[05/07 13:26:02    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.66 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    195s] #start 8th optimization iteration ...
[05/07 13:26:02    196s] #   number of violations = 2
[05/07 13:26:02    196s] #
[05/07 13:26:02    196s] #    By Layer and Type :
[05/07 13:26:02    196s] #	         MetSpc   Totals
[05/07 13:26:02    196s] #	M1            1        1
[05/07 13:26:02    196s] #	M2            1        1
[05/07 13:26:02    196s] #	Totals        2        2
[05/07 13:26:02    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.81 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    196s] #start 9th optimization iteration ...
[05/07 13:26:02    196s] #   number of violations = 2
[05/07 13:26:02    196s] #
[05/07 13:26:02    196s] #    By Layer and Type :
[05/07 13:26:02    196s] #	         MetSpc   Totals
[05/07 13:26:02    196s] #	M1            1        1
[05/07 13:26:02    196s] #	M2            1        1
[05/07 13:26:02    196s] #	Totals        2        2
[05/07 13:26:02    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.06 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    196s] #start 10th optimization iteration ...
[05/07 13:26:02    196s] #   number of violations = 2
[05/07 13:26:02    196s] #
[05/07 13:26:02    196s] #    By Layer and Type :
[05/07 13:26:02    196s] #	         MetSpc   Totals
[05/07 13:26:02    196s] #	M1            1        1
[05/07 13:26:02    196s] #	M2            1        1
[05/07 13:26:02    196s] #	Totals        2        2
[05/07 13:26:02    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.00 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    196s] #start 11th optimization iteration ...
[05/07 13:26:02    196s] #   number of violations = 2
[05/07 13:26:02    196s] #
[05/07 13:26:02    196s] #    By Layer and Type :
[05/07 13:26:02    196s] #	         MetSpc   Totals
[05/07 13:26:02    196s] #	M1            1        1
[05/07 13:26:02    196s] #	M2            1        1
[05/07 13:26:02    196s] #	Totals        2        2
[05/07 13:26:02    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.91 (MB), peak = 1615.39 (MB)
[05/07 13:26:02    196s] #start 12th optimization iteration ...
[05/07 13:26:03    196s] #   number of violations = 2
[05/07 13:26:03    196s] #
[05/07 13:26:03    196s] #    By Layer and Type :
[05/07 13:26:03    196s] #	         MetSpc   Totals
[05/07 13:26:03    196s] #	M1            1        1
[05/07 13:26:03    196s] #	M2            1        1
[05/07 13:26:03    196s] #	Totals        2        2
[05/07 13:26:03    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.39 (MB), peak = 1615.39 (MB)
[05/07 13:26:03    196s] #start 13th optimization iteration ...
[05/07 13:26:03    196s] #   number of violations = 2
[05/07 13:26:03    196s] #
[05/07 13:26:03    196s] #    By Layer and Type :
[05/07 13:26:03    196s] #	         MetSpc   Totals
[05/07 13:26:03    196s] #	M1            1        1
[05/07 13:26:03    196s] #	M2            1        1
[05/07 13:26:03    196s] #	Totals        2        2
[05/07 13:26:03    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.47 (MB), peak = 1615.39 (MB)
[05/07 13:26:03    196s] #start 14th optimization iteration ...
[05/07 13:26:03    196s] #   number of violations = 2
[05/07 13:26:03    196s] #
[05/07 13:26:03    196s] #    By Layer and Type :
[05/07 13:26:03    196s] #	         MetSpc   Totals
[05/07 13:26:03    196s] #	M1            1        1
[05/07 13:26:03    196s] #	M2            1        1
[05/07 13:26:03    196s] #	Totals        2        2
[05/07 13:26:03    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.33 (MB), peak = 1615.39 (MB)
[05/07 13:26:03    196s] #start 15th optimization iteration ...
[05/07 13:26:03    196s] #   number of violations = 0
[05/07 13:26:03    196s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.38 (MB), peak = 1615.39 (MB)
[05/07 13:26:03    196s] #Complete Detail Routing.
[05/07 13:26:03    196s] #Total wire length = 457311 um.
[05/07 13:26:03    196s] #Total half perimeter of net bounding box = 380278 um.
[05/07 13:26:03    196s] #Total wire length on LAYER M1 = 10348 um.
[05/07 13:26:03    196s] #Total wire length on LAYER M2 = 123957 um.
[05/07 13:26:03    196s] #Total wire length on LAYER M3 = 185375 um.
[05/07 13:26:03    196s] #Total wire length on LAYER M4 = 69429 um.
[05/07 13:26:03    196s] #Total wire length on LAYER BA = 60871 um.
[05/07 13:26:03    196s] #Total wire length on LAYER BB = 893 um.
[05/07 13:26:03    196s] #Total wire length on LAYER BD = 6438 um.
[05/07 13:26:03    196s] #Total wire length on LAYER LB = 0 um.
[05/07 13:26:03    196s] #Total number of vias = 115171
[05/07 13:26:03    196s] #Total number of multi-cut vias = 68 (  0.1%)
[05/07 13:26:03    196s] #Total number of single cut vias = 115103 ( 99.9%)
[05/07 13:26:03    196s] #Up-Via Summary (total 115171):
[05/07 13:26:03    196s] #                   single-cut          multi-cut      Total
[05/07 13:26:03    196s] #-----------------------------------------------------------
[05/07 13:26:03    196s] # M1             49732 ( 99.9%)        68 (  0.1%)      49800
[05/07 13:26:03    196s] # M2             53078 (100.0%)         0 (  0.0%)      53078
[05/07 13:26:03    196s] # M3              9839 (100.0%)         0 (  0.0%)       9839
[05/07 13:26:03    196s] # M4              2060 (100.0%)         0 (  0.0%)       2060
[05/07 13:26:03    196s] # BA               226 (100.0%)         0 (  0.0%)        226
[05/07 13:26:03    196s] # BB               168 (100.0%)         0 (  0.0%)        168
[05/07 13:26:03    196s] #-----------------------------------------------------------
[05/07 13:26:03    196s] #               115103 ( 99.9%)        68 (  0.1%)     115171 
[05/07 13:26:03    196s] #
[05/07 13:26:03    196s] #Total number of DRC violations = 0
[05/07 13:26:03    197s] ### Time Record (Detail Routing) is uninstalled.
[05/07 13:26:03    197s] #Cpu time = 00:01:08
[05/07 13:26:03    197s] #Elapsed time = 00:01:08
[05/07 13:26:03    197s] #Increased memory = 2.52 (MB)
[05/07 13:26:03    197s] #Total memory = 1547.95 (MB)
[05/07 13:26:03    197s] #Peak memory = 1615.39 (MB)
[05/07 13:26:03    197s] ### Time Record (Antenna Fixing) is installed.
[05/07 13:26:03    197s] #
[05/07 13:26:03    197s] #start routing for process antenna violation fix ...
[05/07 13:26:03    197s] ### drc_pitch = 17200 ( 8.60000 um) drc_range = 12600 ( 6.30000 um) route_pitch = 12000 ( 6.00000 um) patch_pitch = 9200 ( 4.60000 um) top_route_layer = 8 top_pin_layer = 8
[05/07 13:26:05    199s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1552.87 (MB), peak = 1615.39 (MB)
[05/07 13:26:05    199s] #
[05/07 13:26:05    199s] #Total wire length = 457312 um.
[05/07 13:26:05    199s] #Total half perimeter of net bounding box = 380278 um.
[05/07 13:26:05    199s] #Total wire length on LAYER M1 = 10348 um.
[05/07 13:26:05    199s] #Total wire length on LAYER M2 = 123957 um.
[05/07 13:26:05    199s] #Total wire length on LAYER M3 = 185369 um.
[05/07 13:26:05    199s] #Total wire length on LAYER M4 = 69429 um.
[05/07 13:26:05    199s] #Total wire length on LAYER BA = 60860 um.
[05/07 13:26:05    199s] #Total wire length on LAYER BB = 895 um.
[05/07 13:26:05    199s] #Total wire length on LAYER BD = 6453 um.
[05/07 13:26:05    199s] #Total wire length on LAYER LB = 0 um.
[05/07 13:26:05    199s] #Total number of vias = 115183
[05/07 13:26:05    199s] #Total number of multi-cut vias = 68 (  0.1%)
[05/07 13:26:05    199s] #Total number of single cut vias = 115115 ( 99.9%)
[05/07 13:26:05    199s] #Up-Via Summary (total 115183):
[05/07 13:26:05    199s] #                   single-cut          multi-cut      Total
[05/07 13:26:05    199s] #-----------------------------------------------------------
[05/07 13:26:05    199s] # M1             49732 ( 99.9%)        68 (  0.1%)      49800
[05/07 13:26:05    199s] # M2             53078 (100.0%)         0 (  0.0%)      53078
[05/07 13:26:05    199s] # M3              9841 (100.0%)         0 (  0.0%)       9841
[05/07 13:26:05    199s] # M4              2062 (100.0%)         0 (  0.0%)       2062
[05/07 13:26:05    199s] # BA               230 (100.0%)         0 (  0.0%)        230
[05/07 13:26:05    199s] # BB               172 (100.0%)         0 (  0.0%)        172
[05/07 13:26:05    199s] #-----------------------------------------------------------
[05/07 13:26:05    199s] #               115115 ( 99.9%)        68 (  0.1%)     115183 
[05/07 13:26:05    199s] #
[05/07 13:26:05    199s] #Total number of DRC violations = 0
[05/07 13:26:05    199s] #Total number of process antenna violations = 0
[05/07 13:26:05    199s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/07 13:26:05    199s] #
[05/07 13:26:06    199s] #
[05/07 13:26:06    200s] #Total wire length = 457312 um.
[05/07 13:26:06    200s] #Total half perimeter of net bounding box = 380278 um.
[05/07 13:26:06    200s] #Total wire length on LAYER M1 = 10348 um.
[05/07 13:26:06    200s] #Total wire length on LAYER M2 = 123957 um.
[05/07 13:26:06    200s] #Total wire length on LAYER M3 = 185369 um.
[05/07 13:26:06    200s] #Total wire length on LAYER M4 = 69429 um.
[05/07 13:26:06    200s] #Total wire length on LAYER BA = 60860 um.
[05/07 13:26:06    200s] #Total wire length on LAYER BB = 895 um.
[05/07 13:26:06    200s] #Total wire length on LAYER BD = 6453 um.
[05/07 13:26:06    200s] #Total wire length on LAYER LB = 0 um.
[05/07 13:26:06    200s] #Total number of vias = 115183
[05/07 13:26:06    200s] #Total number of multi-cut vias = 68 (  0.1%)
[05/07 13:26:06    200s] #Total number of single cut vias = 115115 ( 99.9%)
[05/07 13:26:06    200s] #Up-Via Summary (total 115183):
[05/07 13:26:06    200s] #                   single-cut          multi-cut      Total
[05/07 13:26:06    200s] #-----------------------------------------------------------
[05/07 13:26:06    200s] # M1             49732 ( 99.9%)        68 (  0.1%)      49800
[05/07 13:26:06    200s] # M2             53078 (100.0%)         0 (  0.0%)      53078
[05/07 13:26:06    200s] # M3              9841 (100.0%)         0 (  0.0%)       9841
[05/07 13:26:06    200s] # M4              2062 (100.0%)         0 (  0.0%)       2062
[05/07 13:26:06    200s] # BA               230 (100.0%)         0 (  0.0%)        230
[05/07 13:26:06    200s] # BB               172 (100.0%)         0 (  0.0%)        172
[05/07 13:26:06    200s] #-----------------------------------------------------------
[05/07 13:26:06    200s] #               115115 ( 99.9%)        68 (  0.1%)     115183 
[05/07 13:26:06    200s] #
[05/07 13:26:06    200s] #Total number of DRC violations = 0
[05/07 13:26:06    200s] #Total number of process antenna violations = 0
[05/07 13:26:06    200s] #Total number of net violated process antenna rule = 0 ant fix stage
[05/07 13:26:06    200s] #
[05/07 13:26:06    200s] ### Time Record (Antenna Fixing) is uninstalled.
[05/07 13:26:06    200s] #detailRoute Statistics:
[05/07 13:26:06    200s] #Cpu time = 00:01:11
[05/07 13:26:06    200s] #Elapsed time = 00:01:11
[05/07 13:26:06    200s] #Increased memory = -1.43 (MB)
[05/07 13:26:06    200s] #Total memory = 1544.00 (MB)
[05/07 13:26:06    200s] #Peak memory = 1615.39 (MB)
[05/07 13:26:06    200s] ### global_detail_route design signature (52): route=596377752 flt_obj=0 vio=1905142130 shield_wire=1
[05/07 13:26:06    200s] ### Time Record (DB Export) is installed.
[05/07 13:26:06    200s] ### export design design signature (53): route=596377752 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546277227 dirty_area=0 del_dirty_area=0 cell=734232961 placement=670272879 pin_access=408381742 inst_pattern=1 halo=1830549689
[05/07 13:26:07    200s] ### Time Record (DB Export) is uninstalled.
[05/07 13:26:07    200s] ### Time Record (Post Callback) is installed.
[05/07 13:26:07    200s] ### Time Record (Post Callback) is uninstalled.
[05/07 13:26:07    200s] #
[05/07 13:26:07    200s] #globalDetailRoute statistics:
[05/07 13:26:07    200s] #Cpu time = 00:01:51
[05/07 13:26:07    200s] #Elapsed time = 00:01:51
[05/07 13:26:07    200s] #Increased memory = 58.70 (MB)
[05/07 13:26:07    200s] #Total memory = 1435.71 (MB)
[05/07 13:26:07    200s] #Peak memory = 1615.39 (MB)
[05/07 13:26:07    200s] #Number of warnings = 4
[05/07 13:26:07    200s] #Total number of warnings = 4
[05/07 13:26:07    200s] #Number of fails = 0
[05/07 13:26:07    200s] #Total number of fails = 0
[05/07 13:26:07    200s] #Complete globalDetailRoute on Sat May  7 13:26:07 2022
[05/07 13:26:07    200s] #
[05/07 13:26:07    200s] ### import design signature (54): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=408381742 inst_pattern=1 halo=0
[05/07 13:26:07    200s] ### Time Record (globalDetailRoute) is uninstalled.
[05/07 13:26:07    200s] ### 
[05/07 13:26:07    200s] ###   Scalability Statistics
[05/07 13:26:07    200s] ### 
[05/07 13:26:07    200s] ### --------------------------------+----------------+----------------+----------------+
[05/07 13:26:07    200s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/07 13:26:07    200s] ### --------------------------------+----------------+----------------+----------------+
[05/07 13:26:07    200s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/07 13:26:07    200s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/07 13:26:07    200s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/07 13:26:07    200s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/07 13:26:07    200s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/07 13:26:07    200s] ###   Cell Pin Access               |        00:00:19|        00:00:19|             1.0|
[05/07 13:26:07    200s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[05/07 13:26:07    200s] ###   Global Routing                |        00:00:13|        00:00:13|             1.0|
[05/07 13:26:07    200s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[05/07 13:26:07    200s] ###   Detail Routing                |        00:01:07|        00:01:08|             1.0|
[05/07 13:26:07    200s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[05/07 13:26:07    200s] ###   Entire Command                |        00:01:51|        00:01:51|             1.0|
[05/07 13:26:07    200s] ### --------------------------------+----------------+----------------+----------------+
[05/07 13:26:07    200s] ### 
[05/07 13:26:07    200s] #% End globalDetailRoute (date=05/07 13:26:07, total cpu=0:01:51, real=0:01:52, peak res=1615.4M, current mem=1432.4M)
[05/07 13:26:07    200s] <CMD> setFillerMode -corePrefix arbiter_FILL -core {FILL1A12TR FILL2A12TR FILL4A12TR FILL8A12TR FILL16A12TR FIL32A12TR FILL64A12TR FILL128A12TR}
[05/07 13:26:07    200s] **WARN: (IMPSP-5123):	Cell FIL32A12TR is not found.
[05/07 13:26:07    200s] Type 'man IMPSP-5123' for more detail.
[05/07 13:26:07    200s] <CMD> addFiller -cell {FILL1A12TR FILL2A12TR FILL4A12TR FILL8A12TR FILL16A12TR FIL32A12TR FILL64A12TR FILL128A12TR} -prefix arbiterFILL -markFixed
[05/07 13:26:07    200s] **WARN: (IMPSP-5123):	Cell FIL32A12TR is not found.
[05/07 13:26:07    200s] Type 'man IMPSP-5123' for more detail.
[05/07 13:26:07    200s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[05/07 13:26:07    200s] operations, such as antenna fixing, may fail due to fillers being marked 
[05/07 13:26:07    200s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[05/07 13:26:07    200s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/07 13:26:07    200s] Type 'man IMPSP-5217' for more detail.
[05/07 13:26:07    200s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1467.9M
[05/07 13:26:07    200s] z: 2, totalTracks: 1
[05/07 13:26:07    200s] z: 4, totalTracks: 1
[05/07 13:26:07    200s] z: 6, totalTracks: 1
[05/07 13:26:07    200s] z: 8, totalTracks: 1
[05/07 13:26:07    200s] #spOpts: hrOri=1 hrSnap=1 
[05/07 13:26:07    200s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1467.9M
[05/07 13:26:07    200s] Core basic site is cmos10sfadv12
[05/07 13:26:07    200s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.054, REAL:0.055, MEM:1467.9M
[05/07 13:26:07    200s] SiteArray: non-trimmed site array dimensions = 93 x 1807
[05/07 13:26:07    200s] SiteArray: use 761,856 bytes
[05/07 13:26:07    200s] SiteArray: current memory after site array memory allocation 1467.9M
[05/07 13:26:07    200s] SiteArray: FP blocked sites are writable
[05/07 13:26:07    200s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/07 13:26:07    200s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1467.9M
[05/07 13:26:07    200s] Process 248482 wires and vias for routing blockage and capacity analysis
[05/07 13:26:07    200s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.059, REAL:0.059, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.141, REAL:0.142, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.144, REAL:0.144, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1467.9M
[05/07 13:26:07    200s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1467.9MB).
[05/07 13:26:07    200s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.157, REAL:0.158, MEM:1467.9M
[05/07 13:26:07    200s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1467.9M
[05/07 13:26:07    201s]   Signal wire search tree: 247200 elements. (cpu=0:00:00.1, mem=0.0M)
[05/07 13:26:07    201s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.061, REAL:0.062, MEM:1467.9M
[05/07 13:26:07    201s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1467.9M
[05/07 13:26:07    201s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1467.9M
[05/07 13:26:07    201s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1467.9M
[05/07 13:26:07    201s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1467.9M
[05/07 13:26:07    201s] AddFiller init all instances time CPU:0.001, REAL:0.001
[05/07 13:26:08    201s] AddFiller main function time CPU:0.559, REAL:0.562
[05/07 13:26:08    201s] Filler instance commit time CPU:0.109, REAL:0.108
[05/07 13:26:08    201s] *INFO: Adding fillers to top-module.
[05/07 13:26:08    201s] *INFO:   Added 2 filler insts (cell FILL128A12TR / prefix arbiterFILL).
[05/07 13:26:08    201s] *INFO:   Added 11 filler insts (cell FILL64A12TR / prefix arbiterFILL).
[05/07 13:26:08    201s] *INFO:   Added 711 filler insts (cell FILL16A12TR / prefix arbiterFILL).
[05/07 13:26:08    201s] *INFO:   Added 1049 filler insts (cell FILL8A12TR / prefix arbiterFILL).
[05/07 13:26:08    201s] *INFO:   Added 3663 filler insts (cell FILL4A12TR / prefix arbiterFILL).
[05/07 13:26:08    201s] *INFO:   Added 4867 filler insts (cell FILL2A12TR / prefix arbiterFILL).
[05/07 13:26:08    201s] *INFO:   Added 5289 filler insts (cell FILL1A12TR / prefix arbiterFILL).
[05/07 13:26:08    201s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.561, REAL:0.564, MEM:1467.9M
[05/07 13:26:08    201s] *INFO: Total 15592 filler insts added - prefix arbiterFILL (CPU: 0:00:00.8).
[05/07 13:26:08    201s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.561, REAL:0.564, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1467.9M
[05/07 13:26:08    201s] For 15592 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[05/07 13:26:08    201s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.002, REAL:0.002, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.566, REAL:0.568, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.566, REAL:0.568, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.007, REAL:0.007, MEM:1467.9M
[05/07 13:26:08    201s] All LLGs are deleted
[05/07 13:26:08    201s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.043, REAL:0.044, MEM:1467.9M
[05/07 13:26:08    201s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.850, REAL:0.853, MEM:1467.9M
[05/07 13:26:08    201s] <CMD> verifyConnectivity -type regular -error 50 -warning 50 -report ./reports/conn_regular.rpt
[05/07 13:26:08    201s] VERIFY_CONNECTIVITY use new engine.
[05/07 13:26:08    201s] 
[05/07 13:26:08    201s] ******** Start: VERIFY CONNECTIVITY ********
[05/07 13:26:08    201s] Start Time: Sat May  7 13:26:08 2022
[05/07 13:26:08    201s] 
[05/07 13:26:08    201s] Design Name: aes
[05/07 13:26:08    201s] Database Units: 2000
[05/07 13:26:08    201s] Design Boundary: (0.0000, 0.0000) (475.8000, 247.2000)
[05/07 13:26:08    201s] Error Limit = 50; Warning Limit = 50
[05/07 13:26:08    201s] Check specified nets
[05/07 13:26:08    201s] **** 13:26:08 **** Processed 5000 nets.
[05/07 13:26:08    202s] **** 13:26:08 **** Processed 10000 nets.
[05/07 13:26:08    202s] 
[05/07 13:26:08    202s] Begin Summary 
[05/07 13:26:08    202s]   Found no problems or warnings.
[05/07 13:26:08    202s] End Summary
[05/07 13:26:08    202s] 
[05/07 13:26:08    202s] End Time: Sat May  7 13:26:08 2022
[05/07 13:26:08    202s] Time Elapsed: 0:00:00.0
[05/07 13:26:08    202s] 
[05/07 13:26:08    202s] ******** End: VERIFY CONNECTIVITY ********
[05/07 13:26:08    202s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/07 13:26:08    202s]   (CPU Time: 0:00:00.5  MEM: 0.000M)
[05/07 13:26:08    202s] 
[05/07 13:26:08    202s] <CMD> verifyConnectivity -type special -error 50 -warning 50 -report ./reports/conn_special.rpt
[05/07 13:26:08    202s] VERIFY_CONNECTIVITY use new engine.
[05/07 13:26:08    202s] 
[05/07 13:26:08    202s] ******** Start: VERIFY CONNECTIVITY ********
[05/07 13:26:08    202s] Start Time: Sat May  7 13:26:08 2022
[05/07 13:26:08    202s] 
[05/07 13:26:08    202s] Design Name: aes
[05/07 13:26:08    202s] Database Units: 2000
[05/07 13:26:08    202s] Design Boundary: (0.0000, 0.0000) (475.8000, 247.2000)
[05/07 13:26:08    202s] Error Limit = 50; Warning Limit = 50
[05/07 13:26:08    202s] Check specified nets
[05/07 13:26:08    202s] **** 13:26:08 **** Processed 5000 nets.
[05/07 13:26:09    202s] **** 13:26:09 **** Processed 10000 nets.
[05/07 13:26:09    202s] 
[05/07 13:26:09    202s] Begin Summary 
[05/07 13:26:09    202s]   Found no problems or warnings.
[05/07 13:26:09    202s] End Summary
[05/07 13:26:09    202s] 
[05/07 13:26:09    202s] End Time: Sat May  7 13:26:09 2022
[05/07 13:26:09    202s] Time Elapsed: 0:00:01.0
[05/07 13:26:09    202s] 
[05/07 13:26:09    202s] ******** End: VERIFY CONNECTIVITY ********
[05/07 13:26:09    202s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/07 13:26:09    202s]   (CPU Time: 0:00:00.5  MEM: 0.000M)
[05/07 13:26:09    202s] 
[05/07 13:26:09    202s]  *** Starting Verify Geometry (MEM: 1467.9) ***
[05/07 13:26:09    202s] 
[05/07 13:26:09    202s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[05/07 13:26:09    202s]   VERIFY GEOMETRY ...... Starting Verification
[05/07 13:26:09    202s]   VERIFY GEOMETRY ...... Initializing
[05/07 13:26:09    202s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/07 13:26:09    202s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/07 13:26:09    202s]                   ...... bin size: 2880
[05/07 13:26:09    202s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[05/07 13:26:11    204s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[05/07 13:26:11    204s] 
[05/07 13:26:16    210s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/07 13:26:16    210s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/07 13:26:16    210s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/07 13:26:16    210s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/07 13:26:16    210s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/07 13:26:16    210s] VG: elapsed time: 7.00
[05/07 13:26:16    210s] Begin Summary ...
[05/07 13:26:16    210s]   Cells       : 0
[05/07 13:26:16    210s]   SameNet     : 0
[05/07 13:26:16    210s]   Wiring      : 0
[05/07 13:26:16    210s]   Antenna     : 0
[05/07 13:26:16    210s]   Short       : 0
[05/07 13:26:16    210s]   Overlap     : 0
[05/07 13:26:16    210s] End Summary
[05/07 13:26:16    210s] 
[05/07 13:26:16    210s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/07 13:26:16    210s] 
[05/07 13:26:16    210s] **********End: VERIFY GEOMETRY**********
[05/07 13:26:16    210s]  *** verify geometry (CPU: 0:00:07.6  MEM: 550.1M)
[05/07 13:26:16    210s] 
[05/07 13:29:41    226s] 
[05/07 13:29:41    226s] *** Memory Usage v#1 (Current mem = 2384.027M, initial mem = 290.191M) ***
[05/07 13:29:41    226s] 
[05/07 13:29:41    226s] *** Summary of all messages that are not suppressed in this session:
[05/07 13:29:41    226s] Severity  ID               Count  Summary                                  
[05/07 13:29:41    226s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/07 13:29:41    226s] ERROR     IMPSE-25             1  You are using a Limited Access feature t...
[05/07 13:29:41    226s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/07 13:29:41    226s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[05/07 13:29:41    226s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/07 13:29:41    226s] WARNING   IMPEXT-2773          8  The via resistance between layers %s and...
[05/07 13:29:41    226s] WARNING   IMPEXT-2882          7  Unable to find the resistance for via '%...
[05/07 13:29:41    226s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/07 13:29:41    226s] WARNING   IMPSYC-1873          1  The setClockDomains %s option is unsuppo...
[05/07 13:29:41    226s] WARNING   IMPSYC-6123          1  The clearClockDomains command is obsolet...
[05/07 13:29:41    226s] WARNING   IMPSYC-6122          1  The setClockDomains command is obsolete ...
[05/07 13:29:41    226s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[05/07 13:29:41    226s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/07 13:29:41    226s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[05/07 13:29:41    226s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[05/07 13:29:41    226s] WARNING   IMPPP-531            5  ViaGen Warning: Due to %s rule violation...
[05/07 13:29:41    226s] WARNING   IMPPP-4500         194  Extended number of geometries exist arou...
[05/07 13:29:41    226s] WARNING   IMPPP-4022           5  Option "-%s" is obsolete and has been re...
[05/07 13:29:41    226s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[05/07 13:29:41    226s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[05/07 13:29:41    226s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/07 13:29:41    226s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/07 13:29:41    226s] WARNING   IMPSP-5123           2  Cell %s is not found.                    
[05/07 13:29:41    226s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[05/07 13:29:41    226s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/07 13:29:41    226s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[05/07 13:29:41    226s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/07 13:29:41    226s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/07 13:29:41    226s] WARNING   IMPSP-9057           1  Fillers being added in a FIXED mode to t...
[05/07 13:29:41    226s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/07 13:29:41    226s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[05/07 13:29:41    226s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/07 13:29:41    226s] WARNING   TECHLIB-302         35  No function defined for cell '%s'. The c...
[05/07 13:29:41    226s] *** Message Summary: 307 warning(s), 1 error(s)
[05/07 13:29:41    226s] 
[05/07 13:29:41    226s] --- Ending "Innovus" (totcpu=0:03:47, real=0:07:17, mem=2384.0M) ---
