library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity register_mux_tb is
end register_mux_tb;

architecture Behavioral of register_mux_tb is

	-- Component Declaration for Unit Under Test (UUT)
	component register_mux
	Port ( iD0 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD1 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD2 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD3 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD4 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD5 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD6 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD7 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD8 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD9 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD10 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD11 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD12 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD13 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD14 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD15 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD16 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD17 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD18 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD19 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD20 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD21 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD22 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD23 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD24 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD25 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD26 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD27 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD28 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD29 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD30 : in STD_LOGIC_VECTOR (31 downto 0);
			 iD31 : in STD_LOGIC_VECTOR (31 downto 0);
			 iSEL : in STD_LOGIC_VECTOR (4 downto 0);
			 oQ : out STD_LOGIC_VECTOR (31 downto 0));
	end component;

	-- Inputs
	signal iD0 : STD_LOGIC_VECTOR(31 downto 0) := (others => '0');
	signal iD1 : STD_LOGIC_VECTOR(31 downto 0) := (others => '0');
	signal iD2 : STD_LOGIC_VECTOR(31 downto 0) := (others => '0');
	signal iD3 : STD_LOGIC_VECTOR(31 downto 0) := (others => '0');
	signal iD4 : STD_LOGIC_VECTOR(31 downto 0) :=
