{
  "name": "ostd::mm::dma::dma_coherent::DmaCoherent",
  "constructors": [
    "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::Split>::split",
    "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::Split>::split",
    "ostd::mm::dma::dma_coherent::DmaCoherent::alloc",
    "ostd::mm::dma::dma_coherent::DmaCoherent::alloc_uninit"
  ],
  "access_self_as_arg": {
    "read": [
      "ostd::<mm::dma::dma_coherent::DmaCoherent as core::fmt::Debug>::fmt",
      "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::io_util::HasVmReaderWriter>::reader",
      "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::io_util::HasVmReaderWriter>::writer",
      "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasDaddr>::daddr",
      "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasPaddr>::paddr",
      "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasSize>::size",
      "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::Split>::split"
    ],
    "write": [
      "ostd::<mm::dma::dma_coherent::DmaCoherent as core::ops::Drop>::drop"
    ],
    "other": [
      "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::Split>::split"
    ]
  },
  "access_self_as_locals": {
    "read": [],
    "write": [],
    "other": [
      "ostd::mm::dma::dma_coherent::DmaCoherent::alloc_uninit"
    ]
  },
  "access_field": [
    {
      "read": [
        "ostd::<mm::dma::dma_coherent::DmaCoherent as core::fmt::Debug>::fmt",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::io_util::HasVmReaderWriter>::reader",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::io_util::HasVmReaderWriter>::writer",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasPaddr>::paddr",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasSize>::size",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::Split>::split"
      ],
      "write": [],
      "other": []
    },
    {
      "read": [
        "ostd::<mm::dma::dma_coherent::DmaCoherent as core::fmt::Debug>::fmt",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::HasDaddr>::daddr",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::Split>::split"
      ],
      "write": [
        "ostd::<mm::dma::dma_coherent::DmaCoherent as core::ops::Drop>::drop"
      ],
      "other": []
    },
    {
      "read": [
        "ostd::<mm::dma::dma_coherent::DmaCoherent as core::fmt::Debug>::fmt",
        "ostd::<mm::dma::dma_coherent::DmaCoherent as mm::mem_obj::Split>::split"
      ],
      "write": [],
      "other": []
    }
  ],
  "span": "ostd/src/mm/dma/dma_coherent.rs:25:1: 25:23",
  "src": "pub struct DmaCoherent",
  "kind": "Struct",
  "doc_adt": " A DMA memory object that can be accessed in a cache-coherent manner.\n\n The users need not manually synchronize the CPU cache and the device when\n accessing the memory region with [`VmReader`] and [`VmWriter`]. If the\n device doesn't not support cache-coherent access, the memory region will be\n mapped without caching enabled.\n",
  "variant_fields": {
    "VariantIdx(None)-FieldIdx(Some(0))": {
      "name": "inner",
      "doc": ""
    },
    "VariantIdx(None)-FieldIdx(Some(1))": {
      "name": "map_daddr",
      "doc": ""
    },
    "VariantIdx(None)-FieldIdx(Some(2))": {
      "name": "is_cache_coherent",
      "doc": ""
    }
  }
}