==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 13.3333ns.
@I [HLS-10] Analyzing design file 'matrixmul.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (matrixmul.cpp:56) in function 'matrixmul' for pipelining.
@I [XFORM-501] Unrolling loop 'Product' (matrixmul.cpp:59) in function 'matrixmul' completely.
@I [XFORM-131] Reshaping array 'b' (matrixmul.cpp:50) in dimension 1 completely.
@I [XFORM-131] Reshaping array 'a' (matrixmul.cpp:49) in dimension 2 completely.
@I [XFORM-541] Flattening a loop nest 'Row' (matrixmul.cpp:54:37) in function 'matrixmul'.
@I [HLS-111] Elapsed time: 10.341 seconds; current memory usage: 69.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matrixmul' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.102 seconds; current memory usage: 71.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.143 seconds; current memory usage: 71.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matrixmul/res' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'matrixmul_mac_muladd_8s_8s_16s_16_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matrixmul'.
@I [HLS-111] Elapsed time: 0.089 seconds; current memory usage: 71.2 MB.
error deleting "D:/opt/source/Vivado/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solution4/.autopilot/db/coregen": file already exists
    while executing
"source D:/opt/source/Vivado/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solution4/csynth.tcl"
    invoked from within
"hls::main D:/opt/source/Vivado/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solution4/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
@I [HLS-112] Total elapsed time: 11.703 seconds; peak memory usage: 71.3 MB.
@I [LIC-101] Checked in feature [HLS]
