#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff15b525ae0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7ff15b527720 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7ff15b527760 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7ff15b592fc0 .functor BUFZ 8, L_0x7ff15b592d80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff15b5932b0 .functor BUFZ 8, L_0x7ff15b593070, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ff15b561450_0 .net *"_s0", 7 0, L_0x7ff15b592d80;  1 drivers
v0x7ff15b56e7e0_0 .net *"_s10", 7 0, L_0x7ff15b593150;  1 drivers
L_0x102fea050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b56e880_0 .net *"_s13", 1 0, L_0x102fea050;  1 drivers
v0x7ff15b56e930_0 .net *"_s2", 7 0, L_0x7ff15b592e60;  1 drivers
L_0x102fea008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b56e9e0_0 .net *"_s5", 1 0, L_0x102fea008;  1 drivers
v0x7ff15b56ead0_0 .net *"_s8", 7 0, L_0x7ff15b593070;  1 drivers
o0x102fb8128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7ff15b56eb80_0 .net "addr_a", 5 0, o0x102fb8128;  0 drivers
o0x102fb8158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7ff15b56ec30_0 .net "addr_b", 5 0, o0x102fb8158;  0 drivers
o0x102fb8188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff15b56ece0_0 .net "clk", 0 0, o0x102fb8188;  0 drivers
o0x102fb81b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ff15b56edf0_0 .net "din_a", 7 0, o0x102fb81b8;  0 drivers
v0x7ff15b56ee90_0 .net "dout_a", 7 0, L_0x7ff15b592fc0;  1 drivers
v0x7ff15b56ef40_0 .net "dout_b", 7 0, L_0x7ff15b5932b0;  1 drivers
v0x7ff15b56eff0_0 .var "q_addr_a", 5 0;
v0x7ff15b56f0a0_0 .var "q_addr_b", 5 0;
v0x7ff15b56f150 .array "ram", 0 63, 7 0;
o0x102fb82a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff15b56f1f0_0 .net "we", 0 0, o0x102fb82a8;  0 drivers
E_0x7ff15b549430 .event posedge, v0x7ff15b56ece0_0;
L_0x7ff15b592d80 .array/port v0x7ff15b56f150, L_0x7ff15b592e60;
L_0x7ff15b592e60 .concat [ 6 2 0 0], v0x7ff15b56eff0_0, L_0x102fea008;
L_0x7ff15b593070 .array/port v0x7ff15b56f150, L_0x7ff15b593150;
L_0x7ff15b593150 .concat [ 6 2 0 0], v0x7ff15b56f0a0_0, L_0x102fea050;
S_0x7ff15b500b50 .scope module, "testbench" "testbench" 3 7;
 .timescale -9 -12;
v0x7ff15b592c30_0 .var "clk", 0 0;
v0x7ff15b592cf0_0 .var "rst", 0 0;
S_0x7ff15b56f300 .scope module, "top" "riscv_top" 3 12, 4 7 0, S_0x7ff15b500b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7ff15b56f4c0 .param/l "RAM_ADDR_WIDTH" 1 4 21, +C4<00000000000000000000000000010001>;
P_0x7ff15b56f500 .param/l "SIM" 0 4 9, +C4<00000000000000000000000000000001>;
P_0x7ff15b56f540 .param/l "SYS_CLK_FREQ" 1 4 19, +C4<00000101111101011110000100000000>;
P_0x7ff15b56f580 .param/l "UART_BAUD_RATE" 1 4 20, +C4<00000000000000011100001000000000>;
L_0x7ff15b593360 .functor BUFZ 1, v0x7ff15b592c30_0, C4<0>, C4<0>, C4<0>;
L_0x7ff15b593a70 .functor NOT 1, L_0x7ff15b595ba0, C4<0>, C4<0>, C4<0>;
L_0x7ff15b6162a0 .functor BUFZ 1, L_0x7ff15b595ba0, C4<0>, C4<0>, C4<0>;
L_0x7ff15b616390 .functor BUFZ 8, L_0x7ff15b595c40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x102feaa70 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7ff15b6165d0 .functor AND 32, L_0x7ff15b616440, L_0x102feaa70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7ff15b595840 .functor BUFZ 1, L_0x7ff15b595920, C4<0>, C4<0>, C4<0>;
L_0x7ff15b5948f0 .functor BUFZ 8, L_0x7ff15b593950, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ff15b590930_0 .net "EXCLK", 0 0, v0x7ff15b592c30_0;  1 drivers
o0x102fbccb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff15b5909e0_0 .net "Rx", 0 0, o0x102fbccb8;  0 drivers
v0x7ff15b590a80_0 .net "Tx", 0 0, L_0x7ff15b611ee0;  1 drivers
L_0x102fea1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff15b590b10_0 .net/2u *"_s10", 0 0, L_0x102fea1b8;  1 drivers
L_0x102fea200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff15b590ba0_0 .net/2u *"_s12", 0 0, L_0x102fea200;  1 drivers
v0x7ff15b590c80_0 .net *"_s21", 1 0, L_0x7ff15b615e40;  1 drivers
L_0x102fea950 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7ff15b590d30_0 .net/2u *"_s22", 1 0, L_0x102fea950;  1 drivers
v0x7ff15b590de0_0 .net *"_s24", 0 0, L_0x7ff15b615f80;  1 drivers
L_0x102fea998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff15b590e80_0 .net/2u *"_s26", 0 0, L_0x102fea998;  1 drivers
L_0x102fea9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff15b590f90_0 .net/2u *"_s28", 0 0, L_0x102fea9e0;  1 drivers
v0x7ff15b591040_0 .net *"_s36", 31 0, L_0x7ff15b616440;  1 drivers
L_0x102feaa28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff15b5910f0_0 .net *"_s39", 30 0, L_0x102feaa28;  1 drivers
v0x7ff15b5911a0_0 .net/2u *"_s40", 31 0, L_0x102feaa70;  1 drivers
v0x7ff15b591250_0 .net *"_s42", 31 0, L_0x7ff15b6165d0;  1 drivers
L_0x102feaab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff15b591300_0 .net/2u *"_s48", 0 0, L_0x102feaab8;  1 drivers
v0x7ff15b5913b0_0 .net *"_s5", 1 0, L_0x7ff15b593b20;  1 drivers
L_0x102feab00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff15b591460_0 .net/2u *"_s50", 0 0, L_0x102feab00;  1 drivers
v0x7ff15b5915f0_0 .net *"_s54", 31 0, L_0x7ff15b595a60;  1 drivers
L_0x102feab48 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff15b591680_0 .net *"_s57", 14 0, L_0x102feab48;  1 drivers
L_0x102fea170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7ff15b591730_0 .net/2u *"_s6", 1 0, L_0x102fea170;  1 drivers
v0x7ff15b5917e0_0 .net *"_s8", 0 0, L_0x7ff15b593bc0;  1 drivers
v0x7ff15b591880_0 .net "btnC", 0 0, v0x7ff15b592cf0_0;  1 drivers
v0x7ff15b591920_0 .net "clk", 0 0, L_0x7ff15b593360;  1 drivers
o0x102fbe7e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff15b5919b0_0 .net "cpu_dbgreg_dout", 31 0, o0x102fbe7e8;  0 drivers
v0x7ff15b591a70_0 .net "cpu_ram_a", 31 0, v0x7ff15b579130_0;  1 drivers
v0x7ff15b591b00_0 .net "cpu_ram_din", 7 0, L_0x7ff15b595de0;  1 drivers
v0x7ff15b591bd0_0 .net "cpu_ram_dout", 7 0, v0x7ff15b579640_0;  1 drivers
v0x7ff15b591ca0_0 .net "cpu_ram_wr", 0 0, v0x7ff15b57a290_0;  1 drivers
v0x7ff15b591d70_0 .net "cpu_rdy", 0 0, L_0x7ff15b5959c0;  1 drivers
v0x7ff15b591e40_0 .net "cpumc_a", 31 0, L_0x7ff15b595b00;  1 drivers
v0x7ff15b591ed0_0 .net "cpumc_din", 7 0, L_0x7ff15b595c40;  1 drivers
v0x7ff15b591fa0_0 .net "cpumc_wr", 0 0, L_0x7ff15b595ba0;  1 drivers
v0x7ff15b592030_0 .net "hci_active", 0 0, L_0x7ff15b595920;  1 drivers
v0x7ff15b5914f0_0 .net "hci_active_out", 0 0, L_0x7ff15b611580;  1 drivers
v0x7ff15b5922c0_0 .net "hci_io_din", 7 0, L_0x7ff15b616390;  1 drivers
v0x7ff15b592350_0 .net "hci_io_dout", 7 0, v0x7ff15b58dad0_0;  1 drivers
v0x7ff15b5923e0_0 .net "hci_io_en", 0 0, L_0x7ff15b616100;  1 drivers
v0x7ff15b592470_0 .net "hci_io_sel", 2 0, L_0x7ff15b615d60;  1 drivers
v0x7ff15b592500_0 .net "hci_io_wr", 0 0, L_0x7ff15b6162a0;  1 drivers
v0x7ff15b592590_0 .net "hci_ram_a", 16 0, v0x7ff15b58e020_0;  1 drivers
v0x7ff15b592620_0 .net "hci_ram_din", 7 0, L_0x7ff15b5948f0;  1 drivers
v0x7ff15b5926d0_0 .net "hci_ram_dout", 7 0, L_0x7ff15b615c30;  1 drivers
v0x7ff15b592780_0 .net "hci_ram_wr", 0 0, v0x7ff15b58eac0_0;  1 drivers
v0x7ff15b592830_0 .net "led", 0 0, L_0x7ff15b595840;  1 drivers
v0x7ff15b5928c0_0 .net "ram_a", 16 0, L_0x7ff15b593e80;  1 drivers
v0x7ff15b592990_0 .net "ram_dout", 7 0, L_0x7ff15b593950;  1 drivers
v0x7ff15b592a20_0 .net "ram_en", 0 0, L_0x7ff15b593ce0;  1 drivers
v0x7ff15b592ad0_0 .var "rst", 0 0;
v0x7ff15b592b60_0 .var "rst_delay", 0 0;
E_0x7ff15b56f7b0 .event posedge, v0x7ff15b591880_0, v0x7ff15b571e60_0;
L_0x7ff15b593b20 .part L_0x7ff15b595b00, 16, 2;
L_0x7ff15b593bc0 .cmp/eq 2, L_0x7ff15b593b20, L_0x102fea170;
L_0x7ff15b593ce0 .functor MUXZ 1, L_0x102fea200, L_0x102fea1b8, L_0x7ff15b593bc0, C4<>;
L_0x7ff15b593e80 .part L_0x7ff15b595b00, 0, 17;
L_0x7ff15b615d60 .part L_0x7ff15b595b00, 0, 3;
L_0x7ff15b615e40 .part L_0x7ff15b595b00, 16, 2;
L_0x7ff15b615f80 .cmp/eq 2, L_0x7ff15b615e40, L_0x102fea950;
L_0x7ff15b616100 .functor MUXZ 1, L_0x102fea9e0, L_0x102fea998, L_0x7ff15b615f80, C4<>;
L_0x7ff15b616440 .concat [ 1 31 0 0], L_0x7ff15b611580, L_0x102feaa28;
L_0x7ff15b595920 .part L_0x7ff15b6165d0, 0, 1;
L_0x7ff15b5959c0 .functor MUXZ 1, L_0x102feab00, L_0x102feaab8, L_0x7ff15b595920, C4<>;
L_0x7ff15b595a60 .concat [ 17 15 0 0], v0x7ff15b58e020_0, L_0x102feab48;
L_0x7ff15b595b00 .functor MUXZ 32, v0x7ff15b579130_0, L_0x7ff15b595a60, L_0x7ff15b595920, C4<>;
L_0x7ff15b595ba0 .functor MUXZ 1, v0x7ff15b57a290_0, v0x7ff15b58eac0_0, L_0x7ff15b595920, C4<>;
L_0x7ff15b595c40 .functor MUXZ 8, v0x7ff15b579640_0, L_0x7ff15b615c30, L_0x7ff15b595920, C4<>;
L_0x7ff15b595de0 .functor MUXZ 8, L_0x7ff15b593950, v0x7ff15b58dad0_0, L_0x7ff15b616100, C4<>;
S_0x7ff15b56f800 .scope module, "cpu0" "cpu" 4 82, 5 14 0, S_0x7ff15b56f300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /OUTPUT 1 "ce"
    .port_info 4 /OUTPUT 1 "mem_wr"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 8 "mem_dout"
    .port_info 7 /INPUT 8 "mem_din"
v0x7ff15b57c930_0 .net "branch_addr", 31 0, v0x7ff15b570990_0;  1 drivers
v0x7ff15b57ca20_0 .net "branch_taken", 0 0, v0x7ff15b570a40_0;  1 drivers
v0x7ff15b57cab0_0 .net "ce", 0 0, v0x7ff15b57b350_0;  1 drivers
v0x7ff15b57cb40_0 .net "clk_in", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b57cbd0_0 .net "ex_addr_o", 31 0, v0x7ff15b570c90_0;  1 drivers
v0x7ff15b57cce0_0 .net "ex_base_i", 31 0, v0x7ff15b575180_0;  1 drivers
v0x7ff15b57cdb0_0 .net "ex_data_o", 31 0, v0x7ff15b570d40_0;  1 drivers
v0x7ff15b57ce80_0 .net "ex_extend_o", 0 0, v0x7ff15b570df0_0;  1 drivers
v0x7ff15b57cf50_0 .net "ex_fun3_i", 2 0, v0x7ff15b575210_0;  1 drivers
v0x7ff15b57d060_0 .net "ex_fun7_i", 0 0, v0x7ff15b5752e0_0;  1 drivers
v0x7ff15b57d130_0 .net "ex_offset_i", 31 0, v0x7ff15b575390_0;  1 drivers
v0x7ff15b57d200_0 .net "ex_op_i", 4 0, v0x7ff15b575460_0;  1 drivers
v0x7ff15b57d2d0_0 .net "ex_op_o", 1 0, v0x7ff15b570e90_0;  1 drivers
v0x7ff15b57d3a0_0 .net "ex_reg1_i", 31 0, v0x7ff15b575510_0;  1 drivers
v0x7ff15b57d470_0 .net "ex_reg2_i", 31 0, v0x7ff15b5755c0_0;  1 drivers
v0x7ff15b57d500_0 .net "ex_sel_o", 1 0, v0x7ff15b570fa0_0;  1 drivers
v0x7ff15b57d5d0_0 .net "ex_wd_i", 4 0, v0x7ff15b575670_0;  1 drivers
v0x7ff15b57d7a0_0 .net "ex_wd_o", 4 0, v0x7ff15b571690_0;  1 drivers
v0x7ff15b57d830_0 .net "ex_wdata_o", 31 0, v0x7ff15b571720_0;  1 drivers
v0x7ff15b57d8c0_0 .net "ex_wreg_i", 0 0, v0x7ff15b5757a0_0;  1 drivers
v0x7ff15b57d950_0 .net "ex_wreg_o", 0 0, v0x7ff15b571840_0;  1 drivers
v0x7ff15b57d9e0_0 .net "flush", 0 0, v0x7ff15b56fe10_0;  1 drivers
v0x7ff15b57da70_0 .net "id_base_o", 31 0, v0x7ff15b573430_0;  1 drivers
v0x7ff15b57db00_0 .net "id_fun3_o", 2 0, v0x7ff15b573890_0;  1 drivers
v0x7ff15b57dbd0_0 .net "id_fun7_o", 0 0, v0x7ff15b573920_0;  1 drivers
v0x7ff15b57dca0_0 .net "id_inst_i", 31 0, v0x7ff15b576eb0_0;  1 drivers
v0x7ff15b57dd70_0 .net "id_offset_o", 31 0, v0x7ff15b573d90_0;  1 drivers
v0x7ff15b57de40_0 .net "id_op_o", 4 0, v0x7ff15b573e40_0;  1 drivers
v0x7ff15b57df10_0 .net "id_pc_i", 31 0, v0x7ff15b576f40_0;  1 drivers
v0x7ff15b57dfe0_0 .net "id_reg1_o", 31 0, v0x7ff15b574320_0;  1 drivers
v0x7ff15b57e0b0_0 .net "id_reg2_o", 31 0, v0x7ff15b5745d0_0;  1 drivers
v0x7ff15b57e180_0 .net "id_wd_o", 4 0, v0x7ff15b5749b0_0;  1 drivers
v0x7ff15b57e250_0 .net "id_wreg_o", 0 0, v0x7ff15b574a60_0;  1 drivers
v0x7ff15b57d6a0_0 .net "if_done", 0 0, v0x7ff15b5798a0_0;  1 drivers
v0x7ff15b57e4e0_0 .net "if_inst_i", 31 0, v0x7ff15b579950_0;  1 drivers
v0x7ff15b57e5b0_0 .net "if_inst_o", 31 0, v0x7ff15b576660_0;  1 drivers
v0x7ff15b57e680_0 .net "if_pc_o", 31 0, v0x7ff15b5767d0_0;  1 drivers
v0x7ff15b57e750_0 .net "mem_a", 31 0, v0x7ff15b579130_0;  alias, 1 drivers
v0x7ff15b57e7e0_0 .net "mem_addr_i", 31 0, v0x7ff15b572560_0;  1 drivers
v0x7ff15b57e8b0_0 .net "mem_addr_o", 31 0, v0x7ff15b577a10_0;  1 drivers
v0x7ff15b57e980_0 .net "mem_data_i", 31 0, v0x7ff15b5725f0_0;  1 drivers
v0x7ff15b57ea50_0 .net "mem_data_o", 31 0, v0x7ff15b577b80_0;  1 drivers
v0x7ff15b57eae0_0 .net "mem_din", 7 0, L_0x7ff15b595de0;  alias, 1 drivers
v0x7ff15b57eb70_0 .net "mem_done", 0 0, v0x7ff15b579b20_0;  1 drivers
v0x7ff15b57ec40_0 .net "mem_dout", 7 0, v0x7ff15b579640_0;  alias, 1 drivers
v0x7ff15b57ecd0_0 .net "mem_extend_i", 0 0, v0x7ff15b572680_0;  1 drivers
v0x7ff15b57eda0_0 .net "mem_extend_o", 0 0, v0x7ff15b577cd0_0;  1 drivers
v0x7ff15b57ee70_0 .net "mem_get_data", 31 0, v0x7ff15b579c80_0;  1 drivers
v0x7ff15b57ef40_0 .net "mem_op_i", 1 0, v0x7ff15b572710_0;  1 drivers
v0x7ff15b57f010_0 .net "mem_op_o", 1 0, v0x7ff15b577ea0_0;  1 drivers
v0x7ff15b57f0e0_0 .net "mem_sel_i", 1 0, v0x7ff15b5727a0_0;  1 drivers
v0x7ff15b57f1b0_0 .net "mem_sel_o", 1 0, v0x7ff15b577fc0_0;  1 drivers
v0x7ff15b57f280_0 .net "mem_wd_i", 4 0, v0x7ff15b572840_0;  1 drivers
v0x7ff15b57f350_0 .net "mem_wd_o", 4 0, v0x7ff15b578250_0;  1 drivers
v0x7ff15b57f3e0_0 .net "mem_wdata_i", 31 0, v0x7ff15b5728f0_0;  1 drivers
v0x7ff15b57f4b0_0 .net "mem_wdata_o", 31 0, v0x7ff15b5784b0_0;  1 drivers
v0x7ff15b57f540_0 .net "mem_wr", 0 0, v0x7ff15b57a290_0;  alias, 1 drivers
v0x7ff15b57f5d0_0 .net "mem_wreg_i", 0 0, v0x7ff15b5729a0_0;  1 drivers
v0x7ff15b57f6a0_0 .net "mem_wreg_o", 0 0, v0x7ff15b5785d0_0;  1 drivers
v0x7ff15b57f730_0 .net "pc", 31 0, v0x7ff15b57b470_0;  1 drivers
v0x7ff15b57f7c0_0 .net "rdy_in", 0 0, L_0x7ff15b5959c0;  alias, 1 drivers
v0x7ff15b57f850_0 .net "reg1_addr", 4 0, v0x7ff15b5741c0_0;  1 drivers
v0x7ff15b57f920_0 .net "reg1_data", 31 0, v0x7ff15b57c2c0_0;  1 drivers
v0x7ff15b57f9f0_0 .net "reg1_read", 0 0, v0x7ff15b5743d0_0;  1 drivers
v0x7ff15b57fac0_0 .net "reg2_addr", 4 0, v0x7ff15b574470_0;  1 drivers
v0x7ff15b57e320_0 .net "reg2_data", 31 0, v0x7ff15b57c370_0;  1 drivers
v0x7ff15b57e3f0_0 .net "reg2_read", 0 0, v0x7ff15b574680_0;  1 drivers
v0x7ff15b57fb50_0 .net "restart", 0 0, v0x7ff15b57b580_0;  1 drivers
v0x7ff15b57fc20_0 .net "rst_in", 0 0, v0x7ff15b592ad0_0;  1 drivers
v0x7ff15b57fcb0_0 .net "stall", 5 0, v0x7ff15b5700b0_0;  1 drivers
v0x7ff15b57fd40_0 .net "stall_req_if", 0 0, v0x7ff15b576950_0;  1 drivers
v0x7ff15b57fe10_0 .net "stall_req_mem", 0 0, v0x7ff15b5780f0_0;  1 drivers
v0x7ff15b57fee0_0 .net "wb_wd_i", 4 0, v0x7ff15b57ac80_0;  1 drivers
v0x7ff15b57ffb0_0 .net "wb_wdata_i", 31 0, v0x7ff15b57ad10_0;  1 drivers
v0x7ff15b580080_0 .net "wb_wreg_i", 0 0, v0x7ff15b57ada0_0;  1 drivers
S_0x7ff15b56fac0 .scope module, "ctrl0" "ctrl" 5 310, 6 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "rdy_in"
    .port_info 2 /INPUT 1 "stall_req_if"
    .port_info 3 /INPUT 1 "stall_req_mem"
    .port_info 4 /INPUT 1 "flush_req"
    .port_info 5 /OUTPUT 6 "stall"
    .port_info 6 /OUTPUT 1 "flush"
v0x7ff15b56fe10_0 .var "flush", 0 0;
v0x7ff15b56fec0_0 .net "flush_req", 0 0, v0x7ff15b570a40_0;  alias, 1 drivers
v0x7ff15b56ff60_0 .net "rdy_in", 0 0, L_0x7ff15b5959c0;  alias, 1 drivers
v0x7ff15b570010_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b5700b0_0 .var "stall", 5 0;
v0x7ff15b5701a0_0 .net "stall_req_if", 0 0, v0x7ff15b576950_0;  alias, 1 drivers
v0x7ff15b570240_0 .net "stall_req_mem", 0 0, v0x7ff15b5780f0_0;  alias, 1 drivers
E_0x7ff15b56fd70 .event edge, v0x7ff15b570010_0, v0x7ff15b56fec0_0;
E_0x7ff15b56fdc0 .event edge, v0x7ff15b570010_0, v0x7ff15b56ff60_0, v0x7ff15b570240_0, v0x7ff15b5701a0_0;
S_0x7ff15b570390 .scope module, "ex0" "ex" 5 216, 7 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "op_i"
    .port_info 2 /INPUT 3 "fun3_i"
    .port_info 3 /INPUT 1 "fun7_i"
    .port_info 4 /INPUT 32 "reg1_i"
    .port_info 5 /INPUT 32 "reg2_i"
    .port_info 6 /INPUT 5 "wd_i"
    .port_info 7 /INPUT 1 "wreg_i"
    .port_info 8 /INPUT 32 "base_i"
    .port_info 9 /INPUT 32 "offset_i"
    .port_info 10 /OUTPUT 32 "wdata_o"
    .port_info 11 /OUTPUT 5 "wd_o"
    .port_info 12 /OUTPUT 1 "wreg_o"
    .port_info 13 /OUTPUT 2 "me_op_o"
    .port_info 14 /OUTPUT 32 "me_addr_o"
    .port_info 15 /OUTPUT 32 "me_data_o"
    .port_info 16 /OUTPUT 2 "me_sel_o"
    .port_info 17 /OUTPUT 1 "me_extend_o"
    .port_info 18 /OUTPUT 1 "branch_taken_o"
    .port_info 19 /OUTPUT 32 "branch_addr_o"
v0x7ff15b570900_0 .net "base_i", 31 0, v0x7ff15b575180_0;  alias, 1 drivers
v0x7ff15b570990_0 .var "branch_addr_o", 31 0;
v0x7ff15b570a40_0 .var "branch_taken_o", 0 0;
v0x7ff15b570b10_0 .net "fun3_i", 2 0, v0x7ff15b575210_0;  alias, 1 drivers
v0x7ff15b570ba0_0 .net "fun7_i", 0 0, v0x7ff15b5752e0_0;  alias, 1 drivers
v0x7ff15b570c90_0 .var "me_addr_o", 31 0;
v0x7ff15b570d40_0 .var "me_data_o", 31 0;
v0x7ff15b570df0_0 .var "me_extend_o", 0 0;
v0x7ff15b570e90_0 .var "me_op_o", 1 0;
v0x7ff15b570fa0_0 .var "me_sel_o", 1 0;
v0x7ff15b571050_0 .net "offset_i", 31 0, v0x7ff15b575390_0;  alias, 1 drivers
v0x7ff15b571100_0 .net "op_i", 4 0, v0x7ff15b575460_0;  alias, 1 drivers
v0x7ff15b5711b0_0 .net "reg1_i", 31 0, v0x7ff15b575510_0;  alias, 1 drivers
v0x7ff15b571260_0 .net "reg2_i", 31 0, v0x7ff15b5755c0_0;  alias, 1 drivers
v0x7ff15b571310_0 .var "reg_im", 31 0;
v0x7ff15b5713c0_0 .var "reg_reg", 31 0;
v0x7ff15b571470_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b571600_0 .net "wd_i", 4 0, v0x7ff15b575670_0;  alias, 1 drivers
v0x7ff15b571690_0 .var "wd_o", 4 0;
v0x7ff15b571720_0 .var "wdata_o", 31 0;
v0x7ff15b5717b0_0 .net "wreg_i", 0 0, v0x7ff15b5757a0_0;  alias, 1 drivers
v0x7ff15b571840_0 .var "wreg_o", 0 0;
E_0x7ff15b56fc80/0 .event edge, v0x7ff15b570010_0, v0x7ff15b571600_0, v0x7ff15b5717b0_0, v0x7ff15b571100_0;
E_0x7ff15b56fc80/1 .event edge, v0x7ff15b571310_0, v0x7ff15b5713c0_0, v0x7ff15b5711b0_0, v0x7ff15b571260_0;
E_0x7ff15b56fc80/2 .event edge, v0x7ff15b570900_0, v0x7ff15b571050_0, v0x7ff15b570b10_0;
E_0x7ff15b56fc80 .event/or E_0x7ff15b56fc80/0, E_0x7ff15b56fc80/1, E_0x7ff15b56fc80/2;
E_0x7ff15b570820/0 .event edge, v0x7ff15b570010_0, v0x7ff15b571100_0, v0x7ff15b570b10_0, v0x7ff15b570ba0_0;
E_0x7ff15b570820/1 .event edge, v0x7ff15b5711b0_0, v0x7ff15b571260_0;
E_0x7ff15b570820 .event/or E_0x7ff15b570820/0, E_0x7ff15b570820/1;
E_0x7ff15b570880/0 .event edge, v0x7ff15b570010_0, v0x7ff15b571100_0, v0x7ff15b570b10_0, v0x7ff15b5711b0_0;
E_0x7ff15b570880/1 .event edge, v0x7ff15b571260_0, v0x7ff15b570ba0_0;
E_0x7ff15b570880 .event/or E_0x7ff15b570880/0, E_0x7ff15b570880/1;
S_0x7ff15b571a80 .scope module, "ex_mem0" "ex_mem" 5 243, 8 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 32 "ex_wdata"
    .port_info 4 /INPUT 5 "ex_wd"
    .port_info 5 /INPUT 1 "ex_wreg"
    .port_info 6 /INPUT 2 "ex_me_op"
    .port_info 7 /INPUT 32 "ex_me_addr"
    .port_info 8 /INPUT 32 "ex_me_data"
    .port_info 9 /INPUT 2 "ex_me_sel"
    .port_info 10 /INPUT 1 "ex_me_extend"
    .port_info 11 /OUTPUT 32 "mem_wdata"
    .port_info 12 /OUTPUT 5 "mem_wd"
    .port_info 13 /OUTPUT 1 "mem_wreg"
    .port_info 14 /OUTPUT 2 "mem_me_op"
    .port_info 15 /OUTPUT 32 "mem_me_addr"
    .port_info 16 /OUTPUT 32 "mem_me_data"
    .port_info 17 /OUTPUT 2 "mem_me_sel"
    .port_info 18 /OUTPUT 1 "mem_me_extend"
v0x7ff15b571e60_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b571f10_0 .net "ex_me_addr", 31 0, v0x7ff15b570c90_0;  alias, 1 drivers
v0x7ff15b571fd0_0 .net "ex_me_data", 31 0, v0x7ff15b570d40_0;  alias, 1 drivers
v0x7ff15b5720a0_0 .net "ex_me_extend", 0 0, v0x7ff15b570df0_0;  alias, 1 drivers
v0x7ff15b572150_0 .net "ex_me_op", 1 0, v0x7ff15b570e90_0;  alias, 1 drivers
v0x7ff15b572220_0 .net "ex_me_sel", 1 0, v0x7ff15b570fa0_0;  alias, 1 drivers
v0x7ff15b5722d0_0 .net "ex_wd", 4 0, v0x7ff15b571690_0;  alias, 1 drivers
v0x7ff15b572380_0 .net "ex_wdata", 31 0, v0x7ff15b571720_0;  alias, 1 drivers
v0x7ff15b572430_0 .net "ex_wreg", 0 0, v0x7ff15b571840_0;  alias, 1 drivers
v0x7ff15b572560_0 .var "mem_me_addr", 31 0;
v0x7ff15b5725f0_0 .var "mem_me_data", 31 0;
v0x7ff15b572680_0 .var "mem_me_extend", 0 0;
v0x7ff15b572710_0 .var "mem_me_op", 1 0;
v0x7ff15b5727a0_0 .var "mem_me_sel", 1 0;
v0x7ff15b572840_0 .var "mem_wd", 4 0;
v0x7ff15b5728f0_0 .var "mem_wdata", 31 0;
v0x7ff15b5729a0_0 .var "mem_wreg", 0 0;
v0x7ff15b572b40_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b572c10_0 .net "stall", 5 0, v0x7ff15b5700b0_0;  alias, 1 drivers
E_0x7ff15b571e20 .event posedge, v0x7ff15b570010_0, v0x7ff15b571e60_0;
S_0x7ff15b572df0 .scope module, "id0" "id" 5 141, 9 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /INPUT 32 "ex_wdata_i"
    .port_info 6 /INPUT 5 "ex_wd_i"
    .port_info 7 /INPUT 1 "ex_wreg_i"
    .port_info 8 /INPUT 32 "mem_wdata_i"
    .port_info 9 /INPUT 5 "mem_wd_i"
    .port_info 10 /INPUT 1 "mem_wreg_i"
    .port_info 11 /OUTPUT 1 "reg1_read_o"
    .port_info 12 /OUTPUT 1 "reg2_read_o"
    .port_info 13 /OUTPUT 5 "reg1_addr_o"
    .port_info 14 /OUTPUT 5 "reg2_addr_o"
    .port_info 15 /OUTPUT 5 "op_o"
    .port_info 16 /OUTPUT 3 "fun3_o"
    .port_info 17 /OUTPUT 1 "fun7_o"
    .port_info 18 /OUTPUT 32 "reg1_o"
    .port_info 19 /OUTPUT 32 "reg2_o"
    .port_info 20 /OUTPUT 5 "wd_o"
    .port_info 21 /OUTPUT 1 "wreg_o"
    .port_info 22 /OUTPUT 32 "base_o"
    .port_info 23 /OUTPUT 32 "offset_o"
v0x7ff15b573430_0 .var "base_o", 31 0;
v0x7ff15b5734c0_0 .net "ex_wd_i", 4 0, v0x7ff15b571690_0;  alias, 1 drivers
v0x7ff15b573590_0 .net "ex_wdata_i", 31 0, v0x7ff15b571720_0;  alias, 1 drivers
v0x7ff15b573660_0 .net "ex_wreg_i", 0 0, v0x7ff15b571840_0;  alias, 1 drivers
v0x7ff15b573730_0 .net "f3", 2 0, L_0x7ff15b594120;  1 drivers
v0x7ff15b573800_0 .net "f7", 0 0, L_0x7ff15b594330;  1 drivers
v0x7ff15b573890_0 .var "fun3_o", 2 0;
v0x7ff15b573920_0 .var "fun7_o", 0 0;
v0x7ff15b5739d0_0 .var "imm", 31 0;
v0x7ff15b573ae0_0 .net "inst_i", 31 0, v0x7ff15b576eb0_0;  alias, 1 drivers
v0x7ff15b573b90_0 .net "mem_wd_i", 4 0, v0x7ff15b578250_0;  alias, 1 drivers
v0x7ff15b573c40_0 .net "mem_wdata_i", 31 0, v0x7ff15b5784b0_0;  alias, 1 drivers
v0x7ff15b573cf0_0 .net "mem_wreg_i", 0 0, v0x7ff15b5785d0_0;  alias, 1 drivers
v0x7ff15b573d90_0 .var "offset_o", 31 0;
v0x7ff15b573e40_0 .var "op_o", 4 0;
v0x7ff15b573ef0_0 .net "opcode", 4 0, L_0x7ff15b593f60;  1 drivers
v0x7ff15b573fa0_0 .net "pc_i", 31 0, v0x7ff15b576f40_0;  alias, 1 drivers
v0x7ff15b574130_0 .net "rd", 4 0, L_0x7ff15b594000;  1 drivers
v0x7ff15b5741c0_0 .var "reg1_addr_o", 4 0;
v0x7ff15b574270_0 .net "reg1_data_i", 31 0, v0x7ff15b57c2c0_0;  alias, 1 drivers
v0x7ff15b574320_0 .var "reg1_o", 31 0;
v0x7ff15b5743d0_0 .var "reg1_read_o", 0 0;
v0x7ff15b574470_0 .var "reg2_addr_o", 4 0;
v0x7ff15b574520_0 .net "reg2_data_i", 31 0, v0x7ff15b57c370_0;  alias, 1 drivers
v0x7ff15b5745d0_0 .var "reg2_o", 31 0;
v0x7ff15b574680_0 .var "reg2_read_o", 0 0;
v0x7ff15b574720_0 .net "rs1", 4 0, L_0x7ff15b5941c0;  1 drivers
v0x7ff15b5747d0_0 .net "rs2", 4 0, L_0x7ff15b594260;  1 drivers
v0x7ff15b574880_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b574910_0 .net "valid", 0 0, L_0x7ff15b5944d0;  1 drivers
v0x7ff15b5749b0_0 .var "wd_o", 4 0;
v0x7ff15b574a60_0 .var "wreg_o", 0 0;
E_0x7ff15b5732a0/0 .event edge, v0x7ff15b570010_0, v0x7ff15b574680_0, v0x7ff15b571840_0, v0x7ff15b571690_0;
E_0x7ff15b5732a0/1 .event edge, v0x7ff15b574470_0, v0x7ff15b571720_0, v0x7ff15b573cf0_0, v0x7ff15b573b90_0;
E_0x7ff15b5732a0/2 .event edge, v0x7ff15b573c40_0, v0x7ff15b574520_0, v0x7ff15b5739d0_0;
E_0x7ff15b5732a0 .event/or E_0x7ff15b5732a0/0, E_0x7ff15b5732a0/1, E_0x7ff15b5732a0/2;
E_0x7ff15b573340/0 .event edge, v0x7ff15b570010_0, v0x7ff15b5743d0_0, v0x7ff15b571840_0, v0x7ff15b571690_0;
E_0x7ff15b573340/1 .event edge, v0x7ff15b5741c0_0, v0x7ff15b571720_0, v0x7ff15b573cf0_0, v0x7ff15b573b90_0;
E_0x7ff15b573340/2 .event edge, v0x7ff15b573c40_0, v0x7ff15b573ef0_0, v0x7ff15b573fa0_0, v0x7ff15b574270_0;
E_0x7ff15b573340/3 .event edge, v0x7ff15b5739d0_0;
E_0x7ff15b573340 .event/or E_0x7ff15b573340/0, E_0x7ff15b573340/1, E_0x7ff15b573340/2, E_0x7ff15b573340/3;
E_0x7ff15b5733e0/0 .event edge, v0x7ff15b570010_0, v0x7ff15b574910_0, v0x7ff15b573ef0_0, v0x7ff15b574720_0;
E_0x7ff15b5733e0/1 .event edge, v0x7ff15b573730_0, v0x7ff15b574130_0, v0x7ff15b573ae0_0, v0x7ff15b5747d0_0;
E_0x7ff15b5733e0/2 .event edge, v0x7ff15b573800_0, v0x7ff15b573fa0_0;
E_0x7ff15b5733e0 .event/or E_0x7ff15b5733e0/0, E_0x7ff15b5733e0/1, E_0x7ff15b5733e0/2;
L_0x7ff15b593f60 .part v0x7ff15b576eb0_0, 2, 5;
L_0x7ff15b594000 .part v0x7ff15b576eb0_0, 7, 5;
L_0x7ff15b594120 .part v0x7ff15b576eb0_0, 12, 3;
L_0x7ff15b5941c0 .part v0x7ff15b576eb0_0, 15, 5;
L_0x7ff15b594260 .part v0x7ff15b576eb0_0, 20, 5;
L_0x7ff15b594330 .part v0x7ff15b576eb0_0, 30, 1;
L_0x7ff15b5944d0 .part v0x7ff15b576eb0_0, 0, 1;
S_0x7ff15b574d40 .scope module, "id_ex0" "id_ex" 5 189, 10 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 1 "flush"
    .port_info 4 /INPUT 5 "id_op"
    .port_info 5 /INPUT 3 "id_fun3"
    .port_info 6 /INPUT 1 "id_fun7"
    .port_info 7 /INPUT 32 "id_reg1"
    .port_info 8 /INPUT 32 "id_reg2"
    .port_info 9 /INPUT 5 "id_wd"
    .port_info 10 /INPUT 1 "id_wreg"
    .port_info 11 /INPUT 32 "id_base"
    .port_info 12 /INPUT 32 "id_offset"
    .port_info 13 /OUTPUT 5 "ex_op"
    .port_info 14 /OUTPUT 3 "ex_fun3"
    .port_info 15 /OUTPUT 1 "ex_fun7"
    .port_info 16 /OUTPUT 32 "ex_reg1"
    .port_info 17 /OUTPUT 32 "ex_reg2"
    .port_info 18 /OUTPUT 5 "ex_wd"
    .port_info 19 /OUTPUT 1 "ex_wreg"
    .port_info 20 /OUTPUT 32 "ex_base"
    .port_info 21 /OUTPUT 32 "ex_offset"
v0x7ff15b5750f0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b575180_0 .var "ex_base", 31 0;
v0x7ff15b575210_0 .var "ex_fun3", 2 0;
v0x7ff15b5752e0_0 .var "ex_fun7", 0 0;
v0x7ff15b575390_0 .var "ex_offset", 31 0;
v0x7ff15b575460_0 .var "ex_op", 4 0;
v0x7ff15b575510_0 .var "ex_reg1", 31 0;
v0x7ff15b5755c0_0 .var "ex_reg2", 31 0;
v0x7ff15b575670_0 .var "ex_wd", 4 0;
v0x7ff15b5757a0_0 .var "ex_wreg", 0 0;
v0x7ff15b575830_0 .net "flush", 0 0, v0x7ff15b56fe10_0;  alias, 1 drivers
v0x7ff15b5758c0_0 .net "id_base", 31 0, v0x7ff15b573430_0;  alias, 1 drivers
v0x7ff15b575970_0 .net "id_fun3", 2 0, v0x7ff15b573890_0;  alias, 1 drivers
v0x7ff15b575a20_0 .net "id_fun7", 0 0, v0x7ff15b573920_0;  alias, 1 drivers
v0x7ff15b575ad0_0 .net "id_offset", 31 0, v0x7ff15b573d90_0;  alias, 1 drivers
v0x7ff15b575b80_0 .net "id_op", 4 0, v0x7ff15b573e40_0;  alias, 1 drivers
v0x7ff15b575c30_0 .net "id_reg1", 31 0, v0x7ff15b574320_0;  alias, 1 drivers
v0x7ff15b575de0_0 .net "id_reg2", 31 0, v0x7ff15b5745d0_0;  alias, 1 drivers
v0x7ff15b575e70_0 .net "id_wd", 4 0, v0x7ff15b5749b0_0;  alias, 1 drivers
v0x7ff15b575f00_0 .net "id_wreg", 0 0, v0x7ff15b574a60_0;  alias, 1 drivers
v0x7ff15b575f90_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b5760a0_0 .net "stall", 5 0, v0x7ff15b5700b0_0;  alias, 1 drivers
S_0x7ff15b5762d0 .scope module, "if0" "If" 5 120, 11 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 1 "done"
    .port_info 4 /OUTPUT 32 "pc_o"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 1 "stall_req"
v0x7ff15b576510_0 .net "done", 0 0, v0x7ff15b5798a0_0;  alias, 1 drivers
v0x7ff15b5765b0_0 .net "inst_i", 31 0, v0x7ff15b579950_0;  alias, 1 drivers
v0x7ff15b576660_0 .var "inst_o", 31 0;
v0x7ff15b576720_0 .net "pc_i", 31 0, v0x7ff15b57b470_0;  alias, 1 drivers
v0x7ff15b5767d0_0 .var "pc_o", 31 0;
v0x7ff15b5768c0_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b576950_0 .var "stall_req", 0 0;
E_0x7ff15b5764c0 .event edge, v0x7ff15b570010_0, v0x7ff15b576720_0, v0x7ff15b5765b0_0, v0x7ff15b576510_0;
S_0x7ff15b576a80 .scope module, "if_id0" "if_id" 5 130, 12 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 1 "flush"
    .port_info 4 /INPUT 32 "if_pc"
    .port_info 5 /INPUT 32 "if_inst"
    .port_info 6 /OUTPUT 32 "id_pc"
    .port_info 7 /OUTPUT 32 "id_inst"
v0x7ff15b576cf0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b576dd0_0 .net "flush", 0 0, v0x7ff15b56fe10_0;  alias, 1 drivers
v0x7ff15b576eb0_0 .var "id_inst", 31 0;
v0x7ff15b576f40_0 .var "id_pc", 31 0;
v0x7ff15b576ff0_0 .net "if_inst", 31 0, v0x7ff15b576660_0;  alias, 1 drivers
v0x7ff15b5770c0_0 .net "if_pc", 31 0, v0x7ff15b5767d0_0;  alias, 1 drivers
v0x7ff15b577170_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b577200_0 .net "stall", 5 0, v0x7ff15b5700b0_0;  alias, 1 drivers
S_0x7ff15b577340 .scope module, "mem0" "mem" 5 267, 13 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "wdata_i"
    .port_info 2 /INPUT 5 "wd_i"
    .port_info 3 /INPUT 1 "wreg_i"
    .port_info 4 /INPUT 2 "mem_op_i"
    .port_info 5 /INPUT 32 "mem_addr_i"
    .port_info 6 /INPUT 32 "mem_data_i"
    .port_info 7 /INPUT 2 "mem_sel_i"
    .port_info 8 /INPUT 1 "mem_extend_i"
    .port_info 9 /INPUT 1 "done"
    .port_info 10 /INPUT 32 "get_data"
    .port_info 11 /OUTPUT 32 "wdata_o"
    .port_info 12 /OUTPUT 5 "wd_o"
    .port_info 13 /OUTPUT 1 "wreg_o"
    .port_info 14 /OUTPUT 2 "mem_op_o"
    .port_info 15 /OUTPUT 32 "mem_addr_o"
    .port_info 16 /OUTPUT 32 "mem_data_o"
    .port_info 17 /OUTPUT 2 "mem_sel_o"
    .port_info 18 /OUTPUT 1 "mem_extend_o"
    .port_info 19 /OUTPUT 1 "stall_req"
v0x7ff15b577810_0 .net "done", 0 0, v0x7ff15b579b20_0;  alias, 1 drivers
v0x7ff15b5778c0_0 .net "get_data", 31 0, v0x7ff15b579c80_0;  alias, 1 drivers
v0x7ff15b577960_0 .net "mem_addr_i", 31 0, v0x7ff15b572560_0;  alias, 1 drivers
v0x7ff15b577a10_0 .var "mem_addr_o", 31 0;
v0x7ff15b577aa0_0 .net "mem_data_i", 31 0, v0x7ff15b5725f0_0;  alias, 1 drivers
v0x7ff15b577b80_0 .var "mem_data_o", 31 0;
v0x7ff15b577c20_0 .net "mem_extend_i", 0 0, v0x7ff15b572680_0;  alias, 1 drivers
v0x7ff15b577cd0_0 .var "mem_extend_o", 0 0;
v0x7ff15b577d60_0 .net "mem_op_i", 1 0, v0x7ff15b572710_0;  alias, 1 drivers
v0x7ff15b577ea0_0 .var "mem_op_o", 1 0;
v0x7ff15b577f30_0 .net "mem_sel_i", 1 0, v0x7ff15b5727a0_0;  alias, 1 drivers
v0x7ff15b577fc0_0 .var "mem_sel_o", 1 0;
v0x7ff15b578060_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b5780f0_0 .var "stall_req", 0 0;
v0x7ff15b5781a0_0 .net "wd_i", 4 0, v0x7ff15b572840_0;  alias, 1 drivers
v0x7ff15b578250_0 .var "wd_o", 4 0;
v0x7ff15b578300_0 .net "wdata_i", 31 0, v0x7ff15b5728f0_0;  alias, 1 drivers
v0x7ff15b5784b0_0 .var "wdata_o", 31 0;
v0x7ff15b578540_0 .net "wreg_i", 0 0, v0x7ff15b5729a0_0;  alias, 1 drivers
v0x7ff15b5785d0_0 .var "wreg_o", 0 0;
E_0x7ff15b577770/0 .event edge, v0x7ff15b570010_0, v0x7ff15b5729a0_0, v0x7ff15b572840_0, v0x7ff15b572710_0;
E_0x7ff15b577770/1 .event edge, v0x7ff15b572560_0, v0x7ff15b5725f0_0, v0x7ff15b5727a0_0, v0x7ff15b572680_0;
E_0x7ff15b577770/2 .event edge, v0x7ff15b5728f0_0, v0x7ff15b5778c0_0, v0x7ff15b577810_0;
E_0x7ff15b577770 .event/or E_0x7ff15b577770/0, E_0x7ff15b577770/1, E_0x7ff15b577770/2;
S_0x7ff15b5787f0 .scope module, "mem_ctrl0" "mem_ctrl" 5 321, 14 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 2 "mem_op_i"
    .port_info 3 /INPUT 32 "mem_addr_i"
    .port_info 4 /INPUT 32 "mem_data_i"
    .port_info 5 /INPUT 2 "mem_sel_i"
    .port_info 6 /INPUT 1 "mem_extend_i"
    .port_info 7 /INPUT 32 "pc_i"
    .port_info 8 /INPUT 1 "restart"
    .port_info 9 /INPUT 8 "get_data_i"
    .port_info 10 /OUTPUT 1 "if_done"
    .port_info 11 /OUTPUT 32 "inst_o"
    .port_info 12 /OUTPUT 32 "mem_get_data_o"
    .port_info 13 /OUTPUT 1 "mem_done"
    .port_info 14 /OUTPUT 1 "rw_o"
    .port_info 15 /OUTPUT 32 "addr_o"
    .port_info 16 /OUTPUT 8 "data_o"
P_0x7ff15b578a20 .param/l "STATE_IDLE" 1 14 49, +C4<00000000000000000000000000000000>;
P_0x7ff15b578a60 .param/l "STATE_READ_1" 1 14 50, +C4<00000000000000000000000000000001>;
P_0x7ff15b578aa0 .param/l "STATE_READ_2" 1 14 51, +C4<00000000000000000000000000000010>;
P_0x7ff15b578ae0 .param/l "STATE_READ_3" 1 14 52, +C4<00000000000000000000000000000011>;
P_0x7ff15b578b20 .param/l "STATE_READ_4" 1 14 53, +C4<00000000000000000000000000000100>;
P_0x7ff15b578b60 .param/l "STATE_WRITE_1" 1 14 54, +C4<00000000000000000000000000000101>;
P_0x7ff15b578ba0 .param/l "STATE_WRITE_2" 1 14 55, +C4<00000000000000000000000000000110>;
P_0x7ff15b578be0 .param/l "STATE_WRITE_3" 1 14 56, +C4<00000000000000000000000000000111>;
v0x7ff15b579130_0 .var "addr_o", 31 0;
v0x7ff15b5791f0_0 .var "base", 31 0;
v0x7ff15b5792a0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b579350_0 .var "data_0", 7 0;
v0x7ff15b5793f0_0 .var "data_1", 7 0;
v0x7ff15b5794e0_0 .var "data_2", 7 0;
v0x7ff15b579590_0 .var "data_3", 7 0;
v0x7ff15b579640_0 .var "data_o", 7 0;
v0x7ff15b5796f0_0 .var "doing", 0 0;
v0x7ff15b579800_0 .net "get_data_i", 7 0, L_0x7ff15b595de0;  alias, 1 drivers
v0x7ff15b5798a0_0 .var "if_done", 0 0;
v0x7ff15b579950_0 .var "inst_o", 31 0;
v0x7ff15b5799e0_0 .net "mem_addr_i", 31 0, v0x7ff15b577a10_0;  alias, 1 drivers
v0x7ff15b579a70_0 .net "mem_data_i", 31 0, v0x7ff15b577b80_0;  alias, 1 drivers
v0x7ff15b579b20_0 .var "mem_done", 0 0;
v0x7ff15b579bd0_0 .net "mem_extend_i", 0 0, v0x7ff15b577cd0_0;  alias, 1 drivers
v0x7ff15b579c80_0 .var "mem_get_data_o", 31 0;
v0x7ff15b579e30_0 .net "mem_op_i", 1 0, v0x7ff15b577ea0_0;  alias, 1 drivers
v0x7ff15b579ec0_0 .net "mem_sel_i", 1 0, v0x7ff15b577fc0_0;  alias, 1 drivers
v0x7ff15b579f50_0 .var "nxt_state", 2 0;
v0x7ff15b579fe0_0 .net "pc_i", 31 0, v0x7ff15b57b470_0;  alias, 1 drivers
v0x7ff15b57a070_0 .net "restart", 0 0, v0x7ff15b57b580_0;  alias, 1 drivers
v0x7ff15b57a100_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b57a290_0 .var "rw_o", 0 0;
v0x7ff15b57a320_0 .var "state", 2 0;
E_0x7ff15b5790f0/0 .event edge, v0x7ff15b57a320_0, v0x7ff15b577ea0_0, v0x7ff15b577fc0_0, v0x7ff15b577a10_0;
E_0x7ff15b5790f0/1 .event edge, v0x7ff15b577b80_0, v0x7ff15b576720_0, v0x7ff15b57a070_0, v0x7ff15b5796f0_0;
E_0x7ff15b5790f0/2 .event edge, v0x7ff15b5791f0_0, v0x7ff15b579800_0, v0x7ff15b579590_0, v0x7ff15b5794e0_0;
E_0x7ff15b5790f0/3 .event edge, v0x7ff15b5793f0_0, v0x7ff15b579350_0, v0x7ff15b577cd0_0;
E_0x7ff15b5790f0 .event/or E_0x7ff15b5790f0/0, E_0x7ff15b5790f0/1, E_0x7ff15b5790f0/2, E_0x7ff15b5790f0/3;
S_0x7ff15b57a560 .scope module, "mem_wb0" "mem_wb" 5 295, 15 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 32 "mem_wdata"
    .port_info 4 /INPUT 5 "mem_wd"
    .port_info 5 /INPUT 1 "mem_wreg"
    .port_info 6 /OUTPUT 32 "wb_wdata"
    .port_info 7 /OUTPUT 5 "wb_wd"
    .port_info 8 /OUTPUT 1 "wb_wreg"
v0x7ff15b578ec0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b57a870_0 .net "mem_wd", 4 0, v0x7ff15b578250_0;  alias, 1 drivers
v0x7ff15b57a900_0 .net "mem_wdata", 31 0, v0x7ff15b5784b0_0;  alias, 1 drivers
v0x7ff15b57a9d0_0 .net "mem_wreg", 0 0, v0x7ff15b5785d0_0;  alias, 1 drivers
v0x7ff15b57aaa0_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b57ab70_0 .net "stall", 5 0, v0x7ff15b5700b0_0;  alias, 1 drivers
v0x7ff15b57ac80_0 .var "wb_wd", 4 0;
v0x7ff15b57ad10_0 .var "wb_wdata", 31 0;
v0x7ff15b57ada0_0 .var "wb_wreg", 0 0;
S_0x7ff15b57af40 .scope module, "pc_reg0" "pc_reg" 5 107, 16 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 32 "branch_addr_i"
    .port_info 4 /INPUT 1 "branch_taken_i"
    .port_info 5 /OUTPUT 32 "pc"
    .port_info 6 /OUTPUT 1 "ce"
    .port_info 7 /OUTPUT 1 "restart"
v0x7ff15b57b1b0_0 .net "branch_addr_i", 31 0, v0x7ff15b570990_0;  alias, 1 drivers
v0x7ff15b57b280_0 .net "branch_taken_i", 0 0, v0x7ff15b570a40_0;  alias, 1 drivers
v0x7ff15b57b350_0 .var "ce", 0 0;
v0x7ff15b57b3e0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b57b470_0 .var "pc", 31 0;
v0x7ff15b57b580_0 .var "restart", 0 0;
v0x7ff15b57b610_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b57b6a0_0 .net "stall", 5 0, v0x7ff15b5700b0_0;  alias, 1 drivers
E_0x7ff15b57b160 .event posedge, v0x7ff15b571e60_0;
S_0x7ff15b57b7d0 .scope module, "regfile1" "regfile" 5 173, 17 3 0, S_0x7ff15b56f800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "rd_addr_0"
    .port_info 3 /INPUT 5 "rd_addr_1"
    .port_info 4 /INPUT 1 "re_0"
    .port_info 5 /INPUT 1 "re_1"
    .port_info 6 /OUTPUT 32 "rd_data_0"
    .port_info 7 /OUTPUT 32 "rd_data_1"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /INPUT 5 "wr_addr"
    .port_info 10 /INPUT 32 "wr_data"
v0x7ff15b57bc70_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b57bd10 .array "gpr", 31 0, 31 0;
v0x7ff15b57c070_0 .var/i "i", 31 0;
v0x7ff15b57c130_0 .net "rd_addr_0", 4 0, v0x7ff15b5741c0_0;  alias, 1 drivers
v0x7ff15b57c1f0_0 .net "rd_addr_1", 4 0, v0x7ff15b574470_0;  alias, 1 drivers
v0x7ff15b57c2c0_0 .var "rd_data_0", 31 0;
v0x7ff15b57c370_0 .var "rd_data_1", 31 0;
v0x7ff15b57c420_0 .net "re_0", 0 0, v0x7ff15b5743d0_0;  alias, 1 drivers
v0x7ff15b57c4d0_0 .net "re_1", 0 0, v0x7ff15b574680_0;  alias, 1 drivers
v0x7ff15b57c600_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b57c690_0 .net "we", 0 0, v0x7ff15b57ada0_0;  alias, 1 drivers
v0x7ff15b57c720_0 .net "wr_addr", 4 0, v0x7ff15b57ac80_0;  alias, 1 drivers
v0x7ff15b57c7b0_0 .net "wr_data", 31 0, v0x7ff15b57ad10_0;  alias, 1 drivers
E_0x7ff15b57baf0/0 .event edge, v0x7ff15b570010_0, v0x7ff15b5743d0_0, v0x7ff15b57ada0_0, v0x7ff15b57ac80_0;
v0x7ff15b57bd10_0 .array/port v0x7ff15b57bd10, 0;
v0x7ff15b57bd10_1 .array/port v0x7ff15b57bd10, 1;
E_0x7ff15b57baf0/1 .event edge, v0x7ff15b5741c0_0, v0x7ff15b57ad10_0, v0x7ff15b57bd10_0, v0x7ff15b57bd10_1;
v0x7ff15b57bd10_2 .array/port v0x7ff15b57bd10, 2;
v0x7ff15b57bd10_3 .array/port v0x7ff15b57bd10, 3;
v0x7ff15b57bd10_4 .array/port v0x7ff15b57bd10, 4;
v0x7ff15b57bd10_5 .array/port v0x7ff15b57bd10, 5;
E_0x7ff15b57baf0/2 .event edge, v0x7ff15b57bd10_2, v0x7ff15b57bd10_3, v0x7ff15b57bd10_4, v0x7ff15b57bd10_5;
v0x7ff15b57bd10_6 .array/port v0x7ff15b57bd10, 6;
v0x7ff15b57bd10_7 .array/port v0x7ff15b57bd10, 7;
v0x7ff15b57bd10_8 .array/port v0x7ff15b57bd10, 8;
v0x7ff15b57bd10_9 .array/port v0x7ff15b57bd10, 9;
E_0x7ff15b57baf0/3 .event edge, v0x7ff15b57bd10_6, v0x7ff15b57bd10_7, v0x7ff15b57bd10_8, v0x7ff15b57bd10_9;
v0x7ff15b57bd10_10 .array/port v0x7ff15b57bd10, 10;
v0x7ff15b57bd10_11 .array/port v0x7ff15b57bd10, 11;
v0x7ff15b57bd10_12 .array/port v0x7ff15b57bd10, 12;
v0x7ff15b57bd10_13 .array/port v0x7ff15b57bd10, 13;
E_0x7ff15b57baf0/4 .event edge, v0x7ff15b57bd10_10, v0x7ff15b57bd10_11, v0x7ff15b57bd10_12, v0x7ff15b57bd10_13;
v0x7ff15b57bd10_14 .array/port v0x7ff15b57bd10, 14;
v0x7ff15b57bd10_15 .array/port v0x7ff15b57bd10, 15;
v0x7ff15b57bd10_16 .array/port v0x7ff15b57bd10, 16;
v0x7ff15b57bd10_17 .array/port v0x7ff15b57bd10, 17;
E_0x7ff15b57baf0/5 .event edge, v0x7ff15b57bd10_14, v0x7ff15b57bd10_15, v0x7ff15b57bd10_16, v0x7ff15b57bd10_17;
v0x7ff15b57bd10_18 .array/port v0x7ff15b57bd10, 18;
v0x7ff15b57bd10_19 .array/port v0x7ff15b57bd10, 19;
v0x7ff15b57bd10_20 .array/port v0x7ff15b57bd10, 20;
v0x7ff15b57bd10_21 .array/port v0x7ff15b57bd10, 21;
E_0x7ff15b57baf0/6 .event edge, v0x7ff15b57bd10_18, v0x7ff15b57bd10_19, v0x7ff15b57bd10_20, v0x7ff15b57bd10_21;
v0x7ff15b57bd10_22 .array/port v0x7ff15b57bd10, 22;
v0x7ff15b57bd10_23 .array/port v0x7ff15b57bd10, 23;
v0x7ff15b57bd10_24 .array/port v0x7ff15b57bd10, 24;
v0x7ff15b57bd10_25 .array/port v0x7ff15b57bd10, 25;
E_0x7ff15b57baf0/7 .event edge, v0x7ff15b57bd10_22, v0x7ff15b57bd10_23, v0x7ff15b57bd10_24, v0x7ff15b57bd10_25;
v0x7ff15b57bd10_26 .array/port v0x7ff15b57bd10, 26;
v0x7ff15b57bd10_27 .array/port v0x7ff15b57bd10, 27;
v0x7ff15b57bd10_28 .array/port v0x7ff15b57bd10, 28;
v0x7ff15b57bd10_29 .array/port v0x7ff15b57bd10, 29;
E_0x7ff15b57baf0/8 .event edge, v0x7ff15b57bd10_26, v0x7ff15b57bd10_27, v0x7ff15b57bd10_28, v0x7ff15b57bd10_29;
v0x7ff15b57bd10_30 .array/port v0x7ff15b57bd10, 30;
v0x7ff15b57bd10_31 .array/port v0x7ff15b57bd10, 31;
E_0x7ff15b57baf0/9 .event edge, v0x7ff15b57bd10_30, v0x7ff15b57bd10_31, v0x7ff15b574680_0, v0x7ff15b574470_0;
E_0x7ff15b57baf0 .event/or E_0x7ff15b57baf0/0, E_0x7ff15b57baf0/1, E_0x7ff15b57baf0/2, E_0x7ff15b57baf0/3, E_0x7ff15b57baf0/4, E_0x7ff15b57baf0/5, E_0x7ff15b57baf0/6, E_0x7ff15b57baf0/7, E_0x7ff15b57baf0/8, E_0x7ff15b57baf0/9;
S_0x7ff15b580190 .scope module, "hci0" "hci" 4 110, 18 32 0, S_0x7ff15b56f300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /INPUT 32 "cpu_dbgreg_din"
P_0x7ff15c01a600 .param/l "BAUD_RATE" 0 18 36, +C4<00000000000000011100001000000000>;
P_0x7ff15c01a640 .param/l "DBG_UART_PARITY_ERR" 1 18 71, +C4<00000000000000000000000000000000>;
P_0x7ff15c01a680 .param/l "DBG_UNKNOWN_OPCODE" 1 18 72, +C4<00000000000000000000000000000001>;
P_0x7ff15c01a6c0 .param/l "IO_IN_BUF_WIDTH" 1 18 108, +C4<00000000000000000000000000001010>;
P_0x7ff15c01a700 .param/l "OP_CPU_REG_RD" 1 18 59, C4<00000001>;
P_0x7ff15c01a740 .param/l "OP_CPU_REG_WR" 1 18 60, C4<00000010>;
P_0x7ff15c01a780 .param/l "OP_DBG_BRK" 1 18 61, C4<00000011>;
P_0x7ff15c01a7c0 .param/l "OP_DBG_RUN" 1 18 62, C4<00000100>;
P_0x7ff15c01a800 .param/l "OP_DISABLE" 1 18 68, C4<00001011>;
P_0x7ff15c01a840 .param/l "OP_ECHO" 1 18 58, C4<00000000>;
P_0x7ff15c01a880 .param/l "OP_IO_IN" 1 18 63, C4<00000101>;
P_0x7ff15c01a8c0 .param/l "OP_MEM_RD" 1 18 66, C4<00001001>;
P_0x7ff15c01a900 .param/l "OP_MEM_WR" 1 18 67, C4<00001010>;
P_0x7ff15c01a940 .param/l "OP_QUERY_DBG_BRK" 1 18 64, C4<00000111>;
P_0x7ff15c01a980 .param/l "OP_QUERY_ERR_CODE" 1 18 65, C4<00001000>;
P_0x7ff15c01a9c0 .param/l "RAM_ADDR_WIDTH" 0 18 35, +C4<00000000000000000000000000010001>;
P_0x7ff15c01aa00 .param/l "SYS_CLK_FREQ" 0 18 34, +C4<00000101111101011110000100000000>;
P_0x7ff15c01aa40 .param/l "S_CPU_REG_RD_STG0" 1 18 81, C4<00110>;
P_0x7ff15c01aa80 .param/l "S_CPU_REG_RD_STG1" 1 18 82, C4<00111>;
P_0x7ff15c01aac0 .param/l "S_DECODE" 1 18 76, C4<00001>;
P_0x7ff15c01ab00 .param/l "S_DISABLE" 1 18 88, C4<10000>;
P_0x7ff15c01ab40 .param/l "S_DISABLED" 1 18 75, C4<00000>;
P_0x7ff15c01ab80 .param/l "S_ECHO_STG_0" 1 18 77, C4<00010>;
P_0x7ff15c01abc0 .param/l "S_ECHO_STG_1" 1 18 78, C4<00011>;
P_0x7ff15c01ac00 .param/l "S_IO_IN_STG_0" 1 18 79, C4<00100>;
P_0x7ff15c01ac40 .param/l "S_IO_IN_STG_1" 1 18 80, C4<00101>;
P_0x7ff15c01ac80 .param/l "S_MEM_RD_STG_0" 1 18 84, C4<01001>;
P_0x7ff15c01acc0 .param/l "S_MEM_RD_STG_1" 1 18 85, C4<01010>;
P_0x7ff15c01ad00 .param/l "S_MEM_WR_STG_0" 1 18 86, C4<01011>;
P_0x7ff15c01ad40 .param/l "S_MEM_WR_STG_1" 1 18 87, C4<01100>;
P_0x7ff15c01ad80 .param/l "S_QUERY_ERR_CODE" 1 18 83, C4<01000>;
L_0x7ff15b615c30 .functor BUFZ 8, L_0x7ff15b613870, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x102fea3b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58cd40_0 .net/2u *"_s12", 31 0, L_0x102fea3b0;  1 drivers
v0x7ff15b58ce00_0 .net *"_s14", 31 0, L_0x7ff15b610ec0;  1 drivers
L_0x102fea908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58cea0_0 .net/2u *"_s18", 4 0, L_0x102fea908;  1 drivers
v0x7ff15b58cf30_0 .net "active", 0 0, L_0x7ff15b611580;  alias, 1 drivers
v0x7ff15b58cfc0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b58d090_0 .net "cpu_dbgreg_din", 31 0, o0x102fbe7e8;  alias, 0 drivers
v0x7ff15b58d130 .array "cpu_dbgreg_seg", 0 3;
v0x7ff15b58d130_0 .net v0x7ff15b58d130 0, 7 0, L_0x7ff15b610e20; 1 drivers
v0x7ff15b58d130_1 .net v0x7ff15b58d130 1, 7 0, L_0x7ff15b610d00; 1 drivers
v0x7ff15b58d130_2 .net v0x7ff15b58d130 2, 7 0, L_0x7ff15b610c60; 1 drivers
v0x7ff15b58d130_3 .net v0x7ff15b58d130 3, 7 0, L_0x7ff15b610b80; 1 drivers
v0x7ff15b58d210_0 .var "d_addr", 16 0;
v0x7ff15b58d2c0_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7ff15b611020;  1 drivers
v0x7ff15b58d3f0_0 .var "d_decode_cnt", 2 0;
v0x7ff15b58d4a0_0 .var "d_err_code", 1 0;
v0x7ff15b58d550_0 .var "d_execute_cnt", 16 0;
v0x7ff15b58d600_0 .var "d_io_in_wr_data", 7 0;
v0x7ff15b58d6b0_0 .var "d_io_in_wr_en", 0 0;
v0x7ff15b58d750_0 .var "d_state", 4 0;
v0x7ff15b58d800_0 .var "d_tx_data", 7 0;
v0x7ff15b58d8b0_0 .var "d_wr_en", 0 0;
v0x7ff15b58da40_0 .net "io_din", 7 0, L_0x7ff15b616390;  alias, 1 drivers
v0x7ff15b58dad0_0 .var "io_dout", 7 0;
v0x7ff15b58db70_0 .net "io_en", 0 0, L_0x7ff15b616100;  alias, 1 drivers
v0x7ff15b58dc10_0 .net "io_in_empty", 0 0, L_0x7ff15b610a70;  1 drivers
v0x7ff15b58dcc0_0 .net "io_in_full", 0 0, L_0x7ff15b610a00;  1 drivers
v0x7ff15b58dd50_0 .net "io_in_rd_data", 7 0, L_0x7ff15b6104c0;  1 drivers
v0x7ff15b58dde0_0 .var "io_in_rd_en", 0 0;
v0x7ff15b58de70_0 .net "io_sel", 2 0, L_0x7ff15b615d60;  alias, 1 drivers
v0x7ff15b58df00_0 .net "io_wr", 0 0, L_0x7ff15b6162a0;  alias, 1 drivers
v0x7ff15b58df90_0 .net "parity_err", 0 0, L_0x7ff15b611180;  1 drivers
v0x7ff15b58e020_0 .var "q_addr", 16 0;
v0x7ff15b58e0c0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7ff15b58e170_0 .var "q_decode_cnt", 2 0;
v0x7ff15b58e220_0 .var "q_err_code", 1 0;
v0x7ff15b58e2d0_0 .var "q_execute_cnt", 16 0;
v0x7ff15b58e380_0 .var "q_io_en", 0 0;
v0x7ff15b58d950_0 .var "q_io_in_wr_data", 7 0;
v0x7ff15b58e610_0 .var "q_io_in_wr_en", 0 0;
v0x7ff15b58e6a0_0 .var "q_state", 4 0;
v0x7ff15b58e730_0 .var "q_tx_data", 7 0;
v0x7ff15b58e800_0 .var "q_wr_en", 0 0;
v0x7ff15b58e8d0_0 .net "ram_a", 16 0, v0x7ff15b58e020_0;  alias, 1 drivers
v0x7ff15b58e960_0 .net "ram_din", 7 0, L_0x7ff15b5948f0;  alias, 1 drivers
v0x7ff15b58ea10_0 .net "ram_dout", 7 0, L_0x7ff15b615c30;  alias, 1 drivers
v0x7ff15b58eac0_0 .var "ram_wr", 0 0;
v0x7ff15b58eb60_0 .net "rd_data", 7 0, L_0x7ff15b613870;  1 drivers
v0x7ff15b58ec40_0 .var "rd_en", 0 0;
v0x7ff15b58ed10_0 .net "rst", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b58eda0_0 .net "rx", 0 0, o0x102fbccb8;  alias, 0 drivers
v0x7ff15b58ee70_0 .net "rx_empty", 0 0, L_0x7ff15b613d70;  1 drivers
v0x7ff15b58ef40_0 .net "tx", 0 0, L_0x7ff15b611ee0;  alias, 1 drivers
v0x7ff15b58f010_0 .net "tx_full", 0 0, L_0x7ff15b615880;  1 drivers
E_0x7ff15b57d730/0 .event edge, v0x7ff15b58e6a0_0, v0x7ff15b58e170_0, v0x7ff15b58e2d0_0, v0x7ff15b58e020_0;
E_0x7ff15b57d730/1 .event edge, v0x7ff15b58e220_0, v0x7ff15b58c070_0, v0x7ff15b58e380_0, v0x7ff15b58db70_0;
E_0x7ff15b57d730/2 .event edge, v0x7ff15b58df00_0, v0x7ff15b58de70_0, v0x7ff15b58b510_0, v0x7ff15b58da40_0;
E_0x7ff15b57d730/3 .event edge, v0x7ff15b582650_0, v0x7ff15b5878c0_0, v0x7ff15b5826f0_0, v0x7ff15b587e50_0;
E_0x7ff15b57d730/4 .event edge, v0x7ff15b58d550_0, v0x7ff15b58d130_0, v0x7ff15b58d130_1, v0x7ff15b58d130_2;
E_0x7ff15b57d730/5 .event edge, v0x7ff15b58d130_3, v0x7ff15b58e960_0;
E_0x7ff15b57d730 .event/or E_0x7ff15b57d730/0, E_0x7ff15b57d730/1, E_0x7ff15b57d730/2, E_0x7ff15b57d730/3, E_0x7ff15b57d730/4, E_0x7ff15b57d730/5;
E_0x7ff15b57b9b0/0 .event edge, v0x7ff15b58db70_0, v0x7ff15b58df00_0, v0x7ff15b58de70_0, v0x7ff15b582be0_0;
E_0x7ff15b57b9b0/1 .event edge, v0x7ff15b58e0c0_0;
E_0x7ff15b57b9b0 .event/or E_0x7ff15b57b9b0/0, E_0x7ff15b57b9b0/1;
L_0x7ff15b610b80 .part o0x102fbe7e8, 24, 8;
L_0x7ff15b610c60 .part o0x102fbe7e8, 16, 8;
L_0x7ff15b610d00 .part o0x102fbe7e8, 8, 8;
L_0x7ff15b610e20 .part o0x102fbe7e8, 0, 8;
L_0x7ff15b610ec0 .arith/sum 32, v0x7ff15b58e0c0_0, L_0x102fea3b0;
L_0x7ff15b611020 .functor MUXZ 32, L_0x7ff15b610ec0, v0x7ff15b58e0c0_0, L_0x7ff15b611580, C4<>;
L_0x7ff15b611580 .cmp/ne 5, v0x7ff15b58e6a0_0, L_0x102fea908;
S_0x7ff15b580d90 .scope module, "io_in_fifo" "fifo" 18 119, 19 27 0, S_0x7ff15b580190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7ff15b580f40 .param/l "ADDR_BITS" 0 19 30, +C4<00000000000000000000000000001010>;
P_0x7ff15b580f80 .param/l "DATA_BITS" 0 19 29, +C4<00000000000000000000000000001000>;
L_0x7ff15b594610 .functor AND 1, v0x7ff15b58dde0_0, L_0x7ff15b594570, C4<1>, C4<1>;
L_0x7ff15b5947c0 .functor AND 1, v0x7ff15b58e610_0, L_0x7ff15b594720, C4<1>, C4<1>;
L_0x7ff15b595240 .functor AND 1, v0x7ff15b582830_0, L_0x7ff15b595120, C4<1>, C4<1>;
L_0x7ff15b595530 .functor AND 1, L_0x7ff15b595490, L_0x7ff15b594610, C4<1>, C4<1>;
L_0x7ff15b5955e0 .functor OR 1, L_0x7ff15b595240, L_0x7ff15b595530, C4<0>, C4<0>;
L_0x7ff15b5958b0 .functor AND 1, v0x7ff15b581d20_0, L_0x7ff15b595720, C4<1>, C4<1>;
L_0x7ff15b610540 .functor AND 1, L_0x7ff15b610420, L_0x7ff15b5947c0, C4<1>, C4<1>;
L_0x7ff15b6105f0 .functor OR 1, L_0x7ff15b5958b0, L_0x7ff15b610540, C4<0>, C4<0>;
L_0x7ff15b6104c0 .functor BUFZ 8, L_0x7ff15b6106e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff15b610a00 .functor BUFZ 1, v0x7ff15b581d20_0, C4<0>, C4<0>, C4<0>;
L_0x7ff15b610a70 .functor BUFZ 1, v0x7ff15b582830_0, C4<0>, C4<0>, C4<0>;
v0x7ff15b5811c0_0 .net *"_s1", 0 0, L_0x7ff15b594570;  1 drivers
v0x7ff15b581270_0 .net *"_s10", 9 0, L_0x7ff15b594970;  1 drivers
v0x7ff15b581310_0 .net *"_s14", 7 0, L_0x7ff15b594bd0;  1 drivers
v0x7ff15b5813a0_0 .net *"_s16", 11 0, L_0x7ff15b594c70;  1 drivers
L_0x102fea290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b581430_0 .net *"_s19", 1 0, L_0x102fea290;  1 drivers
L_0x102fea2d8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b581500_0 .net/2u *"_s22", 9 0, L_0x102fea2d8;  1 drivers
v0x7ff15b5815b0_0 .net *"_s24", 9 0, L_0x7ff15b594eb0;  1 drivers
v0x7ff15b581660_0 .net *"_s31", 0 0, L_0x7ff15b595120;  1 drivers
v0x7ff15b581700_0 .net *"_s32", 0 0, L_0x7ff15b595240;  1 drivers
v0x7ff15b581810_0 .net *"_s34", 9 0, L_0x7ff15b595310;  1 drivers
v0x7ff15b5818b0_0 .net *"_s36", 0 0, L_0x7ff15b595490;  1 drivers
v0x7ff15b581950_0 .net *"_s38", 0 0, L_0x7ff15b595530;  1 drivers
v0x7ff15b5819f0_0 .net *"_s43", 0 0, L_0x7ff15b595720;  1 drivers
v0x7ff15b581a90_0 .net *"_s44", 0 0, L_0x7ff15b5958b0;  1 drivers
v0x7ff15b581b30_0 .net *"_s46", 9 0, L_0x7ff15b6102a0;  1 drivers
v0x7ff15b581be0_0 .net *"_s48", 0 0, L_0x7ff15b610420;  1 drivers
v0x7ff15b581c80_0 .net *"_s5", 0 0, L_0x7ff15b594720;  1 drivers
v0x7ff15b581e10_0 .net *"_s50", 0 0, L_0x7ff15b610540;  1 drivers
v0x7ff15b581ea0_0 .net *"_s54", 7 0, L_0x7ff15b6106e0;  1 drivers
v0x7ff15b581f30_0 .net *"_s56", 11 0, L_0x7ff15b610780;  1 drivers
L_0x102fea368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b581fe0_0 .net *"_s59", 1 0, L_0x102fea368;  1 drivers
L_0x102fea248 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b582090_0 .net/2u *"_s8", 9 0, L_0x102fea248;  1 drivers
L_0x102fea320 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b582140_0 .net "addr_bits_wide_1", 9 0, L_0x102fea320;  1 drivers
v0x7ff15b5821f0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b582380_0 .net "d_data", 7 0, L_0x7ff15b594d90;  1 drivers
v0x7ff15b582410_0 .net "d_empty", 0 0, L_0x7ff15b5955e0;  1 drivers
v0x7ff15b5824a0_0 .net "d_full", 0 0, L_0x7ff15b6105f0;  1 drivers
v0x7ff15b582530_0 .net "d_rd_ptr", 9 0, L_0x7ff15b594fb0;  1 drivers
v0x7ff15b5825c0_0 .net "d_wr_ptr", 9 0, L_0x7ff15b594a70;  1 drivers
v0x7ff15b582650_0 .net "empty", 0 0, L_0x7ff15b610a70;  alias, 1 drivers
v0x7ff15b5826f0_0 .net "full", 0 0, L_0x7ff15b610a00;  alias, 1 drivers
v0x7ff15b582790 .array "q_data_array", 0 1023, 7 0;
v0x7ff15b582830_0 .var "q_empty", 0 0;
v0x7ff15b581d20_0 .var "q_full", 0 0;
v0x7ff15b582ac0_0 .var "q_rd_ptr", 9 0;
v0x7ff15b582b50_0 .var "q_wr_ptr", 9 0;
v0x7ff15b582be0_0 .net "rd_data", 7 0, L_0x7ff15b6104c0;  alias, 1 drivers
v0x7ff15b582c80_0 .net "rd_en", 0 0, v0x7ff15b58dde0_0;  1 drivers
v0x7ff15b582d20_0 .net "rd_en_prot", 0 0, L_0x7ff15b594610;  1 drivers
v0x7ff15b582dc0_0 .net "reset", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b582e50_0 .net "wr_data", 7 0, v0x7ff15b58d950_0;  1 drivers
v0x7ff15b582f00_0 .net "wr_en", 0 0, v0x7ff15b58e610_0;  1 drivers
v0x7ff15b582fa0_0 .net "wr_en_prot", 0 0, L_0x7ff15b5947c0;  1 drivers
L_0x7ff15b594570 .reduce/nor v0x7ff15b582830_0;
L_0x7ff15b594720 .reduce/nor v0x7ff15b581d20_0;
L_0x7ff15b594970 .arith/sum 10, v0x7ff15b582b50_0, L_0x102fea248;
L_0x7ff15b594a70 .functor MUXZ 10, v0x7ff15b582b50_0, L_0x7ff15b594970, L_0x7ff15b5947c0, C4<>;
L_0x7ff15b594bd0 .array/port v0x7ff15b582790, L_0x7ff15b594c70;
L_0x7ff15b594c70 .concat [ 10 2 0 0], v0x7ff15b582b50_0, L_0x102fea290;
L_0x7ff15b594d90 .functor MUXZ 8, L_0x7ff15b594bd0, v0x7ff15b58d950_0, L_0x7ff15b5947c0, C4<>;
L_0x7ff15b594eb0 .arith/sum 10, v0x7ff15b582ac0_0, L_0x102fea2d8;
L_0x7ff15b594fb0 .functor MUXZ 10, v0x7ff15b582ac0_0, L_0x7ff15b594eb0, L_0x7ff15b594610, C4<>;
L_0x7ff15b595120 .reduce/nor L_0x7ff15b5947c0;
L_0x7ff15b595310 .arith/sub 10, v0x7ff15b582b50_0, v0x7ff15b582ac0_0;
L_0x7ff15b595490 .cmp/eq 10, L_0x7ff15b595310, L_0x102fea320;
L_0x7ff15b595720 .reduce/nor L_0x7ff15b594610;
L_0x7ff15b6102a0 .arith/sub 10, v0x7ff15b582ac0_0, v0x7ff15b582b50_0;
L_0x7ff15b610420 .cmp/eq 10, L_0x7ff15b6102a0, L_0x102fea320;
L_0x7ff15b6106e0 .array/port v0x7ff15b582790, L_0x7ff15b610780;
L_0x7ff15b610780 .concat [ 10 2 0 0], v0x7ff15b582ac0_0, L_0x102fea368;
S_0x7ff15b583100 .scope module, "uart_blk" "uart" 18 182, 20 31 0, S_0x7ff15b580190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x7ff15b583260 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 20 53, +C4<00000000000000000000000000010000>;
P_0x7ff15b5832a0 .param/l "BAUD_RATE" 0 20 34, +C4<00000000000000011100001000000000>;
P_0x7ff15b5832e0 .param/l "DATA_BITS" 0 20 35, +C4<00000000000000000000000000001000>;
P_0x7ff15b583320 .param/l "PARITY_MODE" 0 20 37, +C4<00000000000000000000000000000001>;
P_0x7ff15b583360 .param/l "STOP_BITS" 0 20 36, +C4<00000000000000000000000000000001>;
P_0x7ff15b5833a0 .param/l "SYS_CLK_FREQ" 0 20 33, +C4<00000101111101011110000100000000>;
L_0x7ff15b611180 .functor BUFZ 1, v0x7ff15b58c100_0, C4<0>, C4<0>, C4<0>;
L_0x7ff15b6111f0 .functor OR 1, v0x7ff15b58c100_0, v0x7ff15b585b10_0, C4<0>, C4<0>;
L_0x7ff15b612070 .functor NOT 1, L_0x7ff15b6158f0, C4<0>, C4<0>, C4<0>;
v0x7ff15b58bea0_0 .net "baud_clk_tick", 0 0, L_0x7ff15b611b70;  1 drivers
v0x7ff15b58bf40_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b58bfe0_0 .net "d_rx_parity_err", 0 0, L_0x7ff15b6111f0;  1 drivers
v0x7ff15b58c070_0 .net "parity_err", 0 0, L_0x7ff15b611180;  alias, 1 drivers
v0x7ff15b58c100_0 .var "q_rx_parity_err", 0 0;
v0x7ff15b58c1d0_0 .net "rd_en", 0 0, v0x7ff15b58ec40_0;  1 drivers
v0x7ff15b58c260_0 .net "reset", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b58c2f0_0 .net "rx", 0 0, o0x102fbccb8;  alias, 0 drivers
v0x7ff15b58c3a0_0 .net "rx_data", 7 0, L_0x7ff15b613870;  alias, 1 drivers
v0x7ff15b58c4d0_0 .net "rx_done_tick", 0 0, v0x7ff15b5859c0_0;  1 drivers
v0x7ff15b58c560_0 .net "rx_empty", 0 0, L_0x7ff15b613d70;  alias, 1 drivers
v0x7ff15b58c5f0_0 .net "rx_fifo_wr_data", 7 0, v0x7ff15b585870_0;  1 drivers
v0x7ff15b58c6c0_0 .net "rx_parity_err", 0 0, v0x7ff15b585b10_0;  1 drivers
v0x7ff15b58c750_0 .net "tx", 0 0, L_0x7ff15b611ee0;  alias, 1 drivers
v0x7ff15b58c800_0 .net "tx_data", 7 0, v0x7ff15b58e730_0;  1 drivers
v0x7ff15b58c8b0_0 .net "tx_done_tick", 0 0, v0x7ff15b589760_0;  1 drivers
v0x7ff15b58c980_0 .net "tx_fifo_empty", 0 0, L_0x7ff15b6158f0;  1 drivers
v0x7ff15b58cb10_0 .net "tx_fifo_rd_data", 7 0, L_0x7ff15b6153f0;  1 drivers
v0x7ff15b58cba0_0 .net "tx_full", 0 0, L_0x7ff15b615880;  alias, 1 drivers
v0x7ff15b58cc30_0 .net "wr_en", 0 0, v0x7ff15b58e800_0;  1 drivers
S_0x7ff15b5837b0 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 20 83, 21 29 0, S_0x7ff15b583100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x7ff15b583960 .param/l "BAUD" 0 21 32, +C4<00000000000000011100001000000000>;
P_0x7ff15b5839a0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 21 33, +C4<00000000000000000000000000010000>;
P_0x7ff15b5839e0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 21 41, C4<0000000000110110>;
P_0x7ff15b583a20 .param/l "SYS_CLK_FREQ" 0 21 31, +C4<00000101111101011110000100000000>;
v0x7ff15b583c40_0 .net *"_s0", 31 0, L_0x7ff15b611300;  1 drivers
L_0x102fea4d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b583d00_0 .net/2u *"_s10", 15 0, L_0x102fea4d0;  1 drivers
v0x7ff15b583da0_0 .net *"_s12", 15 0, L_0x7ff15b611680;  1 drivers
v0x7ff15b583e30_0 .net *"_s16", 31 0, L_0x7ff15b611940;  1 drivers
L_0x102fea518 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff15b583ec0_0 .net *"_s19", 15 0, L_0x102fea518;  1 drivers
L_0x102fea560 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7ff15b583f90_0 .net/2u *"_s20", 31 0, L_0x102fea560;  1 drivers
v0x7ff15b584040_0 .net *"_s22", 0 0, L_0x7ff15b611a50;  1 drivers
L_0x102fea5a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff15b5840e0_0 .net/2u *"_s24", 0 0, L_0x102fea5a8;  1 drivers
L_0x102fea5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff15b584190_0 .net/2u *"_s26", 0 0, L_0x102fea5f0;  1 drivers
L_0x102fea3f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff15b5842a0_0 .net *"_s3", 15 0, L_0x102fea3f8;  1 drivers
L_0x102fea440 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7ff15b584350_0 .net/2u *"_s4", 31 0, L_0x102fea440;  1 drivers
v0x7ff15b584400_0 .net *"_s6", 0 0, L_0x7ff15b611440;  1 drivers
L_0x102fea488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff15b5844a0_0 .net/2u *"_s8", 15 0, L_0x102fea488;  1 drivers
v0x7ff15b584550_0 .net "baud_clk_tick", 0 0, L_0x7ff15b611b70;  alias, 1 drivers
v0x7ff15b5845f0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b584680_0 .net "d_cnt", 15 0, L_0x7ff15b6117e0;  1 drivers
v0x7ff15b584730_0 .var "q_cnt", 15 0;
v0x7ff15b5848c0_0 .net "reset", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
L_0x7ff15b611300 .concat [ 16 16 0 0], v0x7ff15b584730_0, L_0x102fea3f8;
L_0x7ff15b611440 .cmp/eq 32, L_0x7ff15b611300, L_0x102fea440;
L_0x7ff15b611680 .arith/sum 16, v0x7ff15b584730_0, L_0x102fea4d0;
L_0x7ff15b6117e0 .functor MUXZ 16, L_0x7ff15b611680, L_0x102fea488, L_0x7ff15b611440, C4<>;
L_0x7ff15b611940 .concat [ 16 16 0 0], v0x7ff15b584730_0, L_0x102fea518;
L_0x7ff15b611a50 .cmp/eq 32, L_0x7ff15b611940, L_0x102fea560;
L_0x7ff15b611b70 .functor MUXZ 1, L_0x102fea5f0, L_0x102fea5a8, L_0x7ff15b611a50, C4<>;
S_0x7ff15b584980 .scope module, "uart_rx_blk" "uart_rx" 20 94, 22 28 0, S_0x7ff15b583100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x7ff15b584ae0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 22 33, +C4<00000000000000000000000000010000>;
P_0x7ff15b584b20 .param/l "DATA_BITS" 0 22 30, +C4<00000000000000000000000000001000>;
P_0x7ff15b584b60 .param/l "PARITY_MODE" 0 22 32, +C4<00000000000000000000000000000001>;
P_0x7ff15b584ba0 .param/l "STOP_BITS" 0 22 31, +C4<00000000000000000000000000000001>;
P_0x7ff15b584be0 .param/l "STOP_OVERSAMPLE_TICKS" 1 22 45, C4<010000>;
P_0x7ff15b584c20 .param/l "S_DATA" 1 22 50, C4<00100>;
P_0x7ff15b584c60 .param/l "S_IDLE" 1 22 48, C4<00001>;
P_0x7ff15b584ca0 .param/l "S_PARITY" 1 22 51, C4<01000>;
P_0x7ff15b584ce0 .param/l "S_START" 1 22 49, C4<00010>;
P_0x7ff15b584d20 .param/l "S_STOP" 1 22 52, C4<10000>;
v0x7ff15b5851f0_0 .net "baud_clk_tick", 0 0, L_0x7ff15b611b70;  alias, 1 drivers
v0x7ff15b585290_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b585320_0 .var "d_data", 7 0;
v0x7ff15b5853d0_0 .var "d_data_bit_idx", 2 0;
v0x7ff15b585480_0 .var "d_done_tick", 0 0;
v0x7ff15b585560_0 .var "d_oversample_tick_cnt", 3 0;
v0x7ff15b585610_0 .var "d_parity_err", 0 0;
v0x7ff15b5856b0_0 .var "d_state", 4 0;
v0x7ff15b585760_0 .net "parity_err", 0 0, v0x7ff15b585b10_0;  alias, 1 drivers
v0x7ff15b585870_0 .var "q_data", 7 0;
v0x7ff15b585910_0 .var "q_data_bit_idx", 2 0;
v0x7ff15b5859c0_0 .var "q_done_tick", 0 0;
v0x7ff15b585a60_0 .var "q_oversample_tick_cnt", 3 0;
v0x7ff15b585b10_0 .var "q_parity_err", 0 0;
v0x7ff15b585bb0_0 .var "q_rx", 0 0;
v0x7ff15b585c50_0 .var "q_state", 4 0;
v0x7ff15b585d00_0 .net "reset", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b585e90_0 .net "rx", 0 0, o0x102fbccb8;  alias, 0 drivers
v0x7ff15b585f20_0 .net "rx_data", 7 0, v0x7ff15b585870_0;  alias, 1 drivers
v0x7ff15b585fb0_0 .net "rx_done_tick", 0 0, v0x7ff15b5859c0_0;  alias, 1 drivers
E_0x7ff15b585180/0 .event edge, v0x7ff15b585c50_0, v0x7ff15b585870_0, v0x7ff15b585910_0, v0x7ff15b584550_0;
E_0x7ff15b585180/1 .event edge, v0x7ff15b585a60_0, v0x7ff15b585bb0_0;
E_0x7ff15b585180 .event/or E_0x7ff15b585180/0, E_0x7ff15b585180/1;
S_0x7ff15b5860f0 .scope module, "uart_rx_fifo" "fifo" 20 122, 19 27 0, S_0x7ff15b583100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7ff15b586250 .param/l "ADDR_BITS" 0 19 30, +C4<00000000000000000000000000000011>;
P_0x7ff15b586290 .param/l "DATA_BITS" 0 19 29, +C4<00000000000000000000000000001000>;
L_0x7ff15b612250 .functor AND 1, v0x7ff15b58ec40_0, L_0x7ff15b612170, C4<1>, C4<1>;
L_0x7ff15b612410 .functor AND 1, v0x7ff15b5859c0_0, L_0x7ff15b612350, C4<1>, C4<1>;
L_0x7ff15b612f50 .functor AND 1, v0x7ff15b587aa0_0, L_0x7ff15b612e30, C4<1>, C4<1>;
L_0x7ff15b613280 .functor AND 1, L_0x7ff15b6131a0, L_0x7ff15b612250, C4<1>, C4<1>;
L_0x7ff15b613330 .functor OR 1, L_0x7ff15b612f50, L_0x7ff15b613280, C4<0>, C4<0>;
L_0x7ff15b6135e0 .functor AND 1, v0x7ff15b587010_0, L_0x7ff15b613450, C4<1>, C4<1>;
L_0x7ff15b613570 .functor AND 1, L_0x7ff15b6137d0, L_0x7ff15b612410, C4<1>, C4<1>;
L_0x7ff15b613930 .functor OR 1, L_0x7ff15b6135e0, L_0x7ff15b613570, C4<0>, C4<0>;
L_0x7ff15b613870 .functor BUFZ 8, L_0x7ff15b613a20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff15b613d00 .functor BUFZ 1, v0x7ff15b587010_0, C4<0>, C4<0>, C4<0>;
L_0x7ff15b613d70 .functor BUFZ 1, v0x7ff15b587aa0_0, C4<0>, C4<0>, C4<0>;
v0x7ff15b5864d0_0 .net *"_s1", 0 0, L_0x7ff15b612170;  1 drivers
v0x7ff15b586560_0 .net *"_s10", 2 0, L_0x7ff15b612580;  1 drivers
v0x7ff15b586600_0 .net *"_s14", 7 0, L_0x7ff15b612820;  1 drivers
v0x7ff15b586690_0 .net *"_s16", 4 0, L_0x7ff15b6128f0;  1 drivers
L_0x102fea680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b586720_0 .net *"_s19", 1 0, L_0x102fea680;  1 drivers
L_0x102fea6c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b5867f0_0 .net/2u *"_s22", 2 0, L_0x102fea6c8;  1 drivers
v0x7ff15b5868a0_0 .net *"_s24", 2 0, L_0x7ff15b612bb0;  1 drivers
v0x7ff15b586950_0 .net *"_s31", 0 0, L_0x7ff15b612e30;  1 drivers
v0x7ff15b5869f0_0 .net *"_s32", 0 0, L_0x7ff15b612f50;  1 drivers
v0x7ff15b586b00_0 .net *"_s34", 2 0, L_0x7ff15b613020;  1 drivers
v0x7ff15b586ba0_0 .net *"_s36", 0 0, L_0x7ff15b6131a0;  1 drivers
v0x7ff15b586c40_0 .net *"_s38", 0 0, L_0x7ff15b613280;  1 drivers
v0x7ff15b586ce0_0 .net *"_s43", 0 0, L_0x7ff15b613450;  1 drivers
v0x7ff15b586d80_0 .net *"_s44", 0 0, L_0x7ff15b6135e0;  1 drivers
v0x7ff15b586e20_0 .net *"_s46", 2 0, L_0x7ff15b613650;  1 drivers
v0x7ff15b586ed0_0 .net *"_s48", 0 0, L_0x7ff15b6137d0;  1 drivers
v0x7ff15b586f70_0 .net *"_s5", 0 0, L_0x7ff15b612350;  1 drivers
v0x7ff15b587100_0 .net *"_s50", 0 0, L_0x7ff15b613570;  1 drivers
v0x7ff15b587190_0 .net *"_s54", 7 0, L_0x7ff15b613a20;  1 drivers
v0x7ff15b587220_0 .net *"_s56", 4 0, L_0x7ff15b613ac0;  1 drivers
L_0x102fea758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b5872d0_0 .net *"_s59", 1 0, L_0x102fea758;  1 drivers
L_0x102fea638 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b587380_0 .net/2u *"_s8", 2 0, L_0x102fea638;  1 drivers
L_0x102fea710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b587430_0 .net "addr_bits_wide_1", 2 0, L_0x102fea710;  1 drivers
v0x7ff15b5874e0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b587570_0 .net "d_data", 7 0, L_0x7ff15b612a10;  1 drivers
v0x7ff15b587620_0 .net "d_empty", 0 0, L_0x7ff15b613330;  1 drivers
v0x7ff15b5876c0_0 .net "d_full", 0 0, L_0x7ff15b613930;  1 drivers
v0x7ff15b587760_0 .net "d_rd_ptr", 2 0, L_0x7ff15b612d10;  1 drivers
v0x7ff15b587810_0 .net "d_wr_ptr", 2 0, L_0x7ff15b612700;  1 drivers
v0x7ff15b5878c0_0 .net "empty", 0 0, L_0x7ff15b613d70;  alias, 1 drivers
v0x7ff15b587960_0 .net "full", 0 0, L_0x7ff15b613d00;  1 drivers
v0x7ff15b587a00 .array "q_data_array", 0 7, 7 0;
v0x7ff15b587aa0_0 .var "q_empty", 0 0;
v0x7ff15b587010_0 .var "q_full", 0 0;
v0x7ff15b587d30_0 .var "q_rd_ptr", 2 0;
v0x7ff15b587dc0_0 .var "q_wr_ptr", 2 0;
v0x7ff15b587e50_0 .net "rd_data", 7 0, L_0x7ff15b613870;  alias, 1 drivers
v0x7ff15b587ef0_0 .net "rd_en", 0 0, v0x7ff15b58ec40_0;  alias, 1 drivers
v0x7ff15b587f90_0 .net "rd_en_prot", 0 0, L_0x7ff15b612250;  1 drivers
v0x7ff15b588030_0 .net "reset", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b57a190_0 .net "wr_data", 7 0, v0x7ff15b585870_0;  alias, 1 drivers
v0x7ff15b5882c0_0 .net "wr_en", 0 0, v0x7ff15b5859c0_0;  alias, 1 drivers
v0x7ff15b588350_0 .net "wr_en_prot", 0 0, L_0x7ff15b612410;  1 drivers
L_0x7ff15b612170 .reduce/nor v0x7ff15b587aa0_0;
L_0x7ff15b612350 .reduce/nor v0x7ff15b587010_0;
L_0x7ff15b612580 .arith/sum 3, v0x7ff15b587dc0_0, L_0x102fea638;
L_0x7ff15b612700 .functor MUXZ 3, v0x7ff15b587dc0_0, L_0x7ff15b612580, L_0x7ff15b612410, C4<>;
L_0x7ff15b612820 .array/port v0x7ff15b587a00, L_0x7ff15b6128f0;
L_0x7ff15b6128f0 .concat [ 3 2 0 0], v0x7ff15b587dc0_0, L_0x102fea680;
L_0x7ff15b612a10 .functor MUXZ 8, L_0x7ff15b612820, v0x7ff15b585870_0, L_0x7ff15b612410, C4<>;
L_0x7ff15b612bb0 .arith/sum 3, v0x7ff15b587d30_0, L_0x102fea6c8;
L_0x7ff15b612d10 .functor MUXZ 3, v0x7ff15b587d30_0, L_0x7ff15b612bb0, L_0x7ff15b612250, C4<>;
L_0x7ff15b612e30 .reduce/nor L_0x7ff15b612410;
L_0x7ff15b613020 .arith/sub 3, v0x7ff15b587dc0_0, v0x7ff15b587d30_0;
L_0x7ff15b6131a0 .cmp/eq 3, L_0x7ff15b613020, L_0x102fea710;
L_0x7ff15b613450 .reduce/nor L_0x7ff15b612250;
L_0x7ff15b613650 .arith/sub 3, v0x7ff15b587d30_0, v0x7ff15b587dc0_0;
L_0x7ff15b6137d0 .cmp/eq 3, L_0x7ff15b613650, L_0x102fea710;
L_0x7ff15b613a20 .array/port v0x7ff15b587a00, L_0x7ff15b613ac0;
L_0x7ff15b613ac0 .concat [ 3 2 0 0], v0x7ff15b587d30_0, L_0x102fea758;
S_0x7ff15b5883f0 .scope module, "uart_tx_blk" "uart_tx" 20 109, 23 28 0, S_0x7ff15b583100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x7ff15b5885a0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 23 33, +C4<00000000000000000000000000010000>;
P_0x7ff15b5885e0 .param/l "DATA_BITS" 0 23 30, +C4<00000000000000000000000000001000>;
P_0x7ff15b588620 .param/l "PARITY_MODE" 0 23 32, +C4<00000000000000000000000000000001>;
P_0x7ff15b588660 .param/l "STOP_BITS" 0 23 31, +C4<00000000000000000000000000000001>;
P_0x7ff15b5886a0 .param/l "STOP_OVERSAMPLE_TICKS" 1 23 45, C4<010000>;
P_0x7ff15b5886e0 .param/l "S_DATA" 1 23 50, C4<00100>;
P_0x7ff15b588720 .param/l "S_IDLE" 1 23 48, C4<00001>;
P_0x7ff15b588760 .param/l "S_PARITY" 1 23 51, C4<01000>;
P_0x7ff15b5887a0 .param/l "S_START" 1 23 49, C4<00010>;
P_0x7ff15b5887e0 .param/l "S_STOP" 1 23 52, C4<10000>;
L_0x7ff15b611ee0 .functor BUFZ 1, v0x7ff15b5896c0_0, C4<0>, C4<0>, C4<0>;
v0x7ff15b588ce0_0 .net "baud_clk_tick", 0 0, L_0x7ff15b611b70;  alias, 1 drivers
v0x7ff15b588dc0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b588e50_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7ff15b588ee0_0 .var "d_data", 7 0;
v0x7ff15b588f80_0 .var "d_data_bit_idx", 2 0;
v0x7ff15b589070_0 .var "d_parity_bit", 0 0;
v0x7ff15b589110_0 .var "d_state", 4 0;
v0x7ff15b5891c0_0 .var "d_tx", 0 0;
v0x7ff15b589260_0 .var "d_tx_done_tick", 0 0;
v0x7ff15b589370_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7ff15b589410_0 .var "q_data", 7 0;
v0x7ff15b5894c0_0 .var "q_data_bit_idx", 2 0;
v0x7ff15b589570_0 .var "q_parity_bit", 0 0;
v0x7ff15b589610_0 .var "q_state", 4 0;
v0x7ff15b5896c0_0 .var "q_tx", 0 0;
v0x7ff15b589760_0 .var "q_tx_done_tick", 0 0;
v0x7ff15b589800_0 .net "reset", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b589990_0 .net "tx", 0 0, L_0x7ff15b611ee0;  alias, 1 drivers
v0x7ff15b589a20_0 .net "tx_data", 7 0, L_0x7ff15b6153f0;  alias, 1 drivers
v0x7ff15b589ab0_0 .net "tx_done_tick", 0 0, v0x7ff15b589760_0;  alias, 1 drivers
v0x7ff15b589b40_0 .net "tx_start", 0 0, L_0x7ff15b612070;  1 drivers
E_0x7ff15b588c50/0 .event edge, v0x7ff15b589610_0, v0x7ff15b589410_0, v0x7ff15b5894c0_0, v0x7ff15b589570_0;
E_0x7ff15b588c50/1 .event edge, v0x7ff15b584550_0, v0x7ff15b589370_0, v0x7ff15b589b40_0, v0x7ff15b589760_0;
E_0x7ff15b588c50/2 .event edge, v0x7ff15b589a20_0;
E_0x7ff15b588c50 .event/or E_0x7ff15b588c50/0, E_0x7ff15b588c50/1, E_0x7ff15b588c50/2;
S_0x7ff15b589c90 .scope module, "uart_tx_fifo" "fifo" 20 136, 19 27 0, S_0x7ff15b583100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7ff15b589df0 .param/l "ADDR_BITS" 0 19 30, +C4<00000000000000000000000000001010>;
P_0x7ff15b589e30 .param/l "DATA_BITS" 0 19 29, +C4<00000000000000000000000000001000>;
L_0x7ff15b613ee0 .functor AND 1, v0x7ff15b589760_0, L_0x7ff15b613e40, C4<1>, C4<1>;
L_0x7ff15b6140d0 .functor AND 1, v0x7ff15b58e800_0, L_0x7ff15b614030, C4<1>, C4<1>;
L_0x7ff15b614ad0 .functor AND 1, v0x7ff15b58b650_0, L_0x7ff15b6149b0, C4<1>, C4<1>;
L_0x7ff15b614e00 .functor AND 1, L_0x7ff15b614d20, L_0x7ff15b613ee0, C4<1>, C4<1>;
L_0x7ff15b614eb0 .functor OR 1, L_0x7ff15b614ad0, L_0x7ff15b614e00, C4<0>, C4<0>;
L_0x7ff15b615160 .functor AND 1, v0x7ff15b58abc0_0, L_0x7ff15b614fd0, C4<1>, C4<1>;
L_0x7ff15b6150f0 .functor AND 1, L_0x7ff15b615350, L_0x7ff15b6140d0, C4<1>, C4<1>;
L_0x7ff15b6154b0 .functor OR 1, L_0x7ff15b615160, L_0x7ff15b6150f0, C4<0>, C4<0>;
L_0x7ff15b6153f0 .functor BUFZ 8, L_0x7ff15b6155a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff15b615880 .functor BUFZ 1, v0x7ff15b58abc0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff15b6158f0 .functor BUFZ 1, v0x7ff15b58b650_0, C4<0>, C4<0>, C4<0>;
v0x7ff15b58a070_0 .net *"_s1", 0 0, L_0x7ff15b613e40;  1 drivers
v0x7ff15b58a110_0 .net *"_s10", 9 0, L_0x7ff15b6141a0;  1 drivers
v0x7ff15b58a1b0_0 .net *"_s14", 7 0, L_0x7ff15b614440;  1 drivers
v0x7ff15b58a240_0 .net *"_s16", 11 0, L_0x7ff15b614510;  1 drivers
L_0x102fea7e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58a2d0_0 .net *"_s19", 1 0, L_0x102fea7e8;  1 drivers
L_0x102fea830 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58a3a0_0 .net/2u *"_s22", 9 0, L_0x102fea830;  1 drivers
v0x7ff15b58a450_0 .net *"_s24", 9 0, L_0x7ff15b614750;  1 drivers
v0x7ff15b58a500_0 .net *"_s31", 0 0, L_0x7ff15b6149b0;  1 drivers
v0x7ff15b58a5a0_0 .net *"_s32", 0 0, L_0x7ff15b614ad0;  1 drivers
v0x7ff15b58a6b0_0 .net *"_s34", 9 0, L_0x7ff15b614ba0;  1 drivers
v0x7ff15b58a750_0 .net *"_s36", 0 0, L_0x7ff15b614d20;  1 drivers
v0x7ff15b58a7f0_0 .net *"_s38", 0 0, L_0x7ff15b614e00;  1 drivers
v0x7ff15b58a890_0 .net *"_s43", 0 0, L_0x7ff15b614fd0;  1 drivers
v0x7ff15b58a930_0 .net *"_s44", 0 0, L_0x7ff15b615160;  1 drivers
v0x7ff15b58a9d0_0 .net *"_s46", 9 0, L_0x7ff15b6151d0;  1 drivers
v0x7ff15b58aa80_0 .net *"_s48", 0 0, L_0x7ff15b615350;  1 drivers
v0x7ff15b58ab20_0 .net *"_s5", 0 0, L_0x7ff15b614030;  1 drivers
v0x7ff15b58acb0_0 .net *"_s50", 0 0, L_0x7ff15b6150f0;  1 drivers
v0x7ff15b58ad40_0 .net *"_s54", 7 0, L_0x7ff15b6155a0;  1 drivers
v0x7ff15b58add0_0 .net *"_s56", 11 0, L_0x7ff15b615640;  1 drivers
L_0x102fea8c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58ae80_0 .net *"_s59", 1 0, L_0x102fea8c0;  1 drivers
L_0x102fea7a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58af30_0 .net/2u *"_s8", 9 0, L_0x102fea7a0;  1 drivers
L_0x102fea878 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58afe0_0 .net "addr_bits_wide_1", 9 0, L_0x102fea878;  1 drivers
v0x7ff15b58b090_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b58b120_0 .net "d_data", 7 0, L_0x7ff15b614630;  1 drivers
v0x7ff15b58b1d0_0 .net "d_empty", 0 0, L_0x7ff15b614eb0;  1 drivers
v0x7ff15b58b270_0 .net "d_full", 0 0, L_0x7ff15b6154b0;  1 drivers
v0x7ff15b58b310_0 .net "d_rd_ptr", 9 0, L_0x7ff15b614890;  1 drivers
v0x7ff15b58b3c0_0 .net "d_wr_ptr", 9 0, L_0x7ff15b614320;  1 drivers
v0x7ff15b58b470_0 .net "empty", 0 0, L_0x7ff15b6158f0;  alias, 1 drivers
v0x7ff15b58b510_0 .net "full", 0 0, L_0x7ff15b615880;  alias, 1 drivers
v0x7ff15b58b5b0 .array "q_data_array", 0 1023, 7 0;
v0x7ff15b58b650_0 .var "q_empty", 0 0;
v0x7ff15b58abc0_0 .var "q_full", 0 0;
v0x7ff15b58b8e0_0 .var "q_rd_ptr", 9 0;
v0x7ff15b58b970_0 .var "q_wr_ptr", 9 0;
v0x7ff15b58ba00_0 .net "rd_data", 7 0, L_0x7ff15b6153f0;  alias, 1 drivers
v0x7ff15b58bab0_0 .net "rd_en", 0 0, v0x7ff15b589760_0;  alias, 1 drivers
v0x7ff15b58bb40_0 .net "rd_en_prot", 0 0, L_0x7ff15b613ee0;  1 drivers
v0x7ff15b58bbd0_0 .net "reset", 0 0, v0x7ff15b592ad0_0;  alias, 1 drivers
v0x7ff15b58bc60_0 .net "wr_data", 7 0, v0x7ff15b58e730_0;  alias, 1 drivers
v0x7ff15b58bcf0_0 .net "wr_en", 0 0, v0x7ff15b58e800_0;  alias, 1 drivers
v0x7ff15b58bd80_0 .net "wr_en_prot", 0 0, L_0x7ff15b6140d0;  1 drivers
L_0x7ff15b613e40 .reduce/nor v0x7ff15b58b650_0;
L_0x7ff15b614030 .reduce/nor v0x7ff15b58abc0_0;
L_0x7ff15b6141a0 .arith/sum 10, v0x7ff15b58b970_0, L_0x102fea7a0;
L_0x7ff15b614320 .functor MUXZ 10, v0x7ff15b58b970_0, L_0x7ff15b6141a0, L_0x7ff15b6140d0, C4<>;
L_0x7ff15b614440 .array/port v0x7ff15b58b5b0, L_0x7ff15b614510;
L_0x7ff15b614510 .concat [ 10 2 0 0], v0x7ff15b58b970_0, L_0x102fea7e8;
L_0x7ff15b614630 .functor MUXZ 8, L_0x7ff15b614440, v0x7ff15b58e730_0, L_0x7ff15b6140d0, C4<>;
L_0x7ff15b614750 .arith/sum 10, v0x7ff15b58b8e0_0, L_0x102fea830;
L_0x7ff15b614890 .functor MUXZ 10, v0x7ff15b58b8e0_0, L_0x7ff15b614750, L_0x7ff15b613ee0, C4<>;
L_0x7ff15b6149b0 .reduce/nor L_0x7ff15b6140d0;
L_0x7ff15b614ba0 .arith/sub 10, v0x7ff15b58b970_0, v0x7ff15b58b8e0_0;
L_0x7ff15b614d20 .cmp/eq 10, L_0x7ff15b614ba0, L_0x102fea878;
L_0x7ff15b614fd0 .reduce/nor L_0x7ff15b613ee0;
L_0x7ff15b6151d0 .arith/sub 10, v0x7ff15b58b8e0_0, v0x7ff15b58b970_0;
L_0x7ff15b615350 .cmp/eq 10, L_0x7ff15b6151d0, L_0x102fea878;
L_0x7ff15b6155a0 .array/port v0x7ff15b58b5b0, L_0x7ff15b615640;
L_0x7ff15b615640 .concat [ 10 2 0 0], v0x7ff15b58b8e0_0, L_0x102fea8c0;
S_0x7ff15b58f190 .scope module, "ram0" "ram" 4 58, 24 4 0, S_0x7ff15b56f300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7ff15b580ac0 .param/l "ADDR_WIDTH" 0 24 6, +C4<00000000000000000000000000010001>;
L_0x7ff15b5936e0 .functor NOT 1, L_0x7ff15b593a70, C4<0>, C4<0>, C4<0>;
v0x7ff15b590150_0 .net *"_s0", 0 0, L_0x7ff15b5936e0;  1 drivers
L_0x102fea0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff15b5901e0_0 .net/2u *"_s2", 0 0, L_0x102fea0e0;  1 drivers
L_0x102fea128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff15b590270_0 .net/2u *"_s6", 7 0, L_0x102fea128;  1 drivers
v0x7ff15b590310_0 .net "a_in", 16 0, L_0x7ff15b593e80;  alias, 1 drivers
v0x7ff15b5903d0_0 .net "clk_in", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b5904a0_0 .net "d_in", 7 0, L_0x7ff15b595c40;  alias, 1 drivers
v0x7ff15b590530_0 .net "d_out", 7 0, L_0x7ff15b593950;  alias, 1 drivers
v0x7ff15b5905d0_0 .net "en_in", 0 0, L_0x7ff15b593ce0;  alias, 1 drivers
v0x7ff15b590670_0 .net "r_nw_in", 0 0, L_0x7ff15b593a70;  1 drivers
v0x7ff15b590790_0 .net "ram_bram_dout", 7 0, L_0x7ff15b5935f0;  1 drivers
v0x7ff15b590850_0 .net "ram_bram_we", 0 0, L_0x7ff15b593770;  1 drivers
L_0x7ff15b593770 .functor MUXZ 1, L_0x102fea0e0, L_0x7ff15b5936e0, L_0x7ff15b593ce0, C4<>;
L_0x7ff15b593950 .functor MUXZ 8, L_0x102fea128, L_0x7ff15b5935f0, L_0x7ff15b593ce0, C4<>;
S_0x7ff15b58f4a0 .scope module, "ram_bram" "single_port_ram_sync" 24 21, 2 62 0, S_0x7ff15b58f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7ff15b58f340 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7ff15b58f380 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7ff15b5935f0 .functor BUFZ 8, L_0x7ff15b593410, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ff15b58f7c0_0 .net *"_s0", 7 0, L_0x7ff15b593410;  1 drivers
v0x7ff15b58f880_0 .net *"_s2", 18 0, L_0x7ff15b5934b0;  1 drivers
L_0x102fea098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff15b58f930_0 .net *"_s5", 1 0, L_0x102fea098;  1 drivers
v0x7ff15b58f9f0_0 .net "addr_a", 16 0, L_0x7ff15b593e80;  alias, 1 drivers
v0x7ff15b58faa0_0 .net "clk", 0 0, L_0x7ff15b593360;  alias, 1 drivers
v0x7ff15b582280_0 .net "din_a", 7 0, L_0x7ff15b595c40;  alias, 1 drivers
v0x7ff15b58fd70_0 .net "dout_a", 7 0, L_0x7ff15b5935f0;  alias, 1 drivers
v0x7ff15b58fe00_0 .var/i "i", 31 0;
v0x7ff15b58fe90_0 .var "q_addr_a", 16 0;
v0x7ff15b58ffa0 .array "ram", 0 131071, 7 0;
v0x7ff15b590030_0 .net "we", 0 0, L_0x7ff15b593770;  alias, 1 drivers
L_0x7ff15b593410 .array/port v0x7ff15b58ffa0, L_0x7ff15b5934b0;
L_0x7ff15b5934b0 .concat [ 17 2 0 0], v0x7ff15b58fe90_0, L_0x102fea098;
    .scope S_0x7ff15b525ae0;
T_0 ;
    %wait E_0x7ff15b549430;
    %load/vec4 v0x7ff15b56f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7ff15b56edf0_0;
    %load/vec4 v0x7ff15b56eb80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff15b56f150, 0, 4;
T_0.0 ;
    %load/vec4 v0x7ff15b56eb80_0;
    %assign/vec4 v0x7ff15b56eff0_0, 0;
    %load/vec4 v0x7ff15b56ec30_0;
    %assign/vec4 v0x7ff15b56f0a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff15b58f4a0;
T_1 ;
    %wait E_0x7ff15b57b160;
    %load/vec4 v0x7ff15b590030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ff15b582280_0;
    %load/vec4 v0x7ff15b58f9f0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff15b58ffa0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7ff15b58f9f0_0;
    %assign/vec4 v0x7ff15b58fe90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff15b58f4a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff15b58fe00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7ff15b58fe00_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7ff15b58fe00_0;
    %store/vec4a v0x7ff15b58ffa0, 4, 0;
    %load/vec4 v0x7ff15b58fe00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff15b58fe00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v0x7ff15b58ffa0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ff15b57af40;
T_3 ;
    %wait E_0x7ff15b57b160;
    %load/vec4 v0x7ff15b57b350_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b57b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57b580_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff15b57b280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7ff15b57b1b0_0;
    %assign/vec4 v0x7ff15b57b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57b580_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7ff15b57b6a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7ff15b57b470_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff15b57b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57b580_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57b580_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff15b57af40;
T_4 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b57b610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57b350_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57b350_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff15b5762d0;
T_5 ;
    %wait E_0x7ff15b5764c0;
    %load/vec4 v0x7ff15b5768c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5767d0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b576660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b576950_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ff15b576720_0;
    %assign/vec4 v0x7ff15b5767d0_0, 0;
    %load/vec4 v0x7ff15b5765b0_0;
    %assign/vec4 v0x7ff15b576660_0, 0;
    %load/vec4 v0x7ff15b576510_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x7ff15b576950_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ff15b576a80;
T_6 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b577170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b576f40_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b576eb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ff15b577200_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b577200_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff15b576dd0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b576f40_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b576eb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7ff15b577200_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7ff15b5770c0_0;
    %assign/vec4 v0x7ff15b576f40_0, 0;
    %load/vec4 v0x7ff15b576ff0_0;
    %assign/vec4 v0x7ff15b576eb0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff15b572df0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff15b5739d0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7ff15b572df0;
T_8 ;
    %wait E_0x7ff15b5733e0;
    %load/vec4 v0x7ff15b574880_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff15b574910_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff15b573ef0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %load/vec4 v0x7ff15b574720_0;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %load/vec4 v0x7ff15b573730_0;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %load/vec4 v0x7ff15b574130_0;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %load/vec4 v0x7ff15b573730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.18;
T_8.13 ;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.18;
T_8.14 ;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %load/vec4 v0x7ff15b574720_0;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %load/vec4 v0x7ff15b5747d0_0;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %load/vec4 v0x7ff15b573730_0;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %load/vec4 v0x7ff15b573800_0;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %load/vec4 v0x7ff15b574130_0;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %load/vec4 v0x7ff15b574130_0;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %load/vec4 v0x7ff15b574130_0;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %load/vec4 v0x7ff15b574130_0;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %load/vec4 v0x7ff15b573fa0_0;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %load/vec4 v0x7ff15b574720_0;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %load/vec4 v0x7ff15b574130_0;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %load/vec4 v0x7ff15b574720_0;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %load/vec4 v0x7ff15b5747d0_0;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %load/vec4 v0x7ff15b573730_0;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %load/vec4 v0x7ff15b573fa0_0;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %load/vec4 v0x7ff15b574720_0;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %load/vec4 v0x7ff15b573730_0;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %load/vec4 v0x7ff15b574130_0;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5743d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b574680_0, 0;
    %load/vec4 v0x7ff15b574720_0;
    %assign/vec4 v0x7ff15b5741c0_0, 0;
    %load/vec4 v0x7ff15b5747d0_0;
    %assign/vec4 v0x7ff15b574470_0, 0;
    %load/vec4 v0x7ff15b573ef0_0;
    %assign/vec4 v0x7ff15b573e40_0, 0;
    %load/vec4 v0x7ff15b573730_0;
    %assign/vec4 v0x7ff15b573890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b573920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b5749b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b574a60_0, 0;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b573ae0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b573d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5739d0_0, 0;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ff15b572df0;
T_9 ;
    %wait E_0x7ff15b573340;
    %load/vec4 v0x7ff15b574880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b574320_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ff15b5743d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b573660_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff15b5734c0_0;
    %load/vec4 v0x7ff15b5741c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7ff15b573590_0;
    %assign/vec4 v0x7ff15b574320_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7ff15b5743d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b573cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff15b573b90_0;
    %load/vec4 v0x7ff15b5741c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7ff15b573c40_0;
    %assign/vec4 v0x7ff15b574320_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7ff15b573ef0_0;
    %cmpi/e 5, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff15b573ef0_0;
    %cmpi/e 27, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff15b573ef0_0;
    %cmpi/e 25, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7ff15b573fa0_0;
    %assign/vec4 v0x7ff15b574320_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7ff15b5743d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7ff15b574270_0;
    %assign/vec4 v0x7ff15b574320_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7ff15b5739d0_0;
    %assign/vec4 v0x7ff15b574320_0, 0;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x7ff15b573ef0_0;
    %cmpi/e 25, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff15b573ef0_0;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff15b573ef0_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7ff15b574880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7ff15b573660_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b5734c0_0;
    %load/vec4 v0x7ff15b5741c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x7ff15b573590_0;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7ff15b573cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b573b90_0;
    %load/vec4 v0x7ff15b5741c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x7ff15b573c40_0;
    %assign/vec4 v0x7ff15b573430_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7ff15b574270_0;
    %assign/vec4 v0x7ff15b573430_0, 0;
T_9.17 ;
T_9.15 ;
T_9.13 ;
T_9.10 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ff15b572df0;
T_10 ;
    %wait E_0x7ff15b5732a0;
    %load/vec4 v0x7ff15b574880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5745d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff15b574680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b573660_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff15b5734c0_0;
    %load/vec4 v0x7ff15b574470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7ff15b573590_0;
    %assign/vec4 v0x7ff15b5745d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ff15b574680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b573cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff15b573b90_0;
    %load/vec4 v0x7ff15b574470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7ff15b573c40_0;
    %assign/vec4 v0x7ff15b5745d0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7ff15b574680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x7ff15b574520_0;
    %assign/vec4 v0x7ff15b5745d0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x7ff15b5739d0_0;
    %assign/vec4 v0x7ff15b5745d0_0, 0;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ff15b57b7d0;
T_11 ;
    %wait E_0x7ff15b57baf0;
    %load/vec4 v0x7ff15b57c600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b57c2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b57c370_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ff15b57c420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x7ff15b57c690_0;
    %load/vec4 v0x7ff15b57c720_0;
    %load/vec4 v0x7ff15b57c130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v0x7ff15b57c7b0_0;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0x7ff15b57c130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff15b57bd10, 4;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v0x7ff15b57c2c0_0, 0;
T_11.2 ;
    %load/vec4 v0x7ff15b57c4d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x7ff15b57c690_0;
    %load/vec4 v0x7ff15b57c720_0;
    %load/vec4 v0x7ff15b57c1f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x7ff15b57c7b0_0;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0x7ff15b57c1f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff15b57bd10, 4;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x7ff15b57c370_0, 0;
T_11.6 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff15b57b7d0;
T_12 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b57c600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff15b57c070_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7ff15b57c070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ff15b57c070_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v0x7ff15b57bd10, 0, 4;
    %load/vec4 v0x7ff15b57c070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff15b57c070_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ff15b57c690_0;
    %load/vec4 v0x7ff15b57c720_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7ff15b57c7b0_0;
    %load/vec4 v0x7ff15b57c720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v0x7ff15b57bd10, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff15b574d40;
T_13 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b575f90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7ff15b575460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b575210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5752e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b575510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5755c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b575670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5757a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b575180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b575390_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ff15b5760a0_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b5760a0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff15b575830_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7ff15b575460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b575210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5752e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b575510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5755c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b575670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5757a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b575180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b575390_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7ff15b5760a0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7ff15b575b80_0;
    %assign/vec4 v0x7ff15b575460_0, 0;
    %load/vec4 v0x7ff15b575970_0;
    %assign/vec4 v0x7ff15b575210_0, 0;
    %load/vec4 v0x7ff15b575a20_0;
    %assign/vec4 v0x7ff15b5752e0_0, 0;
    %load/vec4 v0x7ff15b575c30_0;
    %assign/vec4 v0x7ff15b575510_0, 0;
    %load/vec4 v0x7ff15b575de0_0;
    %assign/vec4 v0x7ff15b5755c0_0, 0;
    %load/vec4 v0x7ff15b575e70_0;
    %assign/vec4 v0x7ff15b575670_0, 0;
    %load/vec4 v0x7ff15b575f00_0;
    %assign/vec4 v0x7ff15b5757a0_0, 0;
    %load/vec4 v0x7ff15b5758c0_0;
    %assign/vec4 v0x7ff15b575180_0, 0;
    %load/vec4 v0x7ff15b575ad0_0;
    %assign/vec4 v0x7ff15b575390_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff15b570390;
T_14 ;
    %wait E_0x7ff15b570880;
    %load/vec4 v0x7ff15b571470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ff15b571100_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7ff15b570b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.4 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %add;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.5 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.15, 8;
T_14.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.15, 8;
 ; End of false expr.
    %blend;
T_14.15;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.6 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.7 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %xor;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.8 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %or;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.9 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %and;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.10 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %ix/getv 4, v0x7ff15b571260_0;
    %shiftl 4;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.13;
T_14.11 ;
    %load/vec4 v0x7ff15b570ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.21;
T_14.18 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %ix/getv 4, v0x7ff15b571260_0;
    %shiftr 4;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.21;
T_14.19 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %ix/getv 4, v0x7ff15b571260_0;
    %shiftr/s 4;
    %assign/vec4 v0x7ff15b571310_0, 0;
    %jmp T_14.21;
T_14.21 ;
    %pop/vec4 1;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff15b570390;
T_15 ;
    %wait E_0x7ff15b570820;
    %load/vec4 v0x7ff15b571470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ff15b571100_0;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7ff15b570b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %jmp T_15.12;
T_15.4 ;
    %load/vec4 v0x7ff15b570ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %add;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %sub;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15.12;
T_15.5 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %ix/getv 4, v0x7ff15b571260_0;
    %shiftl 4;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.12;
T_15.6 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.12;
T_15.7 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.20, 8;
T_15.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.20, 8;
 ; End of false expr.
    %blend;
T_15.20;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.12;
T_15.8 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %xor;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.12;
T_15.9 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %or;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.12;
T_15.10 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %and;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v0x7ff15b570ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.24;
T_15.21 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %ix/getv 4, v0x7ff15b571260_0;
    %shiftr 4;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.24;
T_15.22 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %ix/getv 4, v0x7ff15b571260_0;
    %shiftr/s 4;
    %assign/vec4 v0x7ff15b5713c0_0, 0;
    %jmp T_15.24;
T_15.24 ;
    %pop/vec4 1;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ff15b570390;
T_16 ;
    %wait E_0x7ff15b56fc80;
    %load/vec4 v0x7ff15b571470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b571690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b571840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7ff15b571600_0;
    %assign/vec4 v0x7ff15b571690_0, 0;
    %load/vec4 v0x7ff15b5717b0_0;
    %assign/vec4 v0x7ff15b571840_0, 0;
    %load/vec4 v0x7ff15b571100_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.12;
T_16.2 ;
    %load/vec4 v0x7ff15b571310_0;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.12;
T_16.3 ;
    %load/vec4 v0x7ff15b5713c0_0;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.12;
T_16.4 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.12;
T_16.5 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %add;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %add;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %load/vec4 v0x7ff15b570900_0;
    %load/vec4 v0x7ff15b571050_0;
    %add;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %add;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %load/vec4 v0x7ff15b570900_0;
    %load/vec4 v0x7ff15b571050_0;
    %add;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %jmp T_16.12;
T_16.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %load/vec4 v0x7ff15b570900_0;
    %load/vec4 v0x7ff15b571050_0;
    %add;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %load/vec4 v0x7ff15b570b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %jmp T_16.20;
T_16.13 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %jmp T_16.20;
T_16.14 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_16.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.24, 8;
T_16.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.24, 8;
 ; End of false expr.
    %blend;
T_16.24;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %jmp T_16.20;
T_16.15 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.26, 8;
T_16.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.26, 8;
 ; End of false expr.
    %blend;
T_16.26;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %jmp T_16.20;
T_16.16 ;
    %load/vec4 v0x7ff15b571260_0;
    %load/vec4 v0x7ff15b5711b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_16.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.28, 8;
T_16.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.28, 8;
 ; End of false expr.
    %blend;
T_16.28;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %jmp T_16.20;
T_16.17 ;
    %load/vec4 v0x7ff15b5711b0_0;
    %load/vec4 v0x7ff15b571260_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.30, 8;
T_16.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.30, 8;
 ; End of false expr.
    %blend;
T_16.30;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %jmp T_16.20;
T_16.18 ;
    %load/vec4 v0x7ff15b571260_0;
    %load/vec4 v0x7ff15b5711b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_16.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.32, 8;
T_16.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.32, 8;
 ; End of false expr.
    %blend;
T_16.32;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %jmp T_16.20;
T_16.20 ;
    %pop/vec4 1;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %load/vec4 v0x7ff15b570900_0;
    %load/vec4 v0x7ff15b571050_0;
    %add;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %load/vec4 v0x7ff15b570b10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_16.33, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.34, 8;
T_16.33 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_16.34, 8;
 ; End of false expr.
    %blend;
T_16.34;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %load/vec4 v0x7ff15b570b10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %jmp T_16.36;
T_16.35 ;
    %load/vec4 v0x7ff15b570b10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.37, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %jmp T_16.38;
T_16.37 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
T_16.38 ;
T_16.36 ;
    %jmp T_16.12;
T_16.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b571720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b570a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b570990_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff15b570e90_0, 0;
    %load/vec4 v0x7ff15b570900_0;
    %load/vec4 v0x7ff15b571050_0;
    %add;
    %assign/vec4 v0x7ff15b570c90_0, 0;
    %load/vec4 v0x7ff15b571260_0;
    %assign/vec4 v0x7ff15b570d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b570df0_0, 0;
    %load/vec4 v0x7ff15b570b10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.39, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %jmp T_16.40;
T_16.39 ;
    %load/vec4 v0x7ff15b570b10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.41, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff15b570fa0_0, 0;
T_16.42 ;
T_16.40 ;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff15b571a80;
T_17 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b572b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5728f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b572840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5729a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b572710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b572560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5725f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b5727a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b572680_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7ff15b572c10_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b572c10_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5728f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b572840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5729a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b572710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b572560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5725f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b5727a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b572680_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7ff15b572c10_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x7ff15b572380_0;
    %assign/vec4 v0x7ff15b5728f0_0, 0;
    %load/vec4 v0x7ff15b5722d0_0;
    %assign/vec4 v0x7ff15b572840_0, 0;
    %load/vec4 v0x7ff15b572430_0;
    %assign/vec4 v0x7ff15b5729a0_0, 0;
    %load/vec4 v0x7ff15b572150_0;
    %assign/vec4 v0x7ff15b572710_0, 0;
    %load/vec4 v0x7ff15b571f10_0;
    %assign/vec4 v0x7ff15b572560_0, 0;
    %load/vec4 v0x7ff15b571fd0_0;
    %assign/vec4 v0x7ff15b5725f0_0, 0;
    %load/vec4 v0x7ff15b572220_0;
    %assign/vec4 v0x7ff15b5727a0_0, 0;
    %load/vec4 v0x7ff15b5720a0_0;
    %assign/vec4 v0x7ff15b572680_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ff15b577340;
T_18 ;
    %wait E_0x7ff15b577770;
    %load/vec4 v0x7ff15b578060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5784b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5785d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b578250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b577ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b577a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b577b80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b577fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b577cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5780f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7ff15b578540_0;
    %assign/vec4 v0x7ff15b5785d0_0, 0;
    %load/vec4 v0x7ff15b5781a0_0;
    %assign/vec4 v0x7ff15b578250_0, 0;
    %load/vec4 v0x7ff15b577d60_0;
    %assign/vec4 v0x7ff15b577ea0_0, 0;
    %load/vec4 v0x7ff15b577960_0;
    %assign/vec4 v0x7ff15b577a10_0, 0;
    %load/vec4 v0x7ff15b577aa0_0;
    %assign/vec4 v0x7ff15b577b80_0, 0;
    %load/vec4 v0x7ff15b577f30_0;
    %assign/vec4 v0x7ff15b577fc0_0, 0;
    %load/vec4 v0x7ff15b577c20_0;
    %assign/vec4 v0x7ff15b577cd0_0, 0;
    %load/vec4 v0x7ff15b577d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x7ff15b578300_0;
    %assign/vec4 v0x7ff15b5784b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5780f0_0, 0;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x7ff15b5778c0_0;
    %assign/vec4 v0x7ff15b5784b0_0, 0;
    %load/vec4 v0x7ff15b577810_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v0x7ff15b5780f0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7ff15b578300_0;
    %assign/vec4 v0x7ff15b5784b0_0, 0;
    %load/vec4 v0x7ff15b577810_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %assign/vec4 v0x7ff15b5780f0_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ff15b57a560;
T_19 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b57aaa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b57ad10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b57ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57ada0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7ff15b57ab70_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff15b57ab70_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b57ad10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ff15b57ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57ada0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7ff15b57ab70_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0x7ff15b57a900_0;
    %assign/vec4 v0x7ff15b57ad10_0, 0;
    %load/vec4 v0x7ff15b57a870_0;
    %assign/vec4 v0x7ff15b57ac80_0, 0;
    %load/vec4 v0x7ff15b57a9d0_0;
    %assign/vec4 v0x7ff15b57ada0_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ff15b56fac0;
T_20 ;
    %wait E_0x7ff15b56fdc0;
    %load/vec4 v0x7ff15b570010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff15b5700b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7ff15b56ff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x7ff15b5700b0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7ff15b570240_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x7ff15b5700b0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7ff15b5701a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7ff15b5700b0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff15b5700b0_0, 0;
T_20.7 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7ff15b56fac0;
T_21 ;
    %wait E_0x7ff15b56fd70;
    %load/vec4 v0x7ff15b570010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b56fe10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7ff15b56fec0_0;
    %assign/vec4 v0x7ff15b56fe10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7ff15b5787f0;
T_22 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b57a100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b57a320_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7ff15b579f50_0;
    %assign/vec4 v0x7ff15b57a320_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7ff15b5787f0;
T_23 ;
    %wait E_0x7ff15b5790f0;
    %load/vec4 v0x7ff15b57a320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %load/vec4 v0x7ff15b579e30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %jmp T_23.12;
T_23.9 ;
    %load/vec4 v0x7ff15b579ec0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.17;
T_23.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.17;
T_23.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.17;
T_23.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.17;
T_23.17 ;
    %pop/vec4 1;
    %jmp T_23.12;
T_23.10 ;
    %load/vec4 v0x7ff15b579ec0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.22;
T_23.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %load/vec4 v0x7ff15b579a70_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.22;
T_23.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %load/vec4 v0x7ff15b579a70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.22;
T_23.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %load/vec4 v0x7ff15b579a70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b5799e0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.22;
T_23.22 ;
    %pop/vec4 1;
    %jmp T_23.12;
T_23.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.12;
T_23.12 ;
    %pop/vec4 1;
    %jmp T_23.8;
T_23.1 ;
    %load/vec4 v0x7ff15b57a070_0;
    %load/vec4 v0x7ff15b5796f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.24;
T_23.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5791f0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579800_0;
    %assign/vec4 v0x7ff15b579590_0, 0;
T_23.24 ;
    %jmp T_23.8;
T_23.2 ;
    %load/vec4 v0x7ff15b57a070_0;
    %load/vec4 v0x7ff15b5796f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.26;
T_23.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5791f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579800_0;
    %assign/vec4 v0x7ff15b5794e0_0, 0;
T_23.26 ;
    %jmp T_23.8;
T_23.3 ;
    %load/vec4 v0x7ff15b57a070_0;
    %load/vec4 v0x7ff15b5796f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.28;
T_23.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5791f0_0;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579800_0;
    %assign/vec4 v0x7ff15b5793f0_0, 0;
T_23.28 ;
    %jmp T_23.8;
T_23.4 ;
    %load/vec4 v0x7ff15b57a070_0;
    %load/vec4 v0x7ff15b5796f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579fe0_0;
    %assign/vec4 v0x7ff15b5791f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5796f0_0, 0;
    %jmp T_23.30;
T_23.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %load/vec4 v0x7ff15b579800_0;
    %assign/vec4 v0x7ff15b579350_0, 0;
    %load/vec4 v0x7ff15b5796f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.32, 6;
    %jmp T_23.33;
T_23.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %load/vec4 v0x7ff15b579590_0;
    %load/vec4 v0x7ff15b5794e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b5793f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b579350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %jmp T_23.33;
T_23.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %load/vec4 v0x7ff15b579ec0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.36, 6;
    %jmp T_23.37;
T_23.34 ;
    %load/vec4 v0x7ff15b579590_0;
    %load/vec4 v0x7ff15b5794e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b5793f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b579350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %jmp T_23.37;
T_23.35 ;
    %load/vec4 v0x7ff15b579bd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.38, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ff15b5793f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b579350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %jmp T_23.39;
T_23.38 ;
    %load/vec4 v0x7ff15b5793f0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x7ff15b5793f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b579350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b579c80_0, 0;
T_23.39 ;
    %jmp T_23.37;
T_23.36 ;
    %load/vec4 v0x7ff15b579bd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.40, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff15b579350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %jmp T_23.41;
T_23.40 ;
    %load/vec4 v0x7ff15b579350_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7ff15b579350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff15b579c80_0, 0;
T_23.41 ;
    %jmp T_23.37;
T_23.37 ;
    %pop/vec4 1;
    %jmp T_23.33;
T_23.33 ;
    %pop/vec4 1;
T_23.30 ;
    %jmp T_23.8;
T_23.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5791f0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %load/vec4 v0x7ff15b579a70_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %jmp T_23.8;
T_23.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5791f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %load/vec4 v0x7ff15b579a70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5798a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff15b579950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b579c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b579b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b57a290_0, 0;
    %load/vec4 v0x7ff15b5791f0_0;
    %assign/vec4 v0x7ff15b579130_0, 0;
    %load/vec4 v0x7ff15b579a70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ff15b579640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b579f50_0, 0;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7ff15b580d90;
T_24 ;
    %wait E_0x7ff15b57b160;
    %load/vec4 v0x7ff15b582dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff15b582ac0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff15b582b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b582830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b581d20_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7ff15b582530_0;
    %assign/vec4 v0x7ff15b582ac0_0, 0;
    %load/vec4 v0x7ff15b5825c0_0;
    %assign/vec4 v0x7ff15b582b50_0, 0;
    %load/vec4 v0x7ff15b582410_0;
    %assign/vec4 v0x7ff15b582830_0, 0;
    %load/vec4 v0x7ff15b5824a0_0;
    %assign/vec4 v0x7ff15b581d20_0, 0;
    %load/vec4 v0x7ff15b582380_0;
    %load/vec4 v0x7ff15b582b50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff15b582790, 0, 4;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7ff15b5837b0;
T_25 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b5848c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff15b584730_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7ff15b584680_0;
    %assign/vec4 v0x7ff15b584730_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7ff15b584980;
T_26 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b585d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7ff15b585c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff15b585a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b585870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b585910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b5859c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b585b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b585bb0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7ff15b5856b0_0;
    %assign/vec4 v0x7ff15b585c50_0, 0;
    %load/vec4 v0x7ff15b585560_0;
    %assign/vec4 v0x7ff15b585a60_0, 0;
    %load/vec4 v0x7ff15b585320_0;
    %assign/vec4 v0x7ff15b585870_0, 0;
    %load/vec4 v0x7ff15b5853d0_0;
    %assign/vec4 v0x7ff15b585910_0, 0;
    %load/vec4 v0x7ff15b585480_0;
    %assign/vec4 v0x7ff15b5859c0_0, 0;
    %load/vec4 v0x7ff15b585610_0;
    %assign/vec4 v0x7ff15b585b10_0, 0;
    %load/vec4 v0x7ff15b585e90_0;
    %assign/vec4 v0x7ff15b585bb0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7ff15b584980;
T_27 ;
    %wait E_0x7ff15b585180;
    %load/vec4 v0x7ff15b585c50_0;
    %store/vec4 v0x7ff15b5856b0_0, 0, 5;
    %load/vec4 v0x7ff15b585870_0;
    %store/vec4 v0x7ff15b585320_0, 0, 8;
    %load/vec4 v0x7ff15b585910_0;
    %store/vec4 v0x7ff15b5853d0_0, 0, 3;
    %load/vec4 v0x7ff15b5851f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x7ff15b585a60_0;
    %addi 1, 0, 4;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x7ff15b585a60_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x7ff15b585560_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b585480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b585610_0, 0, 1;
    %load/vec4 v0x7ff15b585c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %jmp T_27.7;
T_27.2 ;
    %load/vec4 v0x7ff15b585bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff15b5856b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b585560_0, 0, 4;
T_27.8 ;
    %jmp T_27.7;
T_27.3 ;
    %load/vec4 v0x7ff15b5851f0_0;
    %load/vec4 v0x7ff15b585a60_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff15b5856b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b585560_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff15b5853d0_0, 0, 3;
T_27.10 ;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0x7ff15b5851f0_0;
    %load/vec4 v0x7ff15b585a60_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0x7ff15b585bb0_0;
    %load/vec4 v0x7ff15b585870_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff15b585320_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b585560_0, 0, 4;
    %load/vec4 v0x7ff15b585910_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff15b5856b0_0, 0, 5;
    %jmp T_27.15;
T_27.14 ;
    %load/vec4 v0x7ff15b585910_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff15b5853d0_0, 0, 3;
T_27.15 ;
T_27.12 ;
    %jmp T_27.7;
T_27.5 ;
    %load/vec4 v0x7ff15b5851f0_0;
    %load/vec4 v0x7ff15b585a60_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %load/vec4 v0x7ff15b585bb0_0;
    %load/vec4 v0x7ff15b585870_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7ff15b585610_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7ff15b5856b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b585560_0, 0, 4;
T_27.16 ;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x7ff15b5851f0_0;
    %load/vec4 v0x7ff15b585a60_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b5856b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b585480_0, 0, 1;
T_27.18 ;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7ff15b5883f0;
T_28 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b589800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7ff15b589610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff15b589370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b589410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b5894c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b5896c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b589760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b589570_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7ff15b589110_0;
    %assign/vec4 v0x7ff15b589610_0, 0;
    %load/vec4 v0x7ff15b588e50_0;
    %assign/vec4 v0x7ff15b589370_0, 0;
    %load/vec4 v0x7ff15b588ee0_0;
    %assign/vec4 v0x7ff15b589410_0, 0;
    %load/vec4 v0x7ff15b588f80_0;
    %assign/vec4 v0x7ff15b5894c0_0, 0;
    %load/vec4 v0x7ff15b5891c0_0;
    %assign/vec4 v0x7ff15b5896c0_0, 0;
    %load/vec4 v0x7ff15b589260_0;
    %assign/vec4 v0x7ff15b589760_0, 0;
    %load/vec4 v0x7ff15b589070_0;
    %assign/vec4 v0x7ff15b589570_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7ff15b5883f0;
T_29 ;
    %wait E_0x7ff15b588c50;
    %load/vec4 v0x7ff15b589610_0;
    %store/vec4 v0x7ff15b589110_0, 0, 5;
    %load/vec4 v0x7ff15b589410_0;
    %store/vec4 v0x7ff15b588ee0_0, 0, 8;
    %load/vec4 v0x7ff15b5894c0_0;
    %store/vec4 v0x7ff15b588f80_0, 0, 3;
    %load/vec4 v0x7ff15b589570_0;
    %store/vec4 v0x7ff15b589070_0, 0, 1;
    %load/vec4 v0x7ff15b588ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x7ff15b589370_0;
    %addi 1, 0, 4;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x7ff15b589370_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x7ff15b588e50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b589260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b5891c0_0, 0, 1;
    %load/vec4 v0x7ff15b589610_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %jmp T_29.7;
T_29.2 ;
    %load/vec4 v0x7ff15b589b40_0;
    %load/vec4 v0x7ff15b589760_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff15b589110_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b588e50_0, 0, 4;
    %load/vec4 v0x7ff15b589a20_0;
    %store/vec4 v0x7ff15b588ee0_0, 0, 8;
    %load/vec4 v0x7ff15b589a20_0;
    %xnor/r;
    %store/vec4 v0x7ff15b589070_0, 0, 1;
T_29.8 ;
    %jmp T_29.7;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b5891c0_0, 0, 1;
    %load/vec4 v0x7ff15b588ce0_0;
    %load/vec4 v0x7ff15b589370_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff15b589110_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b588e50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff15b588f80_0, 0, 3;
T_29.10 ;
    %jmp T_29.7;
T_29.4 ;
    %load/vec4 v0x7ff15b589410_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7ff15b5891c0_0, 0, 1;
    %load/vec4 v0x7ff15b588ce0_0;
    %load/vec4 v0x7ff15b589370_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.12, 8;
    %load/vec4 v0x7ff15b589410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7ff15b588ee0_0, 0, 8;
    %load/vec4 v0x7ff15b5894c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff15b588f80_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b588e50_0, 0, 4;
    %load/vec4 v0x7ff15b5894c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_29.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff15b589110_0, 0, 5;
T_29.14 ;
T_29.12 ;
    %jmp T_29.7;
T_29.5 ;
    %load/vec4 v0x7ff15b589570_0;
    %store/vec4 v0x7ff15b5891c0_0, 0, 1;
    %load/vec4 v0x7ff15b588ce0_0;
    %load/vec4 v0x7ff15b589370_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7ff15b589110_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff15b588e50_0, 0, 4;
T_29.16 ;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x7ff15b588ce0_0;
    %load/vec4 v0x7ff15b589370_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b589110_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b589260_0, 0, 1;
T_29.18 ;
    %jmp T_29.7;
T_29.7 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7ff15b5860f0;
T_30 ;
    %wait E_0x7ff15b57b160;
    %load/vec4 v0x7ff15b588030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b587d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b587dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b587aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b587010_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7ff15b587760_0;
    %assign/vec4 v0x7ff15b587d30_0, 0;
    %load/vec4 v0x7ff15b587810_0;
    %assign/vec4 v0x7ff15b587dc0_0, 0;
    %load/vec4 v0x7ff15b587620_0;
    %assign/vec4 v0x7ff15b587aa0_0, 0;
    %load/vec4 v0x7ff15b5876c0_0;
    %assign/vec4 v0x7ff15b587010_0, 0;
    %load/vec4 v0x7ff15b587570_0;
    %load/vec4 v0x7ff15b587dc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff15b587a00, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7ff15b589c90;
T_31 ;
    %wait E_0x7ff15b57b160;
    %load/vec4 v0x7ff15b58bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff15b58b8e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff15b58b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b58b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b58abc0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7ff15b58b310_0;
    %assign/vec4 v0x7ff15b58b8e0_0, 0;
    %load/vec4 v0x7ff15b58b3c0_0;
    %assign/vec4 v0x7ff15b58b970_0, 0;
    %load/vec4 v0x7ff15b58b1d0_0;
    %assign/vec4 v0x7ff15b58b650_0, 0;
    %load/vec4 v0x7ff15b58b270_0;
    %assign/vec4 v0x7ff15b58abc0_0, 0;
    %load/vec4 v0x7ff15b58b120_0;
    %load/vec4 v0x7ff15b58b970_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff15b58b5b0, 0, 4;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7ff15b583100;
T_32 ;
    %wait E_0x7ff15b571e20;
    %load/vec4 v0x7ff15b58c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b58c100_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7ff15b58bfe0_0;
    %assign/vec4 v0x7ff15b58c100_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7ff15b580190;
T_33 ;
    %wait E_0x7ff15b57b160;
    %load/vec4 v0x7ff15b58ed10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7ff15b58e6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff15b58e170_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7ff15b58e2d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7ff15b58e020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff15b58e220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b58e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b58e800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b58e610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff15b58d950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b58e380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff15b58e0c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7ff15b58d750_0;
    %assign/vec4 v0x7ff15b58e6a0_0, 0;
    %load/vec4 v0x7ff15b58d3f0_0;
    %assign/vec4 v0x7ff15b58e170_0, 0;
    %load/vec4 v0x7ff15b58d550_0;
    %assign/vec4 v0x7ff15b58e2d0_0, 0;
    %load/vec4 v0x7ff15b58d210_0;
    %assign/vec4 v0x7ff15b58e020_0, 0;
    %load/vec4 v0x7ff15b58d4a0_0;
    %assign/vec4 v0x7ff15b58e220_0, 0;
    %load/vec4 v0x7ff15b58d800_0;
    %assign/vec4 v0x7ff15b58e730_0, 0;
    %load/vec4 v0x7ff15b58d8b0_0;
    %assign/vec4 v0x7ff15b58e800_0, 0;
    %load/vec4 v0x7ff15b58d6b0_0;
    %assign/vec4 v0x7ff15b58e610_0, 0;
    %load/vec4 v0x7ff15b58d600_0;
    %assign/vec4 v0x7ff15b58d950_0, 0;
    %load/vec4 v0x7ff15b58db70_0;
    %assign/vec4 v0x7ff15b58e380_0, 0;
    %load/vec4 v0x7ff15b58d2c0_0;
    %assign/vec4 v0x7ff15b58e0c0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7ff15b580190;
T_34 ;
    %wait E_0x7ff15b57b9b0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff15b58dad0_0, 0, 8;
    %load/vec4 v0x7ff15b58db70_0;
    %load/vec4 v0x7ff15b58df00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7ff15b58de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %jmp T_34.7;
T_34.2 ;
    %load/vec4 v0x7ff15b58dd50_0;
    %store/vec4 v0x7ff15b58dad0_0, 0, 8;
    %jmp T_34.7;
T_34.3 ;
    %load/vec4 v0x7ff15b58e0c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ff15b58dad0_0, 0, 8;
    %jmp T_34.7;
T_34.4 ;
    %load/vec4 v0x7ff15b58e0c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7ff15b58dad0_0, 0, 8;
    %jmp T_34.7;
T_34.5 ;
    %load/vec4 v0x7ff15b58e0c0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7ff15b58dad0_0, 0, 8;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x7ff15b58e0c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7ff15b58dad0_0, 0, 8;
    %jmp T_34.7;
T_34.7 ;
    %pop/vec4 1;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7ff15b580190;
T_35 ;
    %wait E_0x7ff15b57d730;
    %load/vec4 v0x7ff15b58e6a0_0;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %load/vec4 v0x7ff15b58e170_0;
    %store/vec4 v0x7ff15b58d3f0_0, 0, 3;
    %load/vec4 v0x7ff15b58e2d0_0;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58e020_0;
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %load/vec4 v0x7ff15b58e220_0;
    %store/vec4 v0x7ff15b58d4a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b58eac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b58dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b58d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff15b58d600_0, 0, 8;
    %load/vec4 v0x7ff15b58df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff15b58d4a0_0, 4, 1;
T_35.0 ;
    %load/vec4 v0x7ff15b58e380_0;
    %inv;
    %load/vec4 v0x7ff15b58db70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7ff15b58df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x7ff15b58de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %jmp T_35.8;
T_35.6 ;
    %load/vec4 v0x7ff15b58f010_0;
    %nor/r;
    %load/vec4 v0x7ff15b58da40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v0x7ff15b58da40_0;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
T_35.9 ;
    %vpi_call 18 242 "$write", "%c", v0x7ff15b58da40_0 {0 0 0};
    %jmp T_35.8;
T_35.7 ;
    %load/vec4 v0x7ff15b58f010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
T_35.11 ;
    %vpi_call 18 249 "$display", "IO:Return" {0 0 0};
    %vpi_call 18 250 "$finish" {0 0 0};
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x7ff15b58de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v0x7ff15b58dc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58dde0_0, 0, 1;
T_35.15 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %load/vec4 v0x7ff15b58dcc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58eb60_0;
    %store/vec4 v0x7ff15b58d600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d6b0_0, 0, 1;
T_35.17 ;
    %jmp T_35.14;
T_35.14 ;
    %pop/vec4 1;
T_35.5 ;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7ff15b58e6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_35.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_35.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_35.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_35.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_35.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %jmp T_35.32;
T_35.19 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58eb60_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_35.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.36;
T_35.35 ;
    %load/vec4 v0x7ff15b58eb60_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_35.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
T_35.37 ;
T_35.36 ;
T_35.33 ;
    %jmp T_35.32;
T_35.20 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff15b58d3f0_0, 0, 3;
    %load/vec4 v0x7ff15b58eb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_35.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_35.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_35.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_35.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff15b58d4a0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
    %jmp T_35.52;
T_35.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
    %jmp T_35.52;
T_35.52 ;
    %pop/vec4 1;
T_35.39 ;
    %jmp T_35.32;
T_35.21 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58e170_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff15b58d3f0_0, 0, 3;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.55, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %pad/u 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %jmp T_35.56;
T_35.55 ;
    %load/vec4 v0x7ff15b58eb60_0;
    %load/vec4 v0x7ff15b58e2d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58d550_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_35.58, 8;
T_35.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.58, 8;
 ; End of false expr.
    %blend;
T_35.58;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.56 ;
T_35.53 ;
    %jmp T_35.32;
T_35.22 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58e2d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58eb60_0;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
    %load/vec4 v0x7ff15b58d550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.61 ;
T_35.59 ;
    %jmp T_35.32;
T_35.23 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58e170_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff15b58d3f0_0, 0, 3;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.65, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %pad/u 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %jmp T_35.66;
T_35.65 ;
    %load/vec4 v0x7ff15b58eb60_0;
    %load/vec4 v0x7ff15b58e2d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58d550_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_35.68, 8;
T_35.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.68, 8;
 ; End of false expr.
    %blend;
T_35.68;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.66 ;
T_35.63 ;
    %jmp T_35.32;
T_35.24 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58e2d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.71, 8;
    %load/vec4 v0x7ff15b58eb60_0;
    %store/vec4 v0x7ff15b58d600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d6b0_0, 0, 1;
T_35.71 ;
    %load/vec4 v0x7ff15b58d550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.73 ;
T_35.69 ;
    %jmp T_35.32;
T_35.25 ;
    %load/vec4 v0x7ff15b58f010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.75, 8;
    %load/vec4 v0x7ff15b58e220_0;
    %pad/u 8;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.75 ;
    %jmp T_35.32;
T_35.26 ;
    %load/vec4 v0x7ff15b58f010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.77 ;
    %jmp T_35.32;
T_35.27 ;
    %load/vec4 v0x7ff15b58f010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.79, 8;
    %load/vec4 v0x7ff15b58e2d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %ix/getv 4, v0x7ff15b58e020_0;
    %load/vec4a v0x7ff15b58d130, 4;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
    %load/vec4 v0x7ff15b58e020_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %load/vec4 v0x7ff15b58d550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.81 ;
T_35.79 ;
    %jmp T_35.32;
T_35.28 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58e170_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff15b58d3f0_0, 0, 3;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.85, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %pad/u 17;
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %jmp T_35.86;
T_35.85 ;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7ff15b58eb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b58e020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %jmp T_35.88;
T_35.87 ;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.89, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7ff15b58e020_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %jmp T_35.90;
T_35.89 ;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.91, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %pad/u 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %jmp T_35.92;
T_35.91 ;
    %load/vec4 v0x7ff15b58eb60_0;
    %load/vec4 v0x7ff15b58e2d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58d550_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_35.94, 8;
T_35.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.94, 8;
 ; End of false expr.
    %blend;
T_35.94;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.92 ;
T_35.90 ;
T_35.88 ;
T_35.86 ;
T_35.83 ;
    %jmp T_35.32;
T_35.29 ;
    %load/vec4 v0x7ff15b58e2d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.95, 8;
    %load/vec4 v0x7ff15b58e2d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %jmp T_35.96;
T_35.95 ;
    %load/vec4 v0x7ff15b58f010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.97, 8;
    %load/vec4 v0x7ff15b58e2d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58e960_0;
    %store/vec4 v0x7ff15b58d800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58d8b0_0, 0, 1;
    %load/vec4 v0x7ff15b58e020_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %load/vec4 v0x7ff15b58d550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.99 ;
T_35.97 ;
T_35.96 ;
    %jmp T_35.32;
T_35.30 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58e170_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff15b58d3f0_0, 0, 3;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.103, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %pad/u 17;
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %jmp T_35.104;
T_35.103 ;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7ff15b58eb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff15b58e020_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %jmp T_35.106;
T_35.105 ;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.107, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7ff15b58e020_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %jmp T_35.108;
T_35.107 ;
    %load/vec4 v0x7ff15b58e170_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.109, 4;
    %load/vec4 v0x7ff15b58eb60_0;
    %pad/u 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %jmp T_35.110;
T_35.109 ;
    %load/vec4 v0x7ff15b58eb60_0;
    %load/vec4 v0x7ff15b58e2d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58d550_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_35.112, 8;
T_35.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.112, 8;
 ; End of false expr.
    %blend;
T_35.112;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.110 ;
T_35.108 ;
T_35.106 ;
T_35.104 ;
T_35.101 ;
    %jmp T_35.32;
T_35.31 ;
    %load/vec4 v0x7ff15b58ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58ec40_0, 0, 1;
    %load/vec4 v0x7ff15b58e2d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7ff15b58d550_0, 0, 17;
    %load/vec4 v0x7ff15b58e020_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7ff15b58d210_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b58eac0_0, 0, 1;
    %load/vec4 v0x7ff15b58d550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff15b58d750_0, 0, 5;
T_35.115 ;
T_35.113 ;
    %jmp T_35.32;
T_35.32 ;
    %pop/vec4 1;
T_35.3 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7ff15b56f300;
T_36 ;
    %wait E_0x7ff15b56f7b0;
    %load/vec4 v0x7ff15b591880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b592ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff15b592b60_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff15b592b60_0, 0;
    %load/vec4 v0x7ff15b592b60_0;
    %assign/vec4 v0x7ff15b592ad0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7ff15b500b50;
T_37 ;
    %vpi_call 3 21 "$dumpfile", "main.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b592c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff15b592cf0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_37.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.1, 5;
    %jmp/1 T_37.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7ff15b592c30_0;
    %nor/r;
    %store/vec4 v0x7ff15b592c30_0, 0, 1;
    %jmp T_37.0;
T_37.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff15b592cf0_0, 0, 1;
T_37.2 ;
    %delay 1000, 0;
    %load/vec4 v0x7ff15b592c30_0;
    %nor/r;
    %store/vec4 v0x7ff15b592c30_0, 0, 1;
    %jmp T_37.2;
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "./block_ram.v";
    "testbench.v";
    "./riscv_top.v";
    "./cpu.v";
    "./ctrl.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if.v";
    "./if_id.v";
    "./mem.v";
    "./mem_ctrl.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
    "./hci.v";
    "./fifo.v";
    "./uart.v";
    "./uart_baud_clk.v";
    "./uart_rx.v";
    "./uart_tx.v";
    "./ram.v";
