<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>t4_hw.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_hw.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="pcie_memwin,rsp_ctrl,sge_qstat "/>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_hw.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>cxgbe</a>/<a href='./'>base</a>/<a href='t4_hw.h.html'>t4_hw.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> *   BSD LICENSE</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *   Copyright(c) 2014-2017 Chelsio Communications.</i></td></tr>
<tr><th id="5">5</th><td><i> *   All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *   Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> *   modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> *   are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> *     * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *       notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> *     * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *       notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="15">15</th><td><i> *       the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="16">16</th><td><i> *       distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *     * Neither the name of Chelsio Communications nor the names of its</i></td></tr>
<tr><th id="18">18</th><td><i> *       contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="19">19</th><td><i> *       from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="23">23</th><td><i> *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</i></td></tr>
<tr><th id="24">24</th><td><i> *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</i></td></tr>
<tr><th id="25">25</th><td><i> *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i> *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i> *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="28">28</th><td><i> *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="29">29</th><td><i> *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="30">30</th><td><i> *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="31">31</th><td><i> *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/__T4_HW_H">__T4_HW_H</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/__T4_HW_H" data-ref="_M/__T4_HW_H">__T4_HW_H</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>enum</b> {</td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="NCHAN" title='NCHAN' data-ref="NCHAN">NCHAN</dfn>           = <var>4</var>,     <i>/* # of HW channels */</i></td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="EEPROMSIZE" title='EEPROMSIZE' data-ref="EEPROMSIZE">EEPROMSIZE</dfn>      = <var>17408</var>, <i>/* Serial EEPROM physical size */</i></td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="EEPROMVSIZE" title='EEPROMVSIZE' data-ref="EEPROMVSIZE">EEPROMVSIZE</dfn>     = <var>32768</var>, <i>/* Serial EEPROM virtual address space size */</i></td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="EEPROMPFSIZE" title='EEPROMPFSIZE' data-ref="EEPROMPFSIZE">EEPROMPFSIZE</dfn>    = <var>1024</var>,  <i>/* EEPROM writable area size for PFn, n&gt;0 */</i></td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="NMTUS" title='NMTUS' data-ref="NMTUS">NMTUS</dfn>           = <var>16</var>,    <i>/* size of MTU table */</i></td></tr>
<tr><th id="43">43</th><td>	<dfn class="enum" id="NCCTRL_WIN" title='NCCTRL_WIN' data-ref="NCCTRL_WIN">NCCTRL_WIN</dfn>      = <var>32</var>,    <i>/* # of congestion control windows */</i></td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="MBOX_LEN" title='MBOX_LEN' data-ref="MBOX_LEN">MBOX_LEN</dfn>        = <var>64</var>,    <i>/* mailbox size in bytes */</i></td></tr>
<tr><th id="45">45</th><td>	<dfn class="enum" id="UDBS_SEG_SIZE" title='UDBS_SEG_SIZE' data-ref="UDBS_SEG_SIZE">UDBS_SEG_SIZE</dfn>   = <var>128</var>,   <i>/* segment size for BAR2 user doorbells */</i></td></tr>
<tr><th id="46">46</th><td>};</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>enum</b> {</td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="CIMLA_SIZE" title='CIMLA_SIZE' data-ref="CIMLA_SIZE">CIMLA_SIZE</dfn>     = <var>2048</var>,  <i>/* # of 32-bit words in CIM LA */</i></td></tr>
<tr><th id="50">50</th><td>};</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>enum</b> {</td></tr>
<tr><th id="53">53</th><td>	<dfn class="enum" id="SF_SEC_SIZE" title='SF_SEC_SIZE' data-ref="SF_SEC_SIZE">SF_SEC_SIZE</dfn> = <var>64</var> * <var>1024</var>,      <i>/* serial flash sector size */</i></td></tr>
<tr><th id="54">54</th><td>};</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>enum</b> {</td></tr>
<tr><th id="57">57</th><td>	<dfn class="enum" id="SGE_NTIMERS" title='SGE_NTIMERS' data-ref="SGE_NTIMERS">SGE_NTIMERS</dfn> = <var>6</var>,          <i>/* # of interrupt holdoff timer values */</i></td></tr>
<tr><th id="58">58</th><td>	<dfn class="enum" id="SGE_NCOUNTERS" title='SGE_NCOUNTERS' data-ref="SGE_NCOUNTERS">SGE_NCOUNTERS</dfn> = <var>4</var>,        <i>/* # of interrupt packet counter values */</i></td></tr>
<tr><th id="59">59</th><td>};</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* PCI-e memory window access */</i></td></tr>
<tr><th id="62">62</th><td><b>enum</b> <dfn class="type def" id="pcie_memwin" title='pcie_memwin' data-ref="pcie_memwin">pcie_memwin</dfn> {</td></tr>
<tr><th id="63">63</th><td>	<dfn class="enum" id="MEMWIN_NIC" title='MEMWIN_NIC' data-ref="MEMWIN_NIC">MEMWIN_NIC</dfn>      = <var>0</var>,</td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>enum</b> {</td></tr>
<tr><th id="67">67</th><td>	<dfn class="enum" id="SGE_MAX_WR_LEN" title='SGE_MAX_WR_LEN' data-ref="SGE_MAX_WR_LEN">SGE_MAX_WR_LEN</dfn> = <var>512</var>,     <i>/* max WR size in bytes */</i></td></tr>
<tr><th id="68">68</th><td>	<dfn class="enum" id="SGE_EQ_IDXSIZE" title='SGE_EQ_IDXSIZE' data-ref="SGE_EQ_IDXSIZE">SGE_EQ_IDXSIZE</dfn> = <var>64</var>,      <i>/* egress queue pidx/cidx unit size */</i></td></tr>
<tr><th id="69">69</th><td>	<i>/* max no. of desc allowed in WR */</i></td></tr>
<tr><th id="70">70</th><td>	<dfn class="enum" id="SGE_MAX_WR_NDESC" title='SGE_MAX_WR_NDESC' data-ref="SGE_MAX_WR_NDESC">SGE_MAX_WR_NDESC</dfn> = <a class="enum" href="#SGE_MAX_WR_LEN" title='SGE_MAX_WR_LEN' data-ref="SGE_MAX_WR_LEN">SGE_MAX_WR_LEN</a> / <a class="enum" href="#SGE_EQ_IDXSIZE" title='SGE_EQ_IDXSIZE' data-ref="SGE_EQ_IDXSIZE">SGE_EQ_IDXSIZE</a>,</td></tr>
<tr><th id="71">71</th><td>};</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>struct</b> <dfn class="type def" id="sge_qstat" title='sge_qstat' data-ref="sge_qstat">sge_qstat</dfn> {                <i>/* data written to SGE queue status entries */</i></td></tr>
<tr><th id="74">74</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="sge_qstat::qid" title='sge_qstat::qid' data-ref="sge_qstat::qid">qid</dfn>;</td></tr>
<tr><th id="75">75</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="sge_qstat::cidx" title='sge_qstat::cidx' data-ref="sge_qstat::cidx">cidx</dfn>;</td></tr>
<tr><th id="76">76</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="sge_qstat::pidx" title='sge_qstat::pidx' data-ref="sge_qstat::pidx">pidx</dfn>;</td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * Structure for last 128 bits of response descriptors</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><b>struct</b> <dfn class="type def" id="rsp_ctrl" title='rsp_ctrl' data-ref="rsp_ctrl">rsp_ctrl</dfn> {</td></tr>
<tr><th id="83">83</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="rsp_ctrl::hdrbuflen_pidx" title='rsp_ctrl::hdrbuflen_pidx' data-ref="rsp_ctrl::hdrbuflen_pidx">hdrbuflen_pidx</dfn>;</td></tr>
<tr><th id="84">84</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="rsp_ctrl::pldbuflen_qid" title='rsp_ctrl::pldbuflen_qid' data-ref="rsp_ctrl::pldbuflen_qid">pldbuflen_qid</dfn>;</td></tr>
<tr><th id="85">85</th><td>	<b>union</b> {</td></tr>
<tr><th id="86">86</th><td>		<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rsp_ctrl::(anonymous)::type_gen" title='rsp_ctrl::(anonymous union)::type_gen' data-ref="rsp_ctrl::(anonymous)::type_gen">type_gen</dfn>;</td></tr>
<tr><th id="87">87</th><td>		<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="rsp_ctrl::(anonymous)::last_flit" title='rsp_ctrl::(anonymous union)::last_flit' data-ref="rsp_ctrl::(anonymous)::last_flit">last_flit</dfn>;</td></tr>
<tr><th id="88">88</th><td>	} <dfn class="decl field" id="rsp_ctrl::u" title='rsp_ctrl::u' data-ref="rsp_ctrl::u">u</dfn>;</td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/S_RSPD_NEWBUF" data-ref="_M/S_RSPD_NEWBUF">S_RSPD_NEWBUF</dfn>    31</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/V_RSPD_NEWBUF" data-ref="_M/V_RSPD_NEWBUF">V_RSPD_NEWBUF</dfn>(x) ((x) &lt;&lt; S_RSPD_NEWBUF)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/F_RSPD_NEWBUF" data-ref="_M/F_RSPD_NEWBUF">F_RSPD_NEWBUF</dfn>    V_RSPD_NEWBUF(1U)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/S_RSPD_LEN" data-ref="_M/S_RSPD_LEN">S_RSPD_LEN</dfn>    0</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/M_RSPD_LEN" data-ref="_M/M_RSPD_LEN">M_RSPD_LEN</dfn>    0x7fffffff</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/V_RSPD_LEN" data-ref="_M/V_RSPD_LEN">V_RSPD_LEN</dfn>(x) ((x) &lt;&lt; S_RSPD_LEN)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/G_RSPD_LEN" data-ref="_M/G_RSPD_LEN">G_RSPD_LEN</dfn>(x) (((x) &gt;&gt; S_RSPD_LEN) &amp; M_RSPD_LEN)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/S_RSPD_GEN" data-ref="_M/S_RSPD_GEN">S_RSPD_GEN</dfn>    7</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/V_RSPD_GEN" data-ref="_M/V_RSPD_GEN">V_RSPD_GEN</dfn>(x) ((x) &lt;&lt; S_RSPD_GEN)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/F_RSPD_GEN" data-ref="_M/F_RSPD_GEN">F_RSPD_GEN</dfn>    V_RSPD_GEN(1U)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/S_RSPD_TYPE" data-ref="_M/S_RSPD_TYPE">S_RSPD_TYPE</dfn>    4</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/M_RSPD_TYPE" data-ref="_M/M_RSPD_TYPE">M_RSPD_TYPE</dfn>    0x3</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/V_RSPD_TYPE" data-ref="_M/V_RSPD_TYPE">V_RSPD_TYPE</dfn>(x) ((x) &lt;&lt; S_RSPD_TYPE)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/G_RSPD_TYPE" data-ref="_M/G_RSPD_TYPE">G_RSPD_TYPE</dfn>(x) (((x) &gt;&gt; S_RSPD_TYPE) &amp; M_RSPD_TYPE)</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/* Rx queue interrupt deferral field: timer index */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/S_QINTR_CNT_EN" data-ref="_M/S_QINTR_CNT_EN">S_QINTR_CNT_EN</dfn>    0</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/V_QINTR_CNT_EN" data-ref="_M/V_QINTR_CNT_EN">V_QINTR_CNT_EN</dfn>(x) ((x) &lt;&lt; S_QINTR_CNT_EN)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/F_QINTR_CNT_EN" data-ref="_M/F_QINTR_CNT_EN">F_QINTR_CNT_EN</dfn>    V_QINTR_CNT_EN(1U)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/S_QINTR_TIMER_IDX" data-ref="_M/S_QINTR_TIMER_IDX">S_QINTR_TIMER_IDX</dfn>    1</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/M_QINTR_TIMER_IDX" data-ref="_M/M_QINTR_TIMER_IDX">M_QINTR_TIMER_IDX</dfn>    0x7</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/V_QINTR_TIMER_IDX" data-ref="_M/V_QINTR_TIMER_IDX">V_QINTR_TIMER_IDX</dfn>(x) ((x) &lt;&lt; S_QINTR_TIMER_IDX)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/G_QINTR_TIMER_IDX" data-ref="_M/G_QINTR_TIMER_IDX">G_QINTR_TIMER_IDX</dfn>(x) (((x) &gt;&gt; S_QINTR_TIMER_IDX) &amp; M_QINTR_TIMER_IDX)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/*</i></td></tr>
<tr><th id="120">120</th><td><i> * Flash layout.</i></td></tr>
<tr><th id="121">121</th><td><i> */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/FLASH_START" data-ref="_M/FLASH_START">FLASH_START</dfn>(start)      ((start) * <a class="enum" href="#SF_SEC_SIZE" title='SF_SEC_SIZE' data-ref="SF_SEC_SIZE">SF_SEC_SIZE</a>)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/FLASH_MAX_SIZE" data-ref="_M/FLASH_MAX_SIZE">FLASH_MAX_SIZE</dfn>(nsecs)   ((nsecs) * <a class="enum" href="#SF_SEC_SIZE" title='SF_SEC_SIZE' data-ref="SF_SEC_SIZE">SF_SEC_SIZE</a>)</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><b>enum</b> {</td></tr>
<tr><th id="126">126</th><td>	<i>/*</i></td></tr>
<tr><th id="127">127</th><td><i>	 * Various Expansion-ROM boot images, etc.</i></td></tr>
<tr><th id="128">128</th><td><i>	 */</i></td></tr>
<tr><th id="129">129</th><td>	<dfn class="enum" id="FLASH_EXP_ROM_START_SEC" title='FLASH_EXP_ROM_START_SEC' data-ref="FLASH_EXP_ROM_START_SEC">FLASH_EXP_ROM_START_SEC</dfn> = <var>0</var>,</td></tr>
<tr><th id="130">130</th><td>	<dfn class="enum" id="FLASH_EXP_ROM_NSECS" title='FLASH_EXP_ROM_NSECS' data-ref="FLASH_EXP_ROM_NSECS">FLASH_EXP_ROM_NSECS</dfn> = <var>6</var>,</td></tr>
<tr><th id="131">131</th><td>	<dfn class="enum" id="FLASH_EXP_ROM_START" title='FLASH_EXP_ROM_START' data-ref="FLASH_EXP_ROM_START">FLASH_EXP_ROM_START</dfn> = <a class="macro" href="#122" title="((FLASH_EXP_ROM_START_SEC) * SF_SEC_SIZE)" data-ref="_M/FLASH_START">FLASH_START</a>(<a class="enum" href="#FLASH_EXP_ROM_START_SEC" title='FLASH_EXP_ROM_START_SEC' data-ref="FLASH_EXP_ROM_START_SEC">FLASH_EXP_ROM_START_SEC</a>),</td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="FLASH_EXP_ROM_MAX_SIZE" title='FLASH_EXP_ROM_MAX_SIZE' data-ref="FLASH_EXP_ROM_MAX_SIZE">FLASH_EXP_ROM_MAX_SIZE</dfn> = <a class="macro" href="#123" title="((FLASH_EXP_ROM_NSECS) * SF_SEC_SIZE)" data-ref="_M/FLASH_MAX_SIZE">FLASH_MAX_SIZE</a>(<a class="enum" href="#FLASH_EXP_ROM_NSECS" title='FLASH_EXP_ROM_NSECS' data-ref="FLASH_EXP_ROM_NSECS">FLASH_EXP_ROM_NSECS</a>),</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>	<i>/*</i></td></tr>
<tr><th id="135">135</th><td><i>	 * Location of firmware image in FLASH.</i></td></tr>
<tr><th id="136">136</th><td><i>	 */</i></td></tr>
<tr><th id="137">137</th><td>	<dfn class="enum" id="FLASH_FW_START_SEC" title='FLASH_FW_START_SEC' data-ref="FLASH_FW_START_SEC">FLASH_FW_START_SEC</dfn> = <var>8</var>,</td></tr>
<tr><th id="138">138</th><td>	<dfn class="enum" id="FLASH_FW_NSECS" title='FLASH_FW_NSECS' data-ref="FLASH_FW_NSECS">FLASH_FW_NSECS</dfn> = <var>16</var>,</td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="FLASH_FW_START" title='FLASH_FW_START' data-ref="FLASH_FW_START">FLASH_FW_START</dfn> = <a class="macro" href="#122" title="((FLASH_FW_START_SEC) * SF_SEC_SIZE)" data-ref="_M/FLASH_START">FLASH_START</a>(<a class="enum" href="#FLASH_FW_START_SEC" title='FLASH_FW_START_SEC' data-ref="FLASH_FW_START_SEC">FLASH_FW_START_SEC</a>),</td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="FLASH_FW_MAX_SIZE" title='FLASH_FW_MAX_SIZE' data-ref="FLASH_FW_MAX_SIZE">FLASH_FW_MAX_SIZE</dfn> = <a class="macro" href="#123" title="((FLASH_FW_NSECS) * SF_SEC_SIZE)" data-ref="_M/FLASH_MAX_SIZE">FLASH_MAX_SIZE</a>(<a class="enum" href="#FLASH_FW_NSECS" title='FLASH_FW_NSECS' data-ref="FLASH_FW_NSECS">FLASH_FW_NSECS</a>),</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<i>/*</i></td></tr>
<tr><th id="143">143</th><td><i>	 * Location of bootstrap firmware image in FLASH.</i></td></tr>
<tr><th id="144">144</th><td><i>	 */</i></td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="FLASH_FWBOOTSTRAP_START_SEC" title='FLASH_FWBOOTSTRAP_START_SEC' data-ref="FLASH_FWBOOTSTRAP_START_SEC">FLASH_FWBOOTSTRAP_START_SEC</dfn> = <var>27</var>,</td></tr>
<tr><th id="146">146</th><td>	<dfn class="enum" id="FLASH_FWBOOTSTRAP_NSECS" title='FLASH_FWBOOTSTRAP_NSECS' data-ref="FLASH_FWBOOTSTRAP_NSECS">FLASH_FWBOOTSTRAP_NSECS</dfn> = <var>1</var>,</td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="FLASH_FWBOOTSTRAP_START" title='FLASH_FWBOOTSTRAP_START' data-ref="FLASH_FWBOOTSTRAP_START">FLASH_FWBOOTSTRAP_START</dfn> = <a class="macro" href="#122" title="((FLASH_FWBOOTSTRAP_START_SEC) * SF_SEC_SIZE)" data-ref="_M/FLASH_START">FLASH_START</a>(<a class="enum" href="#FLASH_FWBOOTSTRAP_START_SEC" title='FLASH_FWBOOTSTRAP_START_SEC' data-ref="FLASH_FWBOOTSTRAP_START_SEC">FLASH_FWBOOTSTRAP_START_SEC</a>),</td></tr>
<tr><th id="148">148</th><td>	<dfn class="enum" id="FLASH_FWBOOTSTRAP_MAX_SIZE" title='FLASH_FWBOOTSTRAP_MAX_SIZE' data-ref="FLASH_FWBOOTSTRAP_MAX_SIZE">FLASH_FWBOOTSTRAP_MAX_SIZE</dfn> = <a class="macro" href="#123" title="((FLASH_FWBOOTSTRAP_NSECS) * SF_SEC_SIZE)" data-ref="_M/FLASH_MAX_SIZE">FLASH_MAX_SIZE</a>(<a class="enum" href="#FLASH_FWBOOTSTRAP_NSECS" title='FLASH_FWBOOTSTRAP_NSECS' data-ref="FLASH_FWBOOTSTRAP_NSECS">FLASH_FWBOOTSTRAP_NSECS</a>),</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>	<i>/*</i></td></tr>
<tr><th id="151">151</th><td><i>	 * Location of Firmware Configuration File in FLASH.</i></td></tr>
<tr><th id="152">152</th><td><i>	 */</i></td></tr>
<tr><th id="153">153</th><td>	<dfn class="enum" id="FLASH_CFG_START_SEC" title='FLASH_CFG_START_SEC' data-ref="FLASH_CFG_START_SEC">FLASH_CFG_START_SEC</dfn> = <var>31</var>,</td></tr>
<tr><th id="154">154</th><td>	<dfn class="enum" id="FLASH_CFG_NSECS" title='FLASH_CFG_NSECS' data-ref="FLASH_CFG_NSECS">FLASH_CFG_NSECS</dfn> = <var>1</var>,</td></tr>
<tr><th id="155">155</th><td>	<dfn class="enum" id="FLASH_CFG_START" title='FLASH_CFG_START' data-ref="FLASH_CFG_START">FLASH_CFG_START</dfn> = <a class="macro" href="#122" title="((FLASH_CFG_START_SEC) * SF_SEC_SIZE)" data-ref="_M/FLASH_START">FLASH_START</a>(<a class="enum" href="#FLASH_CFG_START_SEC" title='FLASH_CFG_START_SEC' data-ref="FLASH_CFG_START_SEC">FLASH_CFG_START_SEC</a>),</td></tr>
<tr><th id="156">156</th><td>	<dfn class="enum" id="FLASH_CFG_MAX_SIZE" title='FLASH_CFG_MAX_SIZE' data-ref="FLASH_CFG_MAX_SIZE">FLASH_CFG_MAX_SIZE</dfn> = <a class="macro" href="#123" title="((FLASH_CFG_NSECS) * SF_SEC_SIZE)" data-ref="_M/FLASH_MAX_SIZE">FLASH_MAX_SIZE</a>(<a class="enum" href="#FLASH_CFG_NSECS" title='FLASH_CFG_NSECS' data-ref="FLASH_CFG_NSECS">FLASH_CFG_NSECS</a>),</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>	<i>/*</i></td></tr>
<tr><th id="159">159</th><td><i>	 * We don't support FLASH devices which can't support the full</i></td></tr>
<tr><th id="160">160</th><td><i>	 * standard set of sections which we need for normal operations.</i></td></tr>
<tr><th id="161">161</th><td><i>	 */</i></td></tr>
<tr><th id="162">162</th><td>	<dfn class="enum" id="FLASH_MIN_SIZE" title='FLASH_MIN_SIZE' data-ref="FLASH_MIN_SIZE">FLASH_MIN_SIZE</dfn> = <a class="enum" href="#FLASH_CFG_START" title='FLASH_CFG_START' data-ref="FLASH_CFG_START">FLASH_CFG_START</a> + <a class="enum" href="#FLASH_CFG_MAX_SIZE" title='FLASH_CFG_MAX_SIZE' data-ref="FLASH_CFG_MAX_SIZE">FLASH_CFG_MAX_SIZE</a>,</td></tr>
<tr><th id="163">163</th><td>};</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#undef <a class="macro" href="#122" data-ref="_M/FLASH_START">FLASH_START</a></u></td></tr>
<tr><th id="166">166</th><td><u>#undef <a class="macro" href="#123" data-ref="_M/FLASH_MAX_SIZE">FLASH_MAX_SIZE</a></u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#<span data-ppcond="34">endif</span> /* __T4_HW_H */</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='t4_hw.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_hw.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
