<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p540" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_540{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_540{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_540{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_540{left:69px;bottom:752px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_540{left:69px;bottom:725px;}
#t6_540{left:95px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t7_540{left:472px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_540{left:95px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t9_540{left:95px;bottom:695px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#ta_540{left:69px;bottom:669px;}
#tb_540{left:95px;bottom:672px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#tc_540{left:464px;bottom:672px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#td_540{left:95px;bottom:655px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#te_540{left:747px;bottom:655px;}
#tf_540{left:760px;bottom:655px;}
#tg_540{left:776px;bottom:655px;letter-spacing:-0.12px;word-spacing:-1.34px;}
#th_540{left:95px;bottom:639px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#ti_540{left:69px;bottom:612px;}
#tj_540{left:95px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.67px;}
#tk_540{left:415px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tl_540{left:95px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_540{left:95px;bottom:582px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_540{left:69px;bottom:556px;}
#to_540{left:95px;bottom:559px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tp_540{left:413px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tq_540{left:95px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_540{left:95px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ts_540{left:69px;bottom:499px;}
#tt_540{left:95px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_540{left:488px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_540{left:95px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_540{left:95px;bottom:469px;letter-spacing:-0.13px;word-spacing:-0.32px;}
#tx_540{left:69px;bottom:443px;}
#ty_540{left:95px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_540{left:381px;bottom:446px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_540{left:95px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_540{left:95px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_540{left:95px;bottom:396px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t13_540{left:69px;bottom:369px;}
#t14_540{left:95px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_540{left:442px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_540{left:95px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_540{left:95px;bottom:339px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_540{left:69px;bottom:313px;}
#t19_540{left:95px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_540{left:391px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1b_540{left:95px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_540{left:95px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_540{left:95px;bottom:266px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1e_540{left:69px;bottom:239px;}
#t1f_540{left:95px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_540{left:442px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_540{left:95px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_540{left:95px;bottom:209px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1j_540{left:69px;bottom:183px;}
#t1k_540{left:95px;bottom:186px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#t1l_540{left:444px;bottom:186px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1m_540{left:95px;bottom:170px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_540{left:95px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_540{left:95px;bottom:136px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1p_540{left:290px;bottom:829px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1q_540{left:391px;bottom:829px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t1r_540{left:254px;bottom:1049px;letter-spacing:0.01px;}
#t1s_540{left:662px;bottom:1049px;}
#t1t_540{left:339px;bottom:1025px;letter-spacing:0.11px;}
#t1u_540{left:519px;bottom:1049px;letter-spacing:0.01px;}
#t1v_540{left:257px;bottom:976px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t1w_540{left:650px;bottom:1049px;}
#t1x_540{left:638px;bottom:1049px;}
#t1y_540{left:626px;bottom:1049px;}
#t1z_540{left:611px;bottom:1049px;}
#t20_540{left:598px;bottom:1049px;}
#t21_540{left:570px;bottom:1049px;}
#t22_540{left:533px;bottom:1049px;letter-spacing:0.01px;}
#t23_540{left:506px;bottom:1049px;letter-spacing:0.01px;}
#t24_540{left:468px;bottom:1049px;letter-spacing:0.18px;}
#t25_540{left:453px;bottom:1049px;letter-spacing:0.01px;}
#t26_540{left:441px;bottom:1049px;letter-spacing:0.17px;}
#t27_540{left:257px;bottom:962px;letter-spacing:-0.21px;word-spacing:0.11px;}
#t28_540{left:257px;bottom:950px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t29_540{left:257px;bottom:938px;letter-spacing:-0.22px;word-spacing:0.11px;}
#t2a_540{left:257px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t2b_540{left:257px;bottom:914px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2c_540{left:257px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t2d_540{left:257px;bottom:889px;letter-spacing:-0.2px;word-spacing:-0.05px;}
#t2e_540{left:257px;bottom:877px;letter-spacing:-0.2px;word-spacing:-0.02px;}
#t2f_540{left:428px;bottom:1049px;letter-spacing:0.18px;}
#t2g_540{left:256px;bottom:987px;letter-spacing:-0.14px;word-spacing:0.02px;}

.s1_540{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_540{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_540{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_540{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_540{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_540{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_540{font-size:9px;font-family:Arial_3ed;color:#000;}
.s8_540{font-size:12px;font-family:Arial_3ed;color:#000;}
.s9_540{font-size:11px;font-family:Arial_3ed;color:#000;}
.t.v0_540{transform:scaleX(0.566);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts540" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg540Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg540" style="-webkit-user-select: none;"><object width="935" height="1210" data="540/540.svg" type="image/svg+xml" id="pdf540" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_540" class="t s1_540">15-44 </span><span id="t2_540" class="t s1_540">Vol. 3B </span>
<span id="t3_540" class="t s2_540">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_540" class="t s3_540">See Figure 15-32 for the layout of IA32_THERM_INTERRUPT MSR. Bit fields include: </span>
<span id="t5_540" class="t s4_540">• </span><span id="t6_540" class="t s5_540">High-Temperature Interrupt Enable (bit 0, R/W) </span><span id="t7_540" class="t s3_540">— This bit allows the BIOS to enable the generation of </span>
<span id="t8_540" class="t s3_540">an interrupt on the transition from low-temperature to a high-temperature threshold. Bit 0 = 0 (default) </span>
<span id="t9_540" class="t s3_540">disables interrupts; bit 0 = 1 enables interrupts. </span>
<span id="ta_540" class="t s4_540">• </span><span id="tb_540" class="t s5_540">Low-Temperature Interrupt Enable (bit 1, R/W) </span><span id="tc_540" class="t s3_540">— This bit allows the BIOS to enable the generation of an </span>
<span id="td_540" class="t s3_540">interrupt on the transition from high-temperature to a low-temperature (TCC de-activation). Bit </span><span id="te_540" class="t s3_540">1 </span><span id="tf_540" class="t s3_540">= </span><span id="tg_540" class="t s3_540">0 (default) </span>
<span id="th_540" class="t s3_540">disables interrupts; bit 1 = 1 enables interrupts. </span>
<span id="ti_540" class="t s4_540">• </span><span id="tj_540" class="t s5_540">PROCHOT# Interrupt Enable (bit 2, R/W) </span><span id="tk_540" class="t s3_540">— This bit allows the BIOS or OS to enable the generation of an </span>
<span id="tl_540" class="t s3_540">interrupt when PROCHOT# has been asserted by another agent on the platform and the Bidirectional Prochot </span>
<span id="tm_540" class="t s3_540">feature is enabled. Bit 2 = 0 disables the interrupt; bit 2 = 1 enables the interrupt. </span>
<span id="tn_540" class="t s4_540">• </span><span id="to_540" class="t s5_540">FORCEPR# Interrupt Enable (bit 3, R/W) </span><span id="tp_540" class="t s3_540">— This bit allows the BIOS or OS to enable the generation of an </span>
<span id="tq_540" class="t s3_540">interrupt when FORCEPR# has been asserted by another agent on the platform. Bit 3 = 0 disables the </span>
<span id="tr_540" class="t s3_540">interrupt; bit 3 = 1 enables the interrupt. </span>
<span id="ts_540" class="t s4_540">• </span><span id="tt_540" class="t s5_540">Critical Temperature Interrupt Enable (bit 4, R/W) </span><span id="tu_540" class="t s3_540">— Enables the generation of an interrupt when the </span>
<span id="tv_540" class="t s3_540">Critical Temperature Detector has detected a critical thermal condition. The recommended response to this </span>
<span id="tw_540" class="t s3_540">condition is a system shutdown. Bit 4 = 0 disables the interrupt; bit 4 = 1 enables the interrupt. </span>
<span id="tx_540" class="t s4_540">• </span><span id="ty_540" class="t s5_540">Threshold #1 Value (bits 14:8, R/W) </span><span id="tz_540" class="t s3_540">— A temperature threshold, encoded relative to the TCC Activation </span>
<span id="t10_540" class="t s3_540">temperature (using the same format as the Digital Readout). This threshold is compared against the Digital </span>
<span id="t11_540" class="t s3_540">Readout and is used to generate the Thermal Threshold #1 Status and Log bits as well as the Threshold #1 </span>
<span id="t12_540" class="t s3_540">thermal interrupt delivery. </span>
<span id="t13_540" class="t s4_540">• </span><span id="t14_540" class="t s5_540">Threshold #1 Interrupt Enable (bit 15, R/W) </span><span id="t15_540" class="t s3_540">— Enables the generation of an interrupt when the actual </span>
<span id="t16_540" class="t s3_540">temperature crosses the Threshold #1 setting in any direction. Bit 15 = 1 enables the interrupt; bit 15 = 0 </span>
<span id="t17_540" class="t s3_540">disables the interrupt. </span>
<span id="t18_540" class="t s4_540">• </span><span id="t19_540" class="t s5_540">Threshold #2 Value (bits 22:16, R/W) </span><span id="t1a_540" class="t s3_540">—A temperature threshold, encoded relative to the TCC Activation </span>
<span id="t1b_540" class="t s3_540">temperature (using the same format as the Digital Readout). This threshold is compared against the Digital </span>
<span id="t1c_540" class="t s3_540">Readout and is used to generate the Thermal Threshold #2 Status and Log bits as well as the Threshold #2 </span>
<span id="t1d_540" class="t s3_540">thermal interrupt delivery. </span>
<span id="t1e_540" class="t s4_540">• </span><span id="t1f_540" class="t s5_540">Threshold #2 Interrupt Enable (bit 23, R/W) </span><span id="t1g_540" class="t s3_540">— Enables the generation of an interrupt when the actual </span>
<span id="t1h_540" class="t s3_540">temperature crosses the Threshold #2 setting in any direction. Bit 23 = 1enables the interrupt; bit 23 = 0 </span>
<span id="t1i_540" class="t s3_540">disables the interrupt. </span>
<span id="t1j_540" class="t s4_540">• </span><span id="t1k_540" class="t s5_540">Power Limit Notification Enable (bit 24, R/W) </span><span id="t1l_540" class="t s3_540">— Enables the generation of power notification events when </span>
<span id="t1m_540" class="t s3_540">the processor went below OS-requested P-state or OS-requested clock modulation duty cycle. This field is </span>
<span id="t1n_540" class="t s3_540">supported only if CPUID.06H:EAX[bit 4] = 1. Package level power limit notification can be enabled </span>
<span id="t1o_540" class="t s3_540">independently by IA32_PACKAGE_THERM_INTERRUPT MSR. </span>
<span id="t1p_540" class="t s6_540">Figure 15-32. </span><span id="t1q_540" class="t s6_540">IA32_THERM_INTERRUPT Register </span>
<span id="t1r_540" class="t v0_540 s7_540">63 </span><span id="t1s_540" class="t v0_540 s7_540">0 </span>
<span id="t1t_540" class="t s8_540">Reserved </span>
<span id="t1u_540" class="t v0_540 s7_540">15 </span>
<span id="t1v_540" class="t s9_540">Threshold #2 Interrupt Enable </span>
<span id="t1w_540" class="t v0_540 s7_540">1 </span><span id="t1x_540" class="t v0_540 s7_540">2 </span><span id="t1y_540" class="t v0_540 s7_540">3 </span><span id="t1z_540" class="t v0_540 s7_540">4 </span><span id="t20_540" class="t v0_540 s7_540">5 </span><span id="t21_540" class="t v0_540 s7_540">8 </span><span id="t22_540" class="t v0_540 s7_540">14 </span><span id="t23_540" class="t v0_540 s7_540">16 </span><span id="t24_540" class="t v0_540 s7_540">22 </span><span id="t25_540" class="t v0_540 s7_540">23 </span><span id="t26_540" class="t v0_540 s7_540">24 </span>
<span id="t27_540" class="t s9_540">Threshold #2 Value </span>
<span id="t28_540" class="t s9_540">Threshold #1 Interrupt Enable </span>
<span id="t29_540" class="t s9_540">Threshold #1 Value </span>
<span id="t2a_540" class="t s9_540">Overheat Interrupt Enable </span>
<span id="t2b_540" class="t s9_540">FORCPR# Interrupt Enable </span>
<span id="t2c_540" class="t s9_540">PROCHOT# Interrupt Enable </span>
<span id="t2d_540" class="t s9_540">Low Temp. Interrupt Enable </span>
<span id="t2e_540" class="t s9_540">High Temp. Interrupt Enable </span>
<span id="t2f_540" class="t v0_540 s7_540">25 </span>
<span id="t2g_540" class="t s9_540">Power Limit Notification Enable </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
