using "platforms/cpus/litex_common.repl"

cpu: CPU.VexRiscv @ sysbus

timer0:
    -> cpu@1

uart:
    -> cpu@2

eth:
    -> cpu@3

