{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 20:30:18 2021 " "Info: Processing started: Tue Dec 14 20:30:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LANTERN -c LANTERN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LANTERN -c LANTERN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clocktotal " "Info: Assuming node \"clocktotal\" is an undefined clock" {  } { { "led.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/led.bdf" { { 488 232 400 504 "clocktotal" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clocktotal" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter3:inst8\|74168:inst\|15 " "Info: Detected ripple clock \"counter3:inst8\|74168:inst\|15\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst8\|74168:inst\|3 " "Info: Detected ripple clock \"counter3:inst8\|74168:inst\|3\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1264 1328 112 "3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst\|3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst8\|74168:inst\|29 " "Info: Detected ripple clock \"counter3:inst8\|74168:inst\|29\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst8\|74168:inst1\|49 " "Info: Detected ripple clock \"counter3:inst8\|74168:inst1\|49\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst8\|74168:inst1\|3 " "Info: Detected ripple clock \"counter3:inst8\|74168:inst1\|3\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1264 1328 112 "3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst1\|3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst8\|74168:inst1\|15 " "Info: Detected ripple clock \"counter3:inst8\|74168:inst1\|15\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst1\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst8\|74168:inst1\|29 " "Info: Detected ripple clock \"counter3:inst8\|74168:inst1\|29\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst1\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter3:inst8\|74168:inst\|78~0 " "Info: Detected gated clock \"counter3:inst8\|74168:inst\|78~0\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst\|78~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter3:inst8\|74168:inst1\|78~0 " "Info: Detected gated clock \"counter3:inst8\|74168:inst1\|78~0\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst8\|74168:inst1\|78~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter3:inst7\|74168:inst\|78~0 " "Info: Detected gated clock \"counter3:inst7\|74168:inst\|78~0\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst\|78~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst7\|74168:inst\|29 " "Info: Detected ripple clock \"counter3:inst7\|74168:inst\|29\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst7\|74168:inst1\|49 " "Info: Detected ripple clock \"counter3:inst7\|74168:inst1\|49\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst7\|74168:inst1\|29 " "Info: Detected ripple clock \"counter3:inst7\|74168:inst1\|29\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst1\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst7\|74168:inst1\|15 " "Info: Detected ripple clock \"counter3:inst7\|74168:inst1\|15\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst1\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst7\|74168:inst1\|3 " "Info: Detected ripple clock \"counter3:inst7\|74168:inst1\|3\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1264 1328 112 "3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst1\|3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst7\|74168:inst\|15 " "Info: Detected ripple clock \"counter3:inst7\|74168:inst\|15\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 152 1264 1328 232 "15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter3:inst7\|74168:inst1\|78~0 " "Info: Detected gated clock \"counter3:inst7\|74168:inst1\|78~0\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst1\|78~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter3:inst7\|74168:inst\|3 " "Info: Detected ripple clock \"counter3:inst7\|74168:inst\|3\" as buffer" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1264 1328 112 "3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter3:inst7\|74168:inst\|3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clocktotal register counter3:inst8\|74168:inst1\|29 register count4:inst\|74161:inst\|f74161:sub\|9 136.28 MHz 7.338 ns Internal " "Info: Clock \"clocktotal\" has Internal fmax of 136.28 MHz between source register \"counter3:inst8\|74168:inst1\|29\" and destination register \"count4:inst\|74161:inst\|f74161:sub\|9\" (period= 7.338 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.494 ns + Longest register register " "Info: + Longest register to register delay is 3.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter3:inst8\|74168:inst1\|29 1 REG LCFF_X5_Y18_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y18_N7; Fanout = 4; REG Node = 'counter3:inst8\|74168:inst1\|29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter3:inst8|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.534 ns) 1.725 ns counter3:inst8\|74168:inst1\|78~0 2 COMB LCCOMB_X4_Y16_N20 10 " "Info: 2: + IC(1.191 ns) + CELL(0.534 ns) = 1.725 ns; Loc. = LCCOMB_X4_Y16_N20; Fanout = 10; COMB Node = 'counter3:inst8\|74168:inst1\|78~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 2.796 ns count4:inst\|inst10 3 COMB LCCOMB_X4_Y16_N10 3 " "Info: 3: + IC(0.420 ns) + CELL(0.651 ns) = 2.796 ns; Loc. = LCCOMB_X4_Y16_N10; Fanout = 3; COMB Node = 'count4:inst\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { counter3:inst8|74168:inst1|78~0 count4:inst|inst10 } "NODE_NAME" } } { "count4.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/count4.bdf" { { 616 512 576 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 3.386 ns count4:inst\|74161:inst\|f74161:sub\|9~0 4 COMB LCCOMB_X4_Y16_N18 1 " "Info: 4: + IC(0.384 ns) + CELL(0.206 ns) = 3.386 ns; Loc. = LCCOMB_X4_Y16_N18; Fanout = 1; COMB Node = 'count4:inst\|74161:inst\|f74161:sub\|9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { count4:inst|inst10 count4:inst|74161:inst|f74161:sub|9~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.494 ns count4:inst\|74161:inst\|f74161:sub\|9 5 REG LCFF_X4_Y16_N19 10 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.494 ns; Loc. = LCFF_X4_Y16_N19; Fanout = 10; REG Node = 'count4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count4:inst|74161:inst|f74161:sub|9~0 count4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.499 ns ( 42.90 % ) " "Info: Total cell delay = 1.499 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 57.10 % ) " "Info: Total interconnect delay = 1.995 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 count4:inst|inst10 count4:inst|74161:inst|f74161:sub|9~0 count4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { counter3:inst8|74168:inst1|29 {} counter3:inst8|74168:inst1|78~0 {} count4:inst|inst10 {} count4:inst|74161:inst|f74161:sub|9~0 {} count4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 1.191ns 0.420ns 0.384ns 0.000ns } { 0.000ns 0.534ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.089 ns - Smallest " "Info: - Smallest clock skew is 0.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clocktotal destination 3.401 ns + Shortest register " "Info: + Shortest clock path from clock \"clocktotal\" to destination register is 3.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns clocktotal 1 CLK PIN_4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 16; CLK Node = 'clocktotal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocktotal } "NODE_NAME" } } { "led.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/led.bdf" { { 488 232 400 504 "clocktotal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.666 ns) 3.401 ns count4:inst\|74161:inst\|f74161:sub\|9 2 REG LCFF_X4_Y16_N19 10 " "Info: 2: + IC(1.720 ns) + CELL(0.666 ns) = 3.401 ns; Loc. = LCFF_X4_Y16_N19; Fanout = 10; REG Node = 'count4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { clocktotal count4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 49.43 % ) " "Info: Total cell delay = 1.681 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.720 ns ( 50.57 % ) " "Info: Total interconnect delay = 1.720 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { clocktotal count4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.401 ns" { clocktotal {} clocktotal~combout {} count4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clocktotal source 3.312 ns - Longest register " "Info: - Longest clock path from clock \"clocktotal\" to source register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns clocktotal 1 CLK PIN_4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 16; CLK Node = 'clocktotal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocktotal } "NODE_NAME" } } { "led.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/led.bdf" { { 488 232 400 504 "clocktotal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.666 ns) 3.312 ns counter3:inst8\|74168:inst1\|29 2 REG LCFF_X5_Y18_N7 4 " "Info: 2: + IC(1.631 ns) + CELL(0.666 ns) = 3.312 ns; Loc. = LCFF_X5_Y18_N7; Fanout = 4; REG Node = 'counter3:inst8\|74168:inst1\|29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { clocktotal counter3:inst8|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 50.75 % ) " "Info: Total cell delay = 1.681 ns ( 50.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.631 ns ( 49.25 % ) " "Info: Total interconnect delay = 1.631 ns ( 49.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clocktotal counter3:inst8|74168:inst1|29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} } { 0.000ns 0.000ns 1.631ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { clocktotal count4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.401 ns" { clocktotal {} clocktotal~combout {} count4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 1.015ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clocktotal counter3:inst8|74168:inst1|29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} } { 0.000ns 0.000ns 1.631ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 count4:inst|inst10 count4:inst|74161:inst|f74161:sub|9~0 count4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { counter3:inst8|74168:inst1|29 {} counter3:inst8|74168:inst1|78~0 {} count4:inst|inst10 {} count4:inst|74161:inst|f74161:sub|9~0 {} count4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 1.191ns 0.420ns 0.384ns 0.000ns } { 0.000ns 0.534ns 0.651ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { clocktotal count4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.401 ns" { clocktotal {} clocktotal~combout {} count4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 1.015ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { clocktotal counter3:inst8|74168:inst1|29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} } { 0.000ns 0.000ns 1.631ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clocktotal 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clocktotal\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count4:inst\|74161:inst\|f74161:sub\|87 count4:inst\|7474:inst11\|10 clocktotal 5.001 ns " "Info: Found hold time violation between source  pin or register \"count4:inst\|74161:inst\|f74161:sub\|87\" and destination pin or register \"count4:inst\|7474:inst11\|10\" for clock \"clocktotal\" (Hold time is 5.001 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.409 ns + Largest " "Info: + Largest clock skew is 6.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clocktotal destination 9.810 ns + Longest register " "Info: + Longest clock path from clock \"clocktotal\" to destination register is 9.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns clocktotal 1 CLK PIN_4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 16; CLK Node = 'clocktotal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocktotal } "NODE_NAME" } } { "led.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/led.bdf" { { 488 232 400 504 "clocktotal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.970 ns) 3.616 ns counter3:inst8\|74168:inst1\|29 2 REG LCFF_X5_Y18_N7 4 " "Info: 2: + IC(1.631 ns) + CELL(0.970 ns) = 3.616 ns; Loc. = LCFF_X5_Y18_N7; Fanout = 4; REG Node = 'counter3:inst8\|74168:inst1\|29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { clocktotal counter3:inst8|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.534 ns) 5.341 ns counter3:inst8\|74168:inst1\|78~0 3 COMB LCCOMB_X4_Y16_N20 10 " "Info: 3: + IC(1.191 ns) + CELL(0.534 ns) = 5.341 ns; Loc. = LCCOMB_X4_Y16_N20; Fanout = 10; COMB Node = 'counter3:inst8\|74168:inst1\|78~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 6.412 ns count4:inst\|inst10 4 COMB LCCOMB_X4_Y16_N10 3 " "Info: 4: + IC(0.420 ns) + CELL(0.651 ns) = 6.412 ns; Loc. = LCCOMB_X4_Y16_N10; Fanout = 3; COMB Node = 'count4:inst\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { counter3:inst8|74168:inst1|78~0 count4:inst|inst10 } "NODE_NAME" } } { "count4.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/count4.bdf" { { 616 512 576 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.000 ns) 8.226 ns count4:inst\|inst10~clkctrl 5 COMB CLKCTRL_G2 3 " "Info: 5: + IC(1.814 ns) + CELL(0.000 ns) = 8.226 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'count4:inst\|inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { count4:inst|inst10 count4:inst|inst10~clkctrl } "NODE_NAME" } } { "count4.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/count4.bdf" { { 616 512 576 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 9.810 ns count4:inst\|7474:inst11\|10 6 REG LCFF_X3_Y17_N1 6 " "Info: 6: + IC(0.918 ns) + CELL(0.666 ns) = 9.810 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 6; REG Node = 'count4:inst\|7474:inst11\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { count4:inst|inst10~clkctrl count4:inst|7474:inst11|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.836 ns ( 39.10 % ) " "Info: Total cell delay = 3.836 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.974 ns ( 60.90 % ) " "Info: Total interconnect delay = 5.974 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.810 ns" { clocktotal counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 count4:inst|inst10 count4:inst|inst10~clkctrl count4:inst|7474:inst11|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.810 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} counter3:inst8|74168:inst1|78~0 {} count4:inst|inst10 {} count4:inst|inst10~clkctrl {} count4:inst|7474:inst11|10 {} } { 0.000ns 0.000ns 1.631ns 1.191ns 0.420ns 1.814ns 0.918ns } { 0.000ns 1.015ns 0.970ns 0.534ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clocktotal source 3.401 ns - Shortest register " "Info: - Shortest clock path from clock \"clocktotal\" to source register is 3.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns clocktotal 1 CLK PIN_4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 16; CLK Node = 'clocktotal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocktotal } "NODE_NAME" } } { "led.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/led.bdf" { { 488 232 400 504 "clocktotal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.666 ns) 3.401 ns count4:inst\|74161:inst\|f74161:sub\|87 2 REG LCFF_X4_Y16_N1 12 " "Info: 2: + IC(1.720 ns) + CELL(0.666 ns) = 3.401 ns; Loc. = LCFF_X4_Y16_N1; Fanout = 12; REG Node = 'count4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { clocktotal count4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 49.43 % ) " "Info: Total cell delay = 1.681 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.720 ns ( 50.57 % ) " "Info: Total interconnect delay = 1.720 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { clocktotal count4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.401 ns" { clocktotal {} clocktotal~combout {} count4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.810 ns" { clocktotal counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 count4:inst|inst10 count4:inst|inst10~clkctrl count4:inst|7474:inst11|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.810 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} counter3:inst8|74168:inst1|78~0 {} count4:inst|inst10 {} count4:inst|inst10~clkctrl {} count4:inst|7474:inst11|10 {} } { 0.000ns 0.000ns 1.631ns 1.191ns 0.420ns 1.814ns 0.918ns } { 0.000ns 1.015ns 0.970ns 0.534ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { clocktotal count4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.401 ns" { clocktotal {} clocktotal~combout {} count4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 1.015ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns - Shortest register register " "Info: - Shortest register to register delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count4:inst\|74161:inst\|f74161:sub\|87 1 REG LCFF_X4_Y16_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y16_N1; Fanout = 12; REG Node = 'count4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 1.302 ns count4:inst\|7474:inst11\|10~0 2 COMB LCCOMB_X3_Y17_N0 1 " "Info: 2: + IC(1.100 ns) + CELL(0.202 ns) = 1.302 ns; Loc. = LCCOMB_X3_Y17_N0; Fanout = 1; COMB Node = 'count4:inst\|7474:inst11\|10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { count4:inst|74161:inst|f74161:sub|87 count4:inst|7474:inst11|10~0 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.410 ns count4:inst\|7474:inst11\|10 3 REG LCFF_X3_Y17_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.410 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 6; REG Node = 'count4:inst\|7474:inst11\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count4:inst|7474:inst11|10~0 count4:inst|7474:inst11|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 21.99 % ) " "Info: Total cell delay = 0.310 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 78.01 % ) " "Info: Total interconnect delay = 1.100 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { count4:inst|74161:inst|f74161:sub|87 count4:inst|7474:inst11|10~0 count4:inst|7474:inst11|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { count4:inst|74161:inst|f74161:sub|87 {} count4:inst|7474:inst11|10~0 {} count4:inst|7474:inst11|10 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.810 ns" { clocktotal counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 count4:inst|inst10 count4:inst|inst10~clkctrl count4:inst|7474:inst11|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.810 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} counter3:inst8|74168:inst1|78~0 {} count4:inst|inst10 {} count4:inst|inst10~clkctrl {} count4:inst|7474:inst11|10 {} } { 0.000ns 0.000ns 1.631ns 1.191ns 0.420ns 1.814ns 0.918ns } { 0.000ns 1.015ns 0.970ns 0.534ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { clocktotal count4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.401 ns" { clocktotal {} clocktotal~combout {} count4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 1.015ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { count4:inst|74161:inst|f74161:sub|87 count4:inst|7474:inst11|10~0 count4:inst|7474:inst11|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { count4:inst|74161:inst|f74161:sub|87 {} count4:inst|7474:inst11|10~0 {} count4:inst|7474:inst11|10 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clocktotal sr count4:inst\|7474:inst11\|10 15.994 ns register " "Info: tco from clock \"clocktotal\" to destination pin \"sr\" through register \"count4:inst\|7474:inst11\|10\" is 15.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clocktotal source 9.810 ns + Longest register " "Info: + Longest clock path from clock \"clocktotal\" to source register is 9.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns clocktotal 1 CLK PIN_4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 16; CLK Node = 'clocktotal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clocktotal } "NODE_NAME" } } { "led.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/led.bdf" { { 488 232 400 504 "clocktotal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.970 ns) 3.616 ns counter3:inst8\|74168:inst1\|29 2 REG LCFF_X5_Y18_N7 4 " "Info: 2: + IC(1.631 ns) + CELL(0.970 ns) = 3.616 ns; Loc. = LCFF_X5_Y18_N7; Fanout = 4; REG Node = 'counter3:inst8\|74168:inst1\|29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { clocktotal counter3:inst8|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.534 ns) 5.341 ns counter3:inst8\|74168:inst1\|78~0 3 COMB LCCOMB_X4_Y16_N20 10 " "Info: 3: + IC(1.191 ns) + CELL(0.534 ns) = 5.341 ns; Loc. = LCCOMB_X4_Y16_N20; Fanout = 10; COMB Node = 'counter3:inst8\|74168:inst1\|78~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 6.412 ns count4:inst\|inst10 4 COMB LCCOMB_X4_Y16_N10 3 " "Info: 4: + IC(0.420 ns) + CELL(0.651 ns) = 6.412 ns; Loc. = LCCOMB_X4_Y16_N10; Fanout = 3; COMB Node = 'count4:inst\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { counter3:inst8|74168:inst1|78~0 count4:inst|inst10 } "NODE_NAME" } } { "count4.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/count4.bdf" { { 616 512 576 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.000 ns) 8.226 ns count4:inst\|inst10~clkctrl 5 COMB CLKCTRL_G2 3 " "Info: 5: + IC(1.814 ns) + CELL(0.000 ns) = 8.226 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'count4:inst\|inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { count4:inst|inst10 count4:inst|inst10~clkctrl } "NODE_NAME" } } { "count4.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/count4.bdf" { { 616 512 576 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 9.810 ns count4:inst\|7474:inst11\|10 6 REG LCFF_X3_Y17_N1 6 " "Info: 6: + IC(0.918 ns) + CELL(0.666 ns) = 9.810 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 6; REG Node = 'count4:inst\|7474:inst11\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { count4:inst|inst10~clkctrl count4:inst|7474:inst11|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.836 ns ( 39.10 % ) " "Info: Total cell delay = 3.836 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.974 ns ( 60.90 % ) " "Info: Total interconnect delay = 5.974 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.810 ns" { clocktotal counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 count4:inst|inst10 count4:inst|inst10~clkctrl count4:inst|7474:inst11|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.810 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} counter3:inst8|74168:inst1|78~0 {} count4:inst|inst10 {} count4:inst|inst10~clkctrl {} count4:inst|7474:inst11|10 {} } { 0.000ns 0.000ns 1.631ns 1.191ns 0.420ns 1.814ns 0.918ns } { 0.000ns 1.015ns 0.970ns 0.534ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.880 ns + Longest register pin " "Info: + Longest register to pin delay is 5.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count4:inst\|7474:inst11\|10 1 REG LCFF_X3_Y17_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 6; REG Node = 'count4:inst\|7474:inst11\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count4:inst|7474:inst11|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.624 ns) 1.104 ns count4:inst\|74138:inst13\|21~0 2 COMB LCCOMB_X3_Y17_N16 1 " "Info: 2: + IC(0.480 ns) + CELL(0.624 ns) = 1.104 ns; Loc. = LCCOMB_X3_Y17_N16; Fanout = 1; COMB Node = 'count4:inst\|74138:inst13\|21~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { count4:inst|7474:inst11|10 count4:inst|74138:inst13|21~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(3.096 ns) 5.880 ns sr 3 PIN PIN_30 0 " "Info: 3: + IC(1.680 ns) + CELL(3.096 ns) = 5.880 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'sr'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { count4:inst|74138:inst13|21~0 sr } "NODE_NAME" } } { "led.bdf" "" { Schematic "D:/数电/FPGA编程文件/12.14交通灯/led.bdf" { { 304 608 784 320 "sr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.720 ns ( 63.27 % ) " "Info: Total cell delay = 3.720 ns ( 63.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.160 ns ( 36.73 % ) " "Info: Total interconnect delay = 2.160 ns ( 36.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { count4:inst|7474:inst11|10 count4:inst|74138:inst13|21~0 sr } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.880 ns" { count4:inst|7474:inst11|10 {} count4:inst|74138:inst13|21~0 {} sr {} } { 0.000ns 0.480ns 1.680ns } { 0.000ns 0.624ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.810 ns" { clocktotal counter3:inst8|74168:inst1|29 counter3:inst8|74168:inst1|78~0 count4:inst|inst10 count4:inst|inst10~clkctrl count4:inst|7474:inst11|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.810 ns" { clocktotal {} clocktotal~combout {} counter3:inst8|74168:inst1|29 {} counter3:inst8|74168:inst1|78~0 {} count4:inst|inst10 {} count4:inst|inst10~clkctrl {} count4:inst|7474:inst11|10 {} } { 0.000ns 0.000ns 1.631ns 1.191ns 0.420ns 1.814ns 0.918ns } { 0.000ns 1.015ns 0.970ns 0.534ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { count4:inst|7474:inst11|10 count4:inst|74138:inst13|21~0 sr } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.880 ns" { count4:inst|7474:inst11|10 {} count4:inst|74138:inst13|21~0 {} sr {} } { 0.000ns 0.480ns 1.680ns } { 0.000ns 0.624ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 20:30:19 2021 " "Info: Processing ended: Tue Dec 14 20:30:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
