<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1230" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1230{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1230{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1230{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1230{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_1230{left:154px;bottom:1084px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t6_1230{left:330px;bottom:1043px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1230{left:75px;bottom:1020px;letter-spacing:-0.18px;}
#t8_1230{left:180px;bottom:1020px;letter-spacing:-0.13px;}
#t9_1230{left:75px;bottom:996px;letter-spacing:-0.13px;}
#ta_1230{left:75px;bottom:843px;letter-spacing:-0.14px;}
#tb_1230{left:180px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_1230{left:388px;bottom:843px;letter-spacing:-0.11px;}
#td_1230{left:388px;bottom:827px;letter-spacing:-0.12px;}
#te_1230{left:485px;bottom:843px;letter-spacing:-0.11px;}
#tf_1230{left:75px;bottom:802px;letter-spacing:-0.12px;}
#tg_1230{left:180px;bottom:802px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#th_1230{left:180px;bottom:785px;letter-spacing:-0.12px;}
#ti_1230{left:180px;bottom:769px;letter-spacing:-0.11px;}
#tj_1230{left:180px;bottom:752px;letter-spacing:-0.12px;}
#tk_1230{left:180px;bottom:735px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#tl_1230{left:180px;bottom:718px;letter-spacing:-0.11px;}
#tm_1230{left:180px;bottom:701px;letter-spacing:-0.11px;}
#tn_1230{left:180px;bottom:685px;letter-spacing:-0.12px;}
#to_1230{left:180px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tp_1230{left:180px;bottom:647px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#tq_1230{left:393px;bottom:654px;}
#tr_1230{left:407px;bottom:647px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#ts_1230{left:180px;bottom:630px;letter-spacing:-0.12px;}
#tt_1230{left:75px;bottom:606px;letter-spacing:-0.12px;}
#tu_1230{left:180px;bottom:606px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#tv_1230{left:180px;bottom:589px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#tw_1230{left:180px;bottom:572px;letter-spacing:-0.12px;}
#tx_1230{left:267px;bottom:972px;}
#ty_1230{left:330px;bottom:972px;}
#tz_1230{left:394px;bottom:972px;}
#t10_1230{left:457px;bottom:972px;}
#t11_1230{left:520px;bottom:972px;}
#t12_1230{left:583px;bottom:972px;}
#t13_1230{left:647px;bottom:972px;}
#t14_1230{left:710px;bottom:972px;}
#t15_1230{left:204px;bottom:951px;}
#t16_1230{left:267px;bottom:951px;}
#t17_1230{left:330px;bottom:951px;}
#t18_1230{left:394px;bottom:951px;}
#t19_1230{left:457px;bottom:951px;}
#t1a_1230{left:520px;bottom:951px;}
#t1b_1230{left:583px;bottom:951px;}
#t1c_1230{left:647px;bottom:951px;}
#t1d_1230{left:710px;bottom:951px;}
#t1e_1230{left:204px;bottom:930px;}
#t1f_1230{left:267px;bottom:930px;}
#t1g_1230{left:330px;bottom:930px;}
#t1h_1230{left:394px;bottom:930px;}
#t1i_1230{left:457px;bottom:930px;}
#t1j_1230{left:520px;bottom:930px;}
#t1k_1230{left:583px;bottom:930px;}
#t1l_1230{left:647px;bottom:930px;}
#t1m_1230{left:710px;bottom:930px;}
#t1n_1230{left:204px;bottom:908px;}
#t1o_1230{left:267px;bottom:908px;letter-spacing:-0.14px;}
#t1p_1230{left:330px;bottom:908px;letter-spacing:-0.13px;}
#t1q_1230{left:204px;bottom:887px;}
#t1r_1230{left:267px;bottom:887px;letter-spacing:-0.12px;}
#t1s_1230{left:520px;bottom:887px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_1230{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1230{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1230{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1230{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1230{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1230{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1230" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1230Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1230" style="-webkit-user-select: none;"><object width="935" height="1210" data="1230/1230.svg" type="image/svg+xml" id="pdf1230" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1230" class="t s1_1230">33-62 </span><span id="t2_1230" class="t s1_1230">Vol. 3C </span>
<span id="t3_1230" class="t s2_1230">INTEL® PROCESSOR TRACE </span>
<span id="t4_1230" class="t s3_1230">33.4.2.24 </span><span id="t5_1230" class="t s3_1230">Power Entry (PWRE) Packet </span>
<span id="t6_1230" class="t s4_1230">Table 33-43. PWRE Packet Definition </span>
<span id="t7_1230" class="t s5_1230">Name </span><span id="t8_1230" class="t s5_1230">PWRE Packet </span>
<span id="t9_1230" class="t s5_1230">Packet Format </span>
<span id="ta_1230" class="t s5_1230">Dependencies </span><span id="tb_1230" class="t s5_1230">TriggerEn &amp;&amp; PwrEvtEn </span><span id="tc_1230" class="t s5_1230">Generation </span>
<span id="td_1230" class="t s5_1230">Scenario </span>
<span id="te_1230" class="t s5_1230">Transition to a C-state deeper than C0.0. </span>
<span id="tf_1230" class="t s5_1230">Description </span><span id="tg_1230" class="t s5_1230">Indicates processor entry to the resolved thread C-state and sub C-state indicated. The processor will remain in this </span>
<span id="th_1230" class="t s5_1230">C-state until either another PWRE indicates the processor has moved to a C-state deeper than C0.0, or a PWRX </span>
<span id="ti_1230" class="t s5_1230">packet indicates a return to C0.0. </span>
<span id="tj_1230" class="t s5_1230">For entry to some highly optimized C0 sub-C-states, such as C0.1, no PWRE packet is generated. </span>
<span id="tk_1230" class="t s5_1230">Note that some CPUs may allow MWAIT to request a deeper C-state than is supported by the core. These deeper C- </span>
<span id="tl_1230" class="t s5_1230">states may have platform-level implications that differentiate them. However, the PWRE packet will provide only </span>
<span id="tm_1230" class="t s5_1230">the resolved thread C-state, which will not exceed that supported by the core. </span>
<span id="tn_1230" class="t s5_1230">If the C-state entry was initiated by hardware, rather than a direct software request (such as MWAIT, UMWAIT, </span>
<span id="to_1230" class="t s5_1230">TPAUSE, HLT, or shutdown), the HW bit will be set to indicate this. Hardware Duty Cycling (see Section 15.5, “Hard- </span>
<span id="tp_1230" class="t s5_1230">ware Duty Cycling (HDC),” in the Intel </span>
<span id="tq_1230" class="t s6_1230">® </span>
<span id="tr_1230" class="t s5_1230">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B) is an </span>
<span id="ts_1230" class="t s5_1230">example of such a case. </span>
<span id="tt_1230" class="t s5_1230">Application </span><span id="tu_1230" class="t s5_1230">When transitioning from C0.0 to a deeper C-state, the PWRE packet will be followed by an EXSTOP. If that EXSTOP </span>
<span id="tv_1230" class="t s5_1230">packet has the IP bit set, then the following FUP will provide the IP at which the C-state entry occurred. Subsequent </span>
<span id="tw_1230" class="t s5_1230">PWRE packets generated before the next PWRX should bind to the same IP. </span>
<span id="tx_1230" class="t s5_1230">7 </span><span id="ty_1230" class="t s5_1230">6 </span><span id="tz_1230" class="t s5_1230">5 </span><span id="t10_1230" class="t s5_1230">4 </span><span id="t11_1230" class="t s5_1230">3 </span><span id="t12_1230" class="t s5_1230">2 </span><span id="t13_1230" class="t s5_1230">1 </span><span id="t14_1230" class="t s5_1230">0 </span>
<span id="t15_1230" class="t s5_1230">0 </span><span id="t16_1230" class="t s5_1230">0 </span><span id="t17_1230" class="t s5_1230">0 </span><span id="t18_1230" class="t s5_1230">0 </span><span id="t19_1230" class="t s5_1230">0 </span><span id="t1a_1230" class="t s5_1230">0 </span><span id="t1b_1230" class="t s5_1230">0 </span><span id="t1c_1230" class="t s5_1230">1 </span><span id="t1d_1230" class="t s5_1230">0 </span>
<span id="t1e_1230" class="t s5_1230">1 </span><span id="t1f_1230" class="t s5_1230">0 </span><span id="t1g_1230" class="t s5_1230">0 </span><span id="t1h_1230" class="t s5_1230">1 </span><span id="t1i_1230" class="t s5_1230">0 </span><span id="t1j_1230" class="t s5_1230">0 </span><span id="t1k_1230" class="t s5_1230">0 </span><span id="t1l_1230" class="t s5_1230">1 </span><span id="t1m_1230" class="t s5_1230">0 </span>
<span id="t1n_1230" class="t s5_1230">2 </span><span id="t1o_1230" class="t s5_1230">HW </span><span id="t1p_1230" class="t s5_1230">Reserved </span>
<span id="t1q_1230" class="t s5_1230">3 </span><span id="t1r_1230" class="t s5_1230">Resolved Thread C-State </span><span id="t1s_1230" class="t s5_1230">Resolved Thread Sub C-State </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
