{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.34927,
	"cts__clock__skew__setup__pre_repair": 0.0828485,
	"cts__clock__skew__hold__pre_repair": 0.0828485,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.352105,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0396246,
	"cts__timing__drv__max_cap__pre_repair": 2,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0349872,
	"cts__power__switching__total__pre_repair": 0.00996808,
	"cts__power__leakage__total__pre_repair": 0.00907161,
	"cts__power__total__pre_repair": 0.0540269,
	"cts__design__io__pre_repair": 2511,
	"cts__design__die__area__pre_repair": 480000,
	"cts__design__core__area__pre_repair": 450857,
	"cts__design__instance__count__pre_repair": 33082,
	"cts__design__instance__area__pre_repair": 222363,
	"cts__design__instance__count__stdcell__pre_repair": 33071,
	"cts__design__instance__area__stdcell__pre_repair": 62064.2,
	"cts__design__instance__count__macros__pre_repair": 11,
	"cts__design__instance__area__macros__pre_repair": 160299,
	"cts__design__instance__utilization__pre_repair": 0.493201,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.213603,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.34927,
	"cts__clock__skew__setup__post_repair": 0.0828485,
	"cts__clock__skew__hold__post_repair": 0.0828485,
	"cts__timing__drv__max_slew_limit__post_repair": 0.352105,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0396246,
	"cts__timing__drv__max_cap__post_repair": 2,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0349872,
	"cts__power__switching__total__post_repair": 0.00996808,
	"cts__power__leakage__total__post_repair": 0.00907161,
	"cts__power__total__post_repair": 0.0540269,
	"cts__design__io__post_repair": 2511,
	"cts__design__die__area__post_repair": 480000,
	"cts__design__core__area__post_repair": 450857,
	"cts__design__instance__count__post_repair": 33082,
	"cts__design__instance__area__post_repair": 222363,
	"cts__design__instance__count__stdcell__post_repair": 33071,
	"cts__design__instance__area__stdcell__post_repair": 62064.2,
	"cts__design__instance__count__macros__post_repair": 11,
	"cts__design__instance__area__macros__post_repair": 160299,
	"cts__design__instance__utilization__post_repair": 0.493201,
	"cts__design__instance__utilization__stdcell__post_repair": 0.213603,
	"cts__design__instance__displacement__total": 289.507,
	"cts__design__instance__displacement__mean": 0.0085,
	"cts__design__instance__displacement__max": 31.014,
	"cts__route__wirelength__estimated": 1.11684e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.11684e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.34221,
	"cts__clock__skew__setup": 0.0847973,
	"cts__clock__skew__hold": 0.0847973,
	"cts__timing__drv__max_slew_limit": 0.353616,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0370663,
	"cts__timing__drv__max_cap": 2,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0349889,
	"cts__power__switching__total": 0.00999389,
	"cts__power__leakage__total": 0.00907161,
	"cts__power__total": 0.0540544,
	"cts__design__io": 2511,
	"cts__design__die__area": 480000,
	"cts__design__core__area": 450857,
	"cts__design__instance__count": 33082,
	"cts__design__instance__area": 222363,
	"cts__design__instance__count__stdcell": 33071,
	"cts__design__instance__area__stdcell": 62064.2,
	"cts__design__instance__count__macros": 11,
	"cts__design__instance__area__macros": 160299,
	"cts__design__instance__utilization": 0.493201,
	"cts__design__instance__utilization__stdcell": 0.213603
}