Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  6 22:31:12 2022
| Host         : DAN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nanoprocessor_timing_summary_routed.rpt -pb Nanoprocessor_timing_summary_routed.pb -rpx Nanoprocessor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nanoprocessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_bar_reg_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock/Clk_out_reg_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Slow_Clock/clk_status_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.693        0.000                      0                   72        0.098        0.000                      0                   72        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.693        0.000                      0                   68        0.098        0.000                      0                   68        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.582        0.000                      0                    4        0.659        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.828ns (21.688%)  route 2.990ns (78.312%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.798     8.893    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[29]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    Slow_Clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.828ns (21.688%)  route 2.990ns (78.312%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.798     8.893    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[30]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    Slow_Clock/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.828ns (21.688%)  route 2.990ns (78.312%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.798     8.893    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    14.777    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[31]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    Slow_Clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.828ns (22.397%)  route 2.869ns (77.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.677     8.772    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[13]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    Slow_Clock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.828ns (22.397%)  route 2.869ns (77.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.677     8.772    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[14]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    Slow_Clock/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.828ns (22.397%)  route 2.869ns (77.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.677     8.772    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[15]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    Slow_Clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.828ns (22.397%)  route 2.869ns (77.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.677     8.772    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Slow_Clock/count_reg[16]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.503    Slow_Clock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.828ns (22.441%)  route 2.862ns (77.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.670     8.764    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  Slow_Clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Slow_Clock/count_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.828ns (22.441%)  route 2.862ns (77.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.670     8.764    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  Slow_Clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Slow_Clock/count_reg[2]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.828ns (22.441%)  route 2.862ns (77.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554     5.075    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Slow_Clock/count_reg[28]/Q
                         net (fo=2, routed)           0.810     6.341    Slow_Clock/count[28]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.465 f  Slow_Clock/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.866    Slow_Clock/count[31]_i_8_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.980     7.970    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.094 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.670     8.764    Slow_Clock/count[31]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  Slow_Clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.502    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/clk_status_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.198%)  route 0.229ns (49.802%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clock/count_reg[27]/Q
                         net (fo=2, routed)           0.066     1.652    Slow_Clock/count[27]
    SLICE_X37Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.697 r  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.163     1.860    Slow_Clock/count[31]_i_4_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.905 r  Slow_Clock/clk_status_i_1/O
                         net (fo=1, routed)           0.000     1.905    Slow_Clock/clk_status_i_1_n_0
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.091     1.807    Slow_Clock/clk_status_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.231ns (44.715%)  route 0.286ns (55.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clock/count_reg[27]/Q
                         net (fo=2, routed)           0.066     1.652    Slow_Clock/count[27]
    SLICE_X37Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.697 r  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.219     1.917    Slow_Clock/count[31]_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.962 r  Slow_Clock/Clk_out_bar_P_i_1/O
                         net (fo=1, routed)           0.000     1.962    Slow_Clock/Clk_out_bar_P_i_1_n_0
    SLICE_X38Y47         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y47         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y47         FDPE (Hold_fdpe_C_D)         0.120     1.836    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    Slow_Clock/count[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  Slow_Clock/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.881    Slow_Clock/count0_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  Slow_Clock/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.920    Slow_Clock/count0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  Slow_Clock/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.974    Slow_Clock/data0[25]
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    Slow_Clock/count[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  Slow_Clock/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.881    Slow_Clock/count0_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  Slow_Clock/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.920    Slow_Clock/count0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  Slow_Clock/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.985    Slow_Clock/data0[27]
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    Slow_Clock/count[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  Slow_Clock/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.881    Slow_Clock/count0_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  Slow_Clock/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.920    Slow_Clock/count0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  Slow_Clock/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.010    Slow_Clock/data0[26]
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    Slow_Clock/count[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  Slow_Clock/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.881    Slow_Clock/count0_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  Slow_Clock/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.920    Slow_Clock/count0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  Slow_Clock/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.010    Slow_Clock/data0[28]
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    Slow_Clock/count[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  Slow_Clock/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.881    Slow_Clock/count0_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  Slow_Clock/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.920    Slow_Clock/count0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  Slow_Clock/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.959    Slow_Clock/count0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  Slow_Clock/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.013    Slow_Clock/data0[29]
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.231ns (38.980%)  route 0.362ns (61.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Slow_Clock/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clock/count_reg[27]/Q
                         net (fo=2, routed)           0.066     1.652    Slow_Clock/count[27]
    SLICE_X37Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.697 r  Slow_Clock/count[31]_i_4/O
                         net (fo=6, routed)           0.295     1.993    Slow_Clock/count[31]_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.038 r  Slow_Clock/Clk_out_C_i_1/O
                         net (fo=1, routed)           0.000     2.038    Slow_Clock/Clk_out_C_i_1_n_0
    SLICE_X38Y47         FDCE                                         r  Slow_Clock/Clk_out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.121     1.837    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    Slow_Clock/count[19]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  Slow_Clock/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.881    Slow_Clock/count0_carry__3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  Slow_Clock/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.920    Slow_Clock/count0_carry__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  Slow_Clock/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.959    Slow_Clock/count0_carry__5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  Slow_Clock/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.024    Slow_Clock/data0[31]
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.958    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  Slow_Clock/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow_Clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Slow_Clock/Clk_out_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  Slow_Clock/Clk_out_reg_P/Q
                         net (fo=2, routed)           0.123     1.711    Slow_Clock/Clk_out_reg_P_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  Slow_Clock/Clk_out_P_i_1/O
                         net (fo=1, routed)           0.000     1.756    Slow_Clock/Clk_out_P_i_1_n_0
    SLICE_X37Y47         FDPE                                         r  Slow_Clock/Clk_out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDPE (Hold_fdpe_C_D)         0.092     1.539    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Slow_Clock/Clk_out_bar_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X38Y47   Slow_Clock/Clk_out_bar_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y47   Slow_Clock/Clk_out_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Slow_Clock/Clk_out_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   Slow_Clock/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   Slow_Clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Slow_Clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Slow_Clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Slow_Clock/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Slow_Clock/Clk_out_bar_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   Slow_Clock/Clk_out_bar_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   Slow_Clock/Clk_out_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Slow_Clock/Clk_out_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Slow_Clock/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Slow_Clock/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Slow_Clock/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Slow_Clock/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Slow_Clock/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   Slow_Clock/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   Slow_Clock/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   Slow_Clock/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   Slow_Clock/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   Slow_Clock/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   Slow_Clock/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   Slow_Clock/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   Slow_Clock/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Slow_Clock/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Slow_Clock/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Slow_Clock/count_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.580ns (29.052%)  route 1.416ns (70.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.502     6.046    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.170 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.914     7.084    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X38Y47         FDPE                                         f  Slow_Clock/Clk_out_bar_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y47         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDPE (Recov_fdpe_C_PRE)     -0.361    14.666    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.580ns (29.052%)  route 1.416ns (70.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.502     6.046    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.170 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.914     7.084    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X38Y47         FDCE                                         f  Slow_Clock/Clk_out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.708    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.920ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.910%)  route 1.035ns (64.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.492     6.036    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.160 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.543     6.702    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X37Y47         FDCE                                         f  Slow_Clock/Clk_out_bar_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  Slow_Clock/Clk_out_bar_reg_C/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.622    Slow_Clock/Clk_out_bar_reg_C
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  7.920    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.910%)  route 1.035ns (64.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.492     6.036    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.160 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.543     6.702    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X37Y47         FDPE                                         f  Slow_Clock/Clk_out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    14.668    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  7.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.897%)  route 0.397ns (68.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.210     1.798    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.843 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.187     2.030    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X37Y47         FDCE                                         f  Slow_Clock/Clk_out_bar_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  Slow_Clock/Clk_out_bar_reg_C/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.371    Slow_Clock/Clk_out_bar_reg_C
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.897%)  route 0.397ns (68.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.210     1.798    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.843 f  Slow_Clock/Clk_out_reg_LDC_i_1/O
                         net (fo=4, routed)           0.187     2.030    Slow_Clock/Clk_out_reg_LDC_i_1_n_0
    SLICE_X37Y47         FDPE                                         f  Slow_Clock/Clk_out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y47         FDPE                                         r  Slow_Clock/Clk_out_reg_P/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.368    Slow_Clock/Clk_out_reg_P
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.224%)  route 0.551ns (74.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.208     1.796    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.841 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.343     2.185    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X38Y47         FDCE                                         f  Slow_Clock/Clk_out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  Slow_Clock/Clk_out_reg_C/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.396    Slow_Clock/Clk_out_reg_C
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Slow_Clock/clk_status_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Clk_out_bar_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.224%)  route 0.551ns (74.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  Slow_Clock/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  Slow_Clock/clk_status_reg/Q
                         net (fo=7, routed)           0.208     1.796    Slow_Clock/clk_status_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.841 f  Slow_Clock/Clk_out_reg_LDC_i_2/O
                         net (fo=4, routed)           0.343     2.185    Slow_Clock/Clk_out_reg_LDC_i_2_n_0
    SLICE_X38Y47         FDPE                                         f  Slow_Clock/Clk_out_bar_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.960    Slow_Clock/Clk_IBUF_BUFG
    SLICE_X38Y47         FDPE                                         r  Slow_Clock/Clk_out_bar_reg_P/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     1.392    Slow_Clock/Clk_out_bar_reg_P
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.792    





