<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Projects - Mahesh Kaushik Srihasam</title>
    <link rel="stylesheet" href="styles.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet">
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <h1 class="nav-logo">Mahesh Kaushik Srihasam</h1>
            <ul class="nav-menu">
                <li><a href="index.html" class="nav-link">Home</a></li>
                <li><a href="index.html#about" class="nav-link">About</a></li>
                <li><a href="projects.html" class="nav-link active">Projects</a></li>
                <li><a href="experience.html" class="nav-link">Experience</a></li>
                <li><a href="education.html" class="nav-link">Education</a></li>
                <li><a href="index.html#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <section class="page-hero">
        <div class="container">
            <div class="breadcrumb">
                <a href="index.html">Home</a>
                <i class="fas fa-chevron-right"></i>
                <span>Projects</span>
            </div>
            <h1>My Projects</h1>
            <p>Explore my technical projects in RTL Design, Digital Verification, and VLSI Engineering</p>
            <div class="project-stats">
                <div class="stat-item">
                    <div class="stat-number">12+</div>
                    <div class="stat-label">Projects</div>
                </div>
                <div class="stat-item">
                    <div class="stat-number">5+</div>
                    <div class="stat-label">Technologies</div>
                </div>
                <div class="stat-item">
                    <div class="stat-number">3+</div>
                    <div class="stat-label">Years Experience</div>
                </div>
            </div>
        </div>
    </section>

    <section class="projects-list">
        <div class="container">
            <div class="projects-grid">
                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-code"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Western Semiconductor</span>
                            <span class="duration">Jul 2025 - Present</span>
                        </div>
                    </div>
                    <div class="project-media">
                        <img src="assets/images/projects/pmu-verification.jpg" alt="PMU Verification UVM Environment" class="project-image">
                        <div class="project-video-overlay">
                            <button class="play-button" onclick="openVideoModal('pmu-verification-demo.mp4')">
                                <i class="fas fa-play"></i>
                            </button>
                        </div>
                    </div>
                    <h3>PMU Verification Using UVM</h3>
                    <p>Developing a comprehensive UVM-based verification environment for a Power Management Unit supporting four operational modes (Standby, Shutdown, Mission, Startup).</p>
                    <div class="project-tech">
                        <span>SystemVerilog</span>
                        <span>UVM</span>
                        <span>Verification</span>
                    </div>
                    <a href="project-details/pmu-verification.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-microchip"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Western Semiconductor</span>
                            <span class="duration">Jan 2025 - May 2025</span>
                        </div>
                    </div>
                    <div class="project-media">
                        <img src="assets/images/projects/sobel-detection.jpg" alt="Sobel Edge Detection FPGA Implementation" class="project-image">
                        <div class="project-video-overlay">
                            <button class="play-button" onclick="openVideoModal('sobel-detection-demo.mp4')">
                                <i class="fas fa-play"></i>
                            </button>
                        </div>
                    </div>
                    <h3>Real-Time Sobel Edge Detection on Xilinx Virtex 7 FPGA</h3>
                    <p>Designed and validated a real-time Sobel edge detection system with 3x3 convolution and gradient magnitude computation using Xilinx Virtex 7 FPGA kit.</p>
                    <div class="project-tech">
                        <span>SystemVerilog</span>
                        <span>Xilinx Vivado</span>
                        <span>FPGA</span>
                    </div>
                    <a href="project-details/sobel-detection.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-clock"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Jan 2025 - Feb 2025</span>
                        </div>
                    </div>
                    <h3>Static Timing Analysis (STA) for Circuit Under Test</h3>
                    <p>Parsed and structured data from netlist and .liberty files into a streamlined data format for efficient analysis using Python.</p>
                    <div class="project-tech">
                        <span>Python</span>
                        <span>STA</span>
                        <span>VLSI Automation</span>
                    </div>
                    <a href="project-details/static-timing.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-memory"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Oct 2024 - Nov 2024</span>
                        </div>
                    </div>
                    <h3>Implement the LRUIPV Cache Replacement Scheme</h3>
                    <p>Conducted comprehensive literature review and implemented the LRUIPV algorithm using client-defined replacement vector integrated into Gem5 simulation platform.</p>
                    <div class="project-tech">
                        <span>C++</span>
                        <span>Gem5</span>
                        <span>Cache Optimization</span>
                    </div>
                    <a href="project-details/lruipv-cache.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-cogs"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Sept 2024 - Nov 2024</span>
                        </div>
                    </div>
                    <h3>MIPS 5-Stage Pipelined Processor with Hazard Detection and Resolution</h3>
                    <p>Designed a 5-stage pipelined MIPS processor implementing IF, ID, EX, MEM, and WB stages with comprehensive hazard detection and resolution.</p>
                    <div class="project-tech">
                        <span>SystemVerilog</span>
                        <span>Xilinx Vivado</span>
                        <span>Computer Architecture</span>
                    </div>
                    <a href="project-details/mips-processor.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-chart-line"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Aug 2024 - Oct 2024</span>
                        </div>
                    </div>
                    <h3>Implement the GSelect Branch Predictor</h3>
                    <p>Researched and developed an optimized G-share branch predictor implementation in C++ to minimize mispredictions, integrated into Gem5 simulation platform.</p>
                    <div class="project-tech">
                        <span>C++</span>
                        <span>Gem5</span>
                        <span>Branch Prediction</span>
                    </div>
                    <a href="project-details/gselect-predictor.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-exchange-alt"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Jun 2024 - Aug 2024</span>
                        </div>
                    </div>
                    <h3>Full Duplex UART IP with Dual Clock FIFO Buffers</h3>
                    <p>Designed an 8/16/32 bit UART interface with programmable baud rates and integrated asynchronous FIFO buffers for efficient data management.</p>
                    <div class="project-tech">
                        <span>SystemVerilog</span>
                        <span>Xilinx Vivado</span>
                        <span>CDC</span>
                    </div>
                    <a href="project-details/uart-ip.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-brain"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Mar 2024 - May 2024</span>
                        </div>
                    </div>
                    <h3>ASIC Acceleration for Graph Convolutional Neural Networks (RTL to GDSII)</h3>
                    <p>Designed and implemented RTL for a Graph Convolutional Network accelerator with complete RTL to GDSII flow using Cadence Innovus.</p>
                    <div class="project-tech">
                        <span>SystemVerilog</span>
                        <span>Cadence Innovus</span>
                        <span>ASIC</span>
                    </div>
                    <a href="project-details/gcn-accelerator.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-check-circle"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Jan 2024 - May 2024</span>
                        </div>
                    </div>
                    <h3>Full Chip Verification</h3>
                    <p>Verified RTL implementation of a small-scale SOC by developing modular System Verilog testbench covering key functional blocks with comprehensive coverage.</p>
                    <div class="project-tech">
                        <span>SystemVerilog</span>
                        <span>Verdi</span>
                        <span>Functional Verification</span>
                    </div>
                    <a href="project-details/full-chip-verification.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-microchip"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Feb 2024 - Mar 2024</span>
                        </div>
                    </div>
                    <h3>RTL to GDSII ASIC Design: 2-bit Adder</h3>
                    <p>Complete RTL to GDSII flow implementation including synthesis, floor planning, placement, routing, and timing closure for a 2-bit adder design.</p>
                    <div class="project-tech">
                        <span>Verilog</span>
                        <span>Cadence Virtuoso</span>
                        <span>ASIC Flow</span>
                    </div>
                    <a href="project-details/2bit-adder.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="project-item">
                    <div class="project-header">
                        <div class="project-icon">
                            <i class="fas fa-drafting-compass"></i>
                        </div>
                        <div class="project-meta">
                            <span class="company">Arizona State University</span>
                            <span class="duration">Nov 2023 - Dec 2023</span>
                        </div>
                    </div>
                    <h3>Schematic and Layout Design of a 4-bit Adder</h3>
                    <p>Designed schematic of 1-bit mirror adder with appropriate transistor sizing and created 4-bit adder through instantiation with optimized floor planning and routing.</p>
                    <div class="project-tech">
                        <span>Cadence Virtuoso</span>
                        <span>Layout Design</span>
                        <span>Schematic Design</span>
                    </div>
                    <a href="project-details/4bit-adder.html" class="project-link">View Details <i class="fas fa-arrow-right"></i></a>
                </div>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <div class="footer-content">
                <div class="footer-left">
                    <h3>Mahesh Kaushik Srihasam</h3>
                    <p>Graduate Electrical Engineer | RTL Design & Digital Verification</p>
                </div>
                <div class="footer-right">
                    <p>&copy; 2024 Mahesh Kaushik Srihasam. All rights reserved.</p>
                </div>
            </div>
        </div>
    </footer>

    <!-- Video Modal -->
    <div id="videoModal" class="video-modal">
        <div class="video-modal-content">
            <span class="video-close">&times;</span>
            <video id="modalVideo" controls>
                <source src="" type="video/mp4">
                Your browser does not support the video tag.
            </video>
        </div>
    </div>

    <script src="script.js"></script>
</body>
</html>
