TOOL:	xrun	21.03-s009: Started on Dec 29, 2023 at 16:01:49 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-F ../tb/tb.f
		mult_pkg.sv
		mult_bfm.sv
		../../common/vdic_dut_2023.svp
		top.sv
		+incdir+tb_classes
		+incdir+.
		+nowarn+DSEMEL
		+nowarnBADPRF
		-uvm
		-uvmhome /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.2/sv
		+UVM_NO_RELNOTES
		+UVM_VERBOSITY=MEDIUM
		-linedebug
		-fsmdebug
		-uvmlinedebug
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt

   User defined plus("+") options:
	+UVM_NO_RELNOTES
	+UVM_VERBOSITY=MEDIUM

		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		mult_pkg
		$unit_0x0475d7d8
		top

	Extracting FSMs for coverage:
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: ...........
	    arg_a dist {[16'sh8000:16'shFFFF]:/1, 16'sh0000:/1, [16'sh0001:16'sh7FFF]:/1};
	                  |
xmelab: *W,VALFIT (../tb/tb_classes/sequence_item.svh,34|19): Value will not fit in the random variable.
	    arg_a dist {[16'sh8000:16'shFFFF]:/1, 16'sh0000:/1, [16'sh0001:16'sh7FFF]:/1};
	                            |
xmelab: *W,VALFIT (../tb/tb_classes/sequence_item.svh,34|29): Value will not fit in the random variable.
	    arg_b dist {[16'sh8000:16'shFFFF]:/1, 16'sh0000:/1, [16'sh0001:16'sh7FFF]:/1};
	                  |
xmelab: *W,VALFIT (../tb/tb_classes/sequence_item.svh,35|19): Value will not fit in the random variable.
	    arg_b dist {[16'sh8000:16'shFFFF]:/1, 16'sh0000:/1, [16'sh0001:16'sh7FFF]:/1};
	                            |
xmelab: *W,VALFIT (../tb/tb_classes/sequence_item.svh,35|29): Value will not fit in the random variable.
......
	    arg_a dist {16'sh8000:=1, 16'sh7FFF:=1};
	                 |
xmelab: *W,VALFIT (../tb/tb_classes/min_max_sequence_item.svh,8|18): Value will not fit in the random variable.
        arg_b dist {16'sh8000:=1, 16'sh7FFF:=1};
                     |
xmelab: *W,VALFIT (../tb/tb_classes/min_max_sequence_item.svh,9|21): Value will not fit in the random variable.
... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
		worklib.vdic_dut_2023:svp <0x78bc017e>
			streams:  58, words: 25281
		worklib.uvm_pkg:sv <0x249504d9>
			streams:   8, words:  7892
		worklib.uvm_pkg:sv <0x2649e330>
			streams:   8, words:  7580
		worklib.uvm_pkg:sv <0x5b4f9c49>
			streams:   7, words:  7057
		worklib.uvm_pkg:sv <0x36b8697a>
			streams:  29, words: 28118
		worklib.uvm_pkg:sv <0x09db7674>
			streams:   7, words:  2315
		worklib.uvm_pkg:sv <0x25046838>
			streams:  26, words: 62449
		worklib.uvm_pkg:sv <0x6c6de901>
			streams:   7, words:  2309
		worklib.uvm_pkg:sv <0x338840d1>
			streams:   7, words:  2972
		worklib.uvm_pkg:sv <0x63c1f66d>
			streams:   7, words:  2972
		worklib.uvm_pkg:sv <0x60389045>
			streams:  18, words: 18890
		worklib.uvm_pkg:sv <0x0efd559b>
			streams:  28, words: 31934
		worklib.uvm_pkg:sv <0x3373f424>
			streams:  27, words: 30028
		worklib.uvm_pkg:sv <0x0866e218>
			streams:  23, words: 28508
		worklib.uvm_pkg:sv <0x67165398>
			streams:  17, words: 17760
		worklib.uvm_pkg:sv <0x0481cee4>
			streams:  26, words: 49807
		worklib.uvm_pkg:sv <0x0967d953>
			streams:   7, words:  2570
		worklib.uvm_pkg:sv <0x432346dc>
			streams:  16, words: 22579
		worklib.uvm_pkg:sv <0x1031b7e2>
			streams:  26, words: 36999
		worklib.uvm_pkg:sv <0x718a85cc>
			streams:  25, words: 62985
		worklib.uvm_pkg:sv <0x73d22ba0>
			streams:  27, words: 40179
		worklib.uvm_pkg:sv <0x0b7370d7>
			streams:  26, words: 56028
		worklib.uvm_pkg:sv <0x6ba854d1>
			streams:  27, words: 43424
		worklib.uvm_pkg:sv <0x7604895d>
			streams:  25, words: 61988
		worklib.uvm_pkg:sv <0x61a6b351>
			streams:  27, words: 45553
		worklib.uvm_pkg:sv <0x7d04823b>
			streams:  25, words: 66963
		worklib.uvm_pkg:sv <0x5ac29340>
			streams:  27, words: 51671
		worklib.uvm_pkg:sv <0x5a19ce2a>
			streams:  25, words: 61311
		worklib.uvm_pkg:sv <0x6baf22a6>
			streams:  25, words: 62868
		worklib.uvm_pkg:sv <0x0c5ac873>
			streams:  27, words: 42325
		worklib.uvm_pkg:sv <0x601180f1>
			streams:  25, words: 58906
		worklib.uvm_pkg:sv <0x43e770bf>
			streams:  29, words: 108740
		worklib.uvm_pkg:sv <0x11e73b70>
			streams:  72, words: 143728
		worklib.cdns_uvm_pkg:sv <0x5de25cd5>
			streams:   9, words:  5026
		worklib.cdns_uvm_pkg:sv <0x664c7246>
			streams:  10, words:  8472
		worklib.uvm_pkg:sv <0x664ef5ad>
			streams:  23, words: 23319
		worklib.mult_pkg:sv <0x69c3479c>
			streams:   8, words:  4707
		worklib.uvm_pkg:sv <0x50c5e39c>
			streams:   7, words:  2972
		worklib.uvm_pkg:sv <0x584e2ae9>
			streams:  24, words: 27536
		worklib.uvm_pkg:sv <0x1b53b670>
			streams:  48, words: 45627
		worklib.uvm_pkg:sv <0x4c22eb9c>
			streams:  38, words: 34459
		worklib.uvm_pkg:sv <0x3851f91f>
			streams:  55, words: 51621
		worklib.uvm_pkg:sv <0x095d01a7>
			streams:  25, words: 33333
		worklib.uvm_pkg:sv <0x612b18be>
			streams:  35, words: 55090
		worklib.uvm_pkg:sv <0x38ca853b>
			streams: 219, words: 299539
		worklib.uvm_pkg:sv <0x17abd2c0>
			streams:  24, words: 25195
		worklib.mult_bfm:sv <0x4485d9d9>
			streams: 214, words: 315241
		worklib.mult_pkg:sv <0x7ac4b1fe>
			streams:   8, words: 11509
		worklib.mult_pkg:sv <0x235809fa>
			streams: 318, words: 497706
		worklib.cdns_uvm_pkg:sv <0x6c24bf42>
			streams: 232, words: 440359
		worklib.cdns_uvmapi:svp <0x54dd376a>
			streams:  27, words: 36495
		worklib.cdns_assert2uvm_pkg:sv <0x405b2e53>
			streams:   3, words:  2676
		worklib.uvm_pkg:sv <0x327e6308>
			streams: 5575, words: 10814908
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       2       2
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 17083   11792
		Scalar wires:                 17       -
		Vectored wires:               10       -
		Named events:                  4      12
		Always blocks:                 3       3
		Initial blocks:              339     169
		Parallel blocks:              27      28
		Cont. assignments:            10      10
		Pseudo assignments:           12      12
		Assertions:                    5       5
		Covergroup Instances:          0       1
		Compilation units:             1       1
		SV Class declarations:       239     353
		SV Class specializations:    471     471
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	21.03-s009: Exiting on Dec 29, 2023 at 16:01:53 CET  (total: 00:00:04)
