{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 17:44:55 2015 " "Info: Processing started: Mon Nov 02 17:44:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 " "Warning: Node \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40\" is a latch" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 " "Warning: Node \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25\" is a latch" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clk " "Info: Assuming node \"clk\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 register JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 268.53 MHz 3.724 ns Internal " "Info: Clock \"clk\" has Internal fmax of 268.53 MHz between source register \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40\" and destination register \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25\" (period= 3.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.535 ns + Longest register register " "Info: + Longest register to register delay is 0.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 1 REG LCCOMB_X1_Y5_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.271 ns) 0.535 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 2 REG LCCOMB_X1_Y5_N0 3 " "Info: 2: + IC(0.264 ns) + CELL(0.271 ns) = 0.535 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 3; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.271 ns ( 50.65 % ) " "Info: Total cell delay = 0.271 ns ( 50.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.264 ns ( 49.35 % ) " "Info: Total interconnect delay = 0.264 ns ( 49.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.264ns } { 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.271 ns - Smallest " "Info: - Smallest clock skew is -0.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.282 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 2.282 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 3 REG LCCOMB_X1_Y5_N0 3 " "Info: 3: + IC(1.021 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 3; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_7\|z~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 49.91 % ) " "Info: Total cell delay = 1.139 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 50.09 % ) " "Info: Total interconnect delay = 1.143 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.553 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.420 ns) 2.553 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 3 REG LCCOMB_X1_Y5_N24 2 " "Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 55.19 % ) " "Info: Total cell delay = 1.409 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.144 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.056 ns + " "Info: + Micro setup delay of destination is 1.056 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.535 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.264ns } { 0.000ns 0.271ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 T clk 5.119 ns register " "Info: tsu for register \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40\" (data pin = \"T\", clock pin = \"clk\") is 5.119 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.541 ns + Longest pin register " "Info: + Longest pin to register delay is 6.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns T 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'T'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.414 ns) + CELL(0.275 ns) 6.541 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 2 REG LCCOMB_X1_Y5_N24 2 " "Info: 2: + IC(5.414 ns) + CELL(0.275 ns) = 6.541 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { T JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.127 ns ( 17.23 % ) " "Info: Total cell delay = 1.127 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.414 ns ( 82.77 % ) " "Info: Total interconnect delay = 5.414 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.541 ns" { T JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.541 ns" { T T~combout JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 5.414ns } { 0.000ns 0.852ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.131 ns + " "Info: + Micro setup delay of destination is 1.131 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.553 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.420 ns) 2.553 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 3 REG LCCOMB_X1_Y5_N24 2 " "Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 55.19 % ) " "Info: Total cell delay = 1.409 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.144 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.541 ns" { T JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.541 ns" { T T~combout JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 5.414ns } { 0.000ns 0.852ns 0.275ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk NotQ JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 6.365 ns register " "Info: tco from clock \"clk\" to destination pin \"NotQ\" through register \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40\" is 6.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.553 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.420 ns) 2.553 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 3 REG LCCOMB_X1_Y5_N24 2 " "Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 55.19 % ) " "Info: Total cell delay = 1.409 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.144 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.812 ns + Longest register pin " "Info: + Longest register to pin delay is 3.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 1 REG LCCOMB_X1_Y5_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 0.711 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_8\|z~0 2 COMB LCCOMB_X1_Y5_N20 1 " "Info: 2: + IC(0.273 ns) + CELL(0.438 ns) = 0.711 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_8\|z~0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(2.642 ns) 3.812 ns NotQ 3 PIN PIN_24 0 " "Info: 3: + IC(0.459 ns) + CELL(2.642 ns) = 3.812 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'NotQ'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 80.80 % ) " "Info: Total cell delay = 3.080 ns ( 80.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.732 ns ( 19.20 % ) " "Info: Total interconnect delay = 0.732 ns ( 19.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.812 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } { 0.000ns 0.273ns 0.459ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.812 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } { 0.000ns 0.273ns 0.459ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk NotQ 4.869 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"NotQ\" is 4.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.150 ns) 1.768 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_8\|z~0 2 COMB LCCOMB_X1_Y5_N20 1 " "Info: 2: + IC(0.629 ns) + CELL(0.150 ns) = 1.768 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Slave\|MyNor:comb_8\|z~0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { clk JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(2.642 ns) 4.869 ns NotQ 3 PIN PIN_24 0 " "Info: 3: + IC(0.459 ns) + CELL(2.642 ns) = 4.869 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'NotQ'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.781 ns ( 77.65 % ) " "Info: Total cell delay = 3.781 ns ( 77.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.088 ns ( 22.35 % ) " "Info: Total interconnect delay = 1.088 ns ( 22.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { clk JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.869 ns" { clk clk~combout JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } { 0.000ns 0.000ns 0.629ns 0.459ns } { 0.000ns 0.989ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 T clk -3.988 ns register " "Info: th for register \"JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40\" (data pin = \"T\", clock pin = \"clk\") is -3.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.553 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.420 ns) 2.553 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 3 REG LCCOMB_X1_Y5_N24 2 " "Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 55.19 % ) " "Info: Total cell delay = 1.409 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.144 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.541 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns T 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'T'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "TFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/TFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.414 ns) + CELL(0.275 ns) 6.541 ns JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40 2 REG LCCOMB_X1_Y5_N24 2 " "Info: 2: + IC(5.414 ns) + CELL(0.275 ns) = 6.541 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4\|DFlipFlopStruct:comb_9\|DLatchStruct:Master\|MyNor:comb_7\|z~40'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { T JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.127 ns ( 17.23 % ) " "Info: Total cell delay = 1.127 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.414 ns ( 82.77 % ) " "Info: Total interconnect delay = 5.414 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.541 ns" { T JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.541 ns" { T T~combout JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 5.414ns } { 0.000ns 0.852ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { clk clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { clk clk~combout clk~clkctrl JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 0.122ns 1.022ns } { 0.000ns 0.989ns 0.000ns 0.420ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.541 ns" { T JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.541 ns" { T T~combout JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 } { 0.000ns 0.000ns 5.414ns } { 0.000ns 0.852ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 17:44:56 2015 " "Info: Processing ended: Mon Nov 02 17:44:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
