Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Oct 16 17:07:33 2025
| Host         : Luca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.791       -5.059                     17                 7241        0.026        0.000                      0                 7241        3.750        0.000                       0                  3529  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.791       -5.059                     17                 7167        0.026        0.000                      0                 7167        3.750        0.000                       0                  3529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.788        0.000                      0                   74        0.560        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           17  Failing Endpoints,  Worst Slack       -0.791ns,  Total Violation       -5.059ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.791ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 4.780ns (44.733%)  route 5.906ns (55.267%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.638     2.932    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/clk
    SLICE_X33Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/Q
                         net (fo=4, routed)           0.616     4.004    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg_n_0_[0]_repN_alias
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.128 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     4.128    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.641 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.641    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.860 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry__0/O[0]
                         net (fo=18, routed)          1.384     6.244    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.295     6.539 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.678     7.217    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.341    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.717 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1/CO[3]
                         net (fo=4, routed)           1.438     9.272    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.396 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0/O
                         net (fo=2, routed)           0.626    10.022    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.569 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1/O[2]
                         net (fo=1, routed)           0.554    11.123    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_5
    SLICE_X29Y71         LUT1 (Prop_lut1_I0_O)        0.301    11.424 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000    11.424    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_i_4__0_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.971 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2/O[2]
                         net (fo=1, routed)           0.610    12.581    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_5
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.302    12.883 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    12.883    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_1__0_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.284 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.284    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.618 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3/O[1]
                         net (fo=1, routed)           0.000    13.618    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3_n_6
    SLICE_X28Y72         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.511    12.690    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/clk
    SLICE_X28Y72         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X28Y72         FDCE (Setup_fdce_C_D)        0.062    12.827    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                 -0.791    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 4.669ns (44.153%)  route 5.906ns (55.847%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.638     2.932    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/clk
    SLICE_X33Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/Q
                         net (fo=4, routed)           0.616     4.004    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg_n_0_[0]_repN_alias
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.128 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     4.128    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.641 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.641    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.860 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry__0/O[0]
                         net (fo=18, routed)          1.384     6.244    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.295     6.539 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.678     7.217    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.341    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.717 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1/CO[3]
                         net (fo=4, routed)           1.438     9.272    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.396 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0/O
                         net (fo=2, routed)           0.626    10.022    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.569 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1/O[2]
                         net (fo=1, routed)           0.554    11.123    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_5
    SLICE_X29Y71         LUT1 (Prop_lut1_I0_O)        0.301    11.424 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000    11.424    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_i_4__0_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.971 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2/O[2]
                         net (fo=1, routed)           0.610    12.581    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_5
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.302    12.883 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_1__0/O
                         net (fo=1, routed)           0.000    12.883    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_1__0_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.284 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.284    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.507 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3/O[0]
                         net (fo=1, routed)           0.000    13.507    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3_n_7
    SLICE_X28Y72         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.511    12.690    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/clk
    SLICE_X28Y72         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[16]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X28Y72         FDCE (Setup_fdce_C_D)        0.062    12.827    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[16]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.441ns  (logic 5.383ns (51.556%)  route 5.058ns (48.444%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.634     2.928    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X32Y73         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/Q
                         net (fo=19, routed)          0.889     4.335    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/y2_wire[1]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.459 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.459    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/i__carry_i_3__5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.009 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.343 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry__0/O[1]
                         net (fo=18, routed)          0.956     6.299    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/y_reg[7][1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.303     6.602 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_1/O
                         net (fo=2, routed)           0.626     7.228    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_1_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_5_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.753 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.762    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__1/O[2]
                         net (fo=4, routed)           0.956     8.958    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__1_n_5
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.302     9.260 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4/O
                         net (fo=1, routed)           0.532     9.791    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    10.198 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1/O[1]
                         net (fo=1, routed)           0.641    10.839    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_n_6
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.303    11.142 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.142    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.543 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.543    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.765 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2/O[0]
                         net (fo=1, routed)           0.440    12.205    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2_n_7
    SLICE_X26Y74         LUT2 (Prop_lut2_I1_O)        0.299    12.504 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.504    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_i_3_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.037 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2/CO[3]
                         net (fo=1, routed)           0.009    13.046    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.369 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__3/O[1]
                         net (fo=1, routed)           0.000    13.369    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__3_n_6
    SLICE_X26Y75         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.504    12.683    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/clk
    SLICE_X26Y75         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[17]/C
                         clock pessimism              0.229    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X26Y75         FDCE (Setup_fdce_C_D)        0.109    12.867    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[17]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                 -0.502    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.256ns  (logic 5.418ns (52.827%)  route 4.838ns (47.173%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.685     2.979    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/Q
                         net (fo=27, routed)          0.840     4.275    design_1_i/spCORE_0/U0/PIPE/x1_wire[1]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.399 r  design_1_i/spCORE_0/U0/PIPE/area2_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__0_carry_i_7__1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.949 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area2_carry_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.283 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area2_carry__0/O[1]
                         net (fo=36, routed)          0.982     6.266    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/x2_reg[7]_0[1]
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.303     6.569 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__0_i_4__2/O
                         net (fo=2, routed)           0.717     7.286    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__0_i_4__2_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__0_i_8__2/O
                         net (fo=1, routed)           0.000     7.410    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__0_i_8__2_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.942 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.942    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.276 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__1/O[1]
                         net (fo=4, routed)           1.021     9.297    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__33_carry__1_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I1_O)        0.303     9.600 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__100_carry__1_i_2__2/O
                         net (fo=2, routed)           0.485    10.085    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__100_carry__1_i_2__2_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.523 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__100_carry__1/O[3]
                         net (fo=1, routed)           0.478    11.001    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1[14]
    SLICE_X38Y69         LUT1 (Prop_lut1_I0_O)        0.306    11.307 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0_carry__2_i_3__2/O
                         net (fo=1, routed)           0.000    11.307    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0_carry__2_i_3__2_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.885 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0_carry__2/O[2]
                         net (fo=1, routed)           0.314    12.199    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0_carry__2_n_5
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.301    12.500 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0__32_carry__2_i_1__2/O
                         net (fo=1, routed)           0.000    12.500    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0__32_carry__2_i_1__2_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.901 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0__32_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.901    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0__32_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.235 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0__32_carry__3/O[1]
                         net (fo=1, routed)           0.000    13.235    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area00_out[17]
    SLICE_X40Y70         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.468    12.647    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/clk
    SLICE_X40Y70         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area_reg[17]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X40Y70         FDCE (Setup_fdce_C_D)        0.062    12.784    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area_reg[17]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.337ns  (logic 5.279ns (51.069%)  route 5.058ns (48.931%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.634     2.928    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X32Y73         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/Q
                         net (fo=19, routed)          0.889     4.335    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/y2_wire[1]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.459 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.459    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/i__carry_i_3__5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.009 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.343 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry__0/O[1]
                         net (fo=18, routed)          0.956     6.299    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/y_reg[7][1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.303     6.602 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_1/O
                         net (fo=2, routed)           0.626     7.228    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_1_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_5_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.753 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.762    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__1/O[2]
                         net (fo=4, routed)           0.956     8.958    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__1_n_5
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.302     9.260 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4/O
                         net (fo=1, routed)           0.532     9.791    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    10.198 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1/O[1]
                         net (fo=1, routed)           0.641    10.839    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_n_6
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.303    11.142 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.142    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.543 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.543    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.765 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2/O[0]
                         net (fo=1, routed)           0.440    12.205    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2_n_7
    SLICE_X26Y74         LUT2 (Prop_lut2_I1_O)        0.299    12.504 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.504    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_i_3_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.037 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2/CO[3]
                         net (fo=1, routed)           0.009    13.046    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.265 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__3/O[0]
                         net (fo=1, routed)           0.000    13.265    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__3_n_7
    SLICE_X26Y75         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.504    12.683    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/clk
    SLICE_X26Y75         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[16]/C
                         clock pessimism              0.229    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X26Y75         FDCE (Setup_fdce_C_D)        0.109    12.867    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[16]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.178ns  (logic 4.852ns (47.674%)  route 5.326ns (52.326%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.685     2.979    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/Q
                         net (fo=27, routed)          0.840     4.275    design_1_i/spCORE_0/U0/PIPE/x1_wire[1]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.399 r  design_1_i/spCORE_0/U0/PIPE/area2_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__0_carry_i_7__1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.979 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area2_carry/O[2]
                         net (fo=36, routed)          1.090     6.070    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/O[2]
    SLICE_X34Y69         LUT2 (Prop_lut2_I1_O)        0.330     6.400 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.596     6.995    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__0_carry__1_2
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.348     7.343 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__0_carry__1_i_6__1/O
                         net (fo=1, routed)           0.000     7.343    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_7__1_1[0]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__0_carry__1/CO[3]
                         net (fo=4, routed)           1.424     9.299    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__0_carry__1_n_0
    SLICE_X32Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.423 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_2__1/O
                         net (fo=2, routed)           0.486     9.909    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_2__1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.347 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1/O[3]
                         net (fo=1, routed)           0.436    10.782    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_n_4
    SLICE_X34Y69         LUT1 (Prop_lut1_I0_O)        0.306    11.088 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    11.088    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_i_3__1_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.666 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2/O[2]
                         net (fo=1, routed)           0.454    12.121    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_n_5
    SLICE_X35Y68         LUT2 (Prop_lut2_I1_O)        0.301    12.422 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_i_1__1/O
                         net (fo=1, routed)           0.000    12.422    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_i_1__1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.823 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.823    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.157 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__3/O[1]
                         net (fo=1, routed)           0.000    13.157    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__3_n_6
    SLICE_X35Y69         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.469    12.648    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[17]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y69         FDCE (Setup_fdce_C_D)        0.062    12.785    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[17]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 5.331ns (52.238%)  route 4.874ns (47.762%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.638     2.932    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/clk
    SLICE_X33Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/Q
                         net (fo=4, routed)           0.616     4.004    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg_n_0_[0]_repN_alias
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.128 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     4.128    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.641 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.641    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.860 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry__0/O[0]
                         net (fo=18, routed)          1.384     6.244    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.295     6.539 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.678     7.217    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.341    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.717 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.040 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1/O[1]
                         net (fo=3, routed)           0.924     8.964    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_6
    SLICE_X32Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.270 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_2__0/O
                         net (fo=1, routed)           0.425     9.695    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_2__0_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.099 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.099    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.422 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1/O[1]
                         net (fo=1, routed)           0.413    10.836    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_6
    SLICE_X29Y70         LUT1 (Prop_lut1_I0_O)        0.306    11.142 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    11.142    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.543 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.543    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.765 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2/O[0]
                         net (fo=1, routed)           0.434    12.198    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_7
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.299    12.497 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.497    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.137 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2/O[3]
                         net (fo=1, routed)           0.000    13.137    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_n_4
    SLICE_X28Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.513    12.692    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/clk
    SLICE_X28Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[15]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X28Y71         FDCE (Setup_fdce_C_D)        0.062    12.829    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[15]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -13.137    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.219ns  (logic 5.170ns (50.592%)  route 5.049ns (49.408%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.634     2.928    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X32Y73         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/spCORE_0/U0/PIPE/y2_reg[1]/Q
                         net (fo=19, routed)          0.889     4.335    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/y2_wire[1]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.459 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.459    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/i__carry_i_3__5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.009 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.343 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area2_inferred__0/i__carry__0/O[1]
                         net (fo=18, routed)          0.956     6.299    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/y_reg[7][1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I3_O)        0.303     6.602 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_1/O
                         net (fo=2, routed)           0.626     7.228    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_1_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_i_5_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.753 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.762    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__0_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__1/O[2]
                         net (fo=4, routed)           0.956     8.958    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__0_carry__1_n_5
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.302     9.260 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4/O
                         net (fo=1, routed)           0.532     9.791    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    10.198 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1/O[1]
                         net (fo=1, routed)           0.641    10.839    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_n_6
    SLICE_X27Y73         LUT1 (Prop_lut1_I0_O)        0.303    11.142 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.142    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_i_1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.543 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.543    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.765 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2/O[0]
                         net (fo=1, routed)           0.440    12.205    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2_n_7
    SLICE_X26Y74         LUT2 (Prop_lut2_I1_O)        0.299    12.504 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.504    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_i_3_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.147 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2/O[3]
                         net (fo=1, routed)           0.000    13.147    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_n_4
    SLICE_X26Y74         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.504    12.683    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/clk
    SLICE_X26Y74         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[15]/C
                         clock pessimism              0.229    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X26Y74         FDCE (Setup_fdce_C_D)        0.109    12.867    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[15]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -13.147    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.067ns  (logic 4.741ns (47.097%)  route 5.326ns (52.903%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.685     2.979    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/Q
                         net (fo=27, routed)          0.840     4.275    design_1_i/spCORE_0/U0/PIPE/x1_wire[1]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.399 r  design_1_i/spCORE_0/U0/PIPE/area2_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__0_carry_i_7__1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.979 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area2_carry/O[2]
                         net (fo=36, routed)          1.090     6.070    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/O[2]
    SLICE_X34Y69         LUT2 (Prop_lut2_I1_O)        0.330     6.400 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.596     6.995    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__0_carry__1_2
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.348     7.343 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__0_carry__1_i_6__1/O
                         net (fo=1, routed)           0.000     7.343    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_7__1_1[0]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.875 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__0_carry__1/CO[3]
                         net (fo=4, routed)           1.424     9.299    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__0_carry__1_n_0
    SLICE_X32Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.423 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_2__1/O
                         net (fo=2, routed)           0.486     9.909    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_2__1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.347 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1/O[3]
                         net (fo=1, routed)           0.436    10.782    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_n_4
    SLICE_X34Y69         LUT1 (Prop_lut1_I0_O)        0.306    11.088 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    11.088    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_i_3__1_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.666 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2/O[2]
                         net (fo=1, routed)           0.454    12.121    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_n_5
    SLICE_X35Y68         LUT2 (Prop_lut2_I1_O)        0.301    12.422 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_i_1__1/O
                         net (fo=1, routed)           0.000    12.422    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_i_1__1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.823 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.823    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.046 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__3/O[0]
                         net (fo=1, routed)           0.000    13.046    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__3_n_7
    SLICE_X35Y69         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.469    12.648    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[16]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y69         FDCE (Setup_fdce_C_D)        0.062    12.785    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg[16]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -13.046    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.271ns (51.955%)  route 4.874ns (48.045%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.638     2.932    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/clk
    SLICE_X33Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg[0]_replica/Q
                         net (fo=4, routed)           0.616     4.004    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg_n_0_[0]_repN_alias
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.128 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     4.128    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.641 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.641    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.860 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry__0/O[0]
                         net (fo=18, routed)          1.384     6.244    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.295     6.539 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0/O
                         net (fo=2, routed)           0.678     7.217    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     7.341    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.717 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.040 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1/O[1]
                         net (fo=3, routed)           0.924     8.964    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_6
    SLICE_X32Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.270 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_2__0/O
                         net (fo=1, routed)           0.425     9.695    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_2__0_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.099 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.099    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.422 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1/O[1]
                         net (fo=1, routed)           0.413    10.836    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_6
    SLICE_X29Y70         LUT1 (Prop_lut1_I0_O)        0.306    11.142 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    11.142    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.543 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.543    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.765 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2/O[0]
                         net (fo=1, routed)           0.434    12.198    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_7
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.299    12.497 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000    12.497    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.077 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2/O[2]
                         net (fo=1, routed)           0.000    13.077    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_n_5
    SLICE_X28Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.513    12.692    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/clk
    SLICE_X28Y71         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[14]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X28Y71         FDCE (Setup_fdce_C_D)        0.062    12.829    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[14]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                 -0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.482%)  route 0.216ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.549     0.885    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X51Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.216     1.242    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.822     1.188    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.063     1.216    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.656     0.992    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  <hidden>
                         net (fo=2, routed)           0.125     1.281    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.845     1.211    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.896%)  route 0.222ns (61.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.549     0.885    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X52Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.222     1.247    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[14]
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.822     1.188    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.059     1.212    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.343%)  route 0.217ns (60.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.551     0.887    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.217     1.245    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[23]
    SLICE_X46Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.823     1.189    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.052     1.206    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.591%)  route 0.234ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.551     0.887    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/Q
                         net (fo=1, routed)           0.234     1.262    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[18]
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.822     1.188    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.066     1.219    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.147%)  route 0.217ns (53.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.556     0.892    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=32, routed)          0.217     1.250    design_1_i/axi_gpio_1/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.295 r  design_1_i/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/axi_gpio_1/U0/ip2bus_data[7]
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.821     1.187    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.227ns (54.473%)  route 0.190ns (45.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.556     0.892    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=32, routed)          0.190     1.209    design_1_i/axi_gpio_1/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.099     1.308 r  design_1_i/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/axi_gpio_1/U0/ip2bus_data[4]
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.821     1.187    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.342%)  route 0.191ns (45.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.556     0.892    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=32, routed)          0.191     1.210    design_1_i/axi_gpio_1/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.099     1.309 r  design_1_i/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/axi_gpio_1/U0/ip2bus_data[3]
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.821     1.187    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.091     1.243    design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/spCORE_0/U0/PIPE/color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/pixel_color_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.908%)  route 0.263ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.549     0.885    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X40Y81         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/spCORE_0/U0/PIPE/color_reg[1]/Q
                         net (fo=3, routed)           0.263     1.289    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/pixel_color_reg[23]_1[1]
    SLICE_X51Y83         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/pixel_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.813     1.179    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/clk
    SLICE_X51Y83         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/pixel_color_reg[1]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDCE (Hold_fdce_C_D)         0.070     1.214    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/pixel_color_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.069%)  route 0.226ns (57.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.551     0.887    design_1_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[13]/Q
                         net (fo=1, routed)           0.226     1.276    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[18]
    SLICE_X47Y91         FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.823     1.189    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.047     1.201    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y83    design_1_i/RegDebug_0/U0/debug_color_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y84    design_1_i/RegDebug_0/U0/debug_color_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y84    design_1_i/RegDebug_0/U0/debug_color_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y84    design_1_i/RegDebug_0/U0/debug_color_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y84    design_1_i/RegDebug_0/U0/debug_color_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y52    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_edge_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.642ns (9.984%)  route 5.788ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.624     7.144    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/s_axis_aresetn
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.268 f  design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/tready_i_1/O
                         net (fo=58, routed)          2.164     9.432    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/tready_i_1_n_0
    SLICE_X39Y66         FDCE                                         f  design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_edge_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.472    12.651    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/s_axis_aclk
    SLICE_X39Y66         FDCE                                         r  design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_edge_reg/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X39Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_edge_reg
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_prev_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.642ns (9.984%)  route 5.788ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          3.624     7.144    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/s_axis_aresetn
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.268 f  design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/tready_i_1/O
                         net (fo=58, routed)          2.164     9.432    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/tready_i_1_n_0
    SLICE_X39Y66         FDCE                                         f  design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.472    12.651    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/s_axis_aclk
    SLICE_X39Y66         FDCE                                         r  design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_prev_reg/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X39Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    design_1_i/myaxistream_0/U0/myaxistream_v1_0_S_AXIS_inst/fsm_start_prev_reg
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.642ns (21.402%)  route 2.358ns (78.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.669     6.002    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X49Y84         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.471    12.650    design_1_i/RegDebug_0/U0/clk
    SLICE_X49Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[17]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X49Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.220    design_1_i/RegDebug_0/U0/debug_color_reg[17]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.642ns (22.600%)  route 2.199ns (77.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.510     5.843    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X51Y84         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.460    12.639    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[18]/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.309    design_1_i/RegDebug_0/U0/debug_color_reg[18]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.642ns (22.600%)  route 2.199ns (77.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.510     5.843    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X51Y84         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.460    12.639    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[1]/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.309    design_1_i/RegDebug_0/U0/debug_color_reg[1]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.642ns (22.600%)  route 2.199ns (77.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.510     5.843    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X51Y84         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.460    12.639    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[23]/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.309    design_1_i/RegDebug_0/U0/debug_color_reg[23]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.642ns (22.600%)  route 2.199ns (77.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.510     5.843    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X51Y84         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.460    12.639    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[6]/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.309    design_1_i/RegDebug_0/U0/debug_color_reg[6]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.642ns (22.600%)  route 2.199ns (77.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.510     5.843    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X51Y84         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.460    12.639    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[8]/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.309    design_1_i/RegDebug_0/U0/debug_color_reg[8]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.642ns (22.600%)  route 2.199ns (77.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.510     5.843    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X51Y84         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.460    12.639    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[9]/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.309    design_1_i/RegDebug_0/U0/debug_color_reg[9]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RegDebug_0/U0/debug_color_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.642ns (23.917%)  route 2.042ns (76.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.708     3.002    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X66Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.689     4.209    design_1_i/RegDebug_0/U0/rst
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.333 f  design_1_i/RegDebug_0/U0/debug_x[7]_i_2/O
                         net (fo=40, routed)          1.354     5.686    design_1_i/RegDebug_0/U0/debug_x[7]_i_2_n_0
    SLICE_X53Y83         FDCE                                         f  design_1_i/RegDebug_0/U0/debug_color_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.459    12.638    design_1_i/RegDebug_0/U0/clk
    SLICE_X53Y83         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[0]/C
                         clock pessimism              0.229    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X53Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    design_1_i/RegDebug_0/U0/debug_color_reg[0]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X36Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X36Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X36Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X36Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X36Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X36Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X36Y53         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X36Y53         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     0.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X37Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X37Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X37Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X37Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X37Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X37Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X37Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X37Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X37Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X37Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.601%)  route 0.322ns (63.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.557     0.893    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  <hidden>
                         net (fo=2, routed)           0.099     1.133    <hidden>
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.178 f  <hidden>
                         net (fo=33, routed)          0.223     1.401    <hidden>
    SLICE_X37Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.824     1.190    <hidden>
    SLICE_X37Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.908    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.585    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.124ns (6.737%)  route 1.717ns (93.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.717     1.717    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.841 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.841    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.531     2.710    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.045ns (5.649%)  route 0.752ns (94.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.752     0.752    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.797 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.797    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.839     1.205    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           206 Endpoints
Min Delay           206 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.608ns  (logic 1.978ns (20.587%)  route 7.630ns (79.413%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.736    12.541    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X37Y98         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.480     2.659    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.460ns  (logic 1.978ns (20.909%)  route 7.482ns (79.091%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.588    12.393    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X34Y98         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.481     2.660    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.449ns  (logic 1.978ns (20.934%)  route 7.471ns (79.066%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.577    12.382    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X35Y98         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.481     2.660    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.435ns  (logic 1.978ns (20.964%)  route 7.457ns (79.036%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.563    12.368    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X33Y86         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.474     2.653    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y86         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.301ns  (logic 1.978ns (21.267%)  route 7.323ns (78.733%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.429    12.234    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X34Y97         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.481     2.660    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y97         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.149ns  (logic 1.978ns (21.621%)  route 7.171ns (78.379%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.277    12.082    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X34Y95         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.480     2.659    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y95         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.132ns  (logic 1.978ns (21.660%)  route 7.154ns (78.340%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.260    12.065    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X35Y88         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.477     2.656    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.123ns  (logic 1.978ns (21.681%)  route 7.145ns (78.319%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.251    12.056    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X36Y97         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.480     2.659    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.123ns  (logic 1.978ns (21.681%)  route 7.145ns (78.319%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.251    12.056    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X32Y95         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.479     2.658    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.112ns  (logic 1.978ns (21.707%)  route 7.134ns (78.293%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.639     2.933    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/spCORE_0/U0/PIPE/y1_reg[0]/Q
                         net (fo=21, routed)          1.464     4.853    design_1_i/spCORE_0/U0/PIPE/y1_wire[0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/spCORE_0/U0/PIPE/i__carry_i_8/O
                         net (fo=1, routed)           0.000     4.977    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/finish_exec_i_12_0[0]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.490 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/MINMAX_MAP/maxy1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.471     6.961    design_1_i/spCORE_0/U0/PIPE/finish_exec_i_7[0]
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  design_1_i/spCORE_0/U0/PIPE/finish_exec_i_18/O
                         net (fo=2, routed)           0.663     7.748    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2_1
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.872 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10/O
                         net (fo=1, routed)           0.000     7.872    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_10_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.385 f  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/finish_exec_i_2/CO[3]
                         net (fo=3, routed)           1.296     9.681    design_1_i/spCORE_0/U0/EXEC/TRIANGLE_n_180
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.805 r  design_1_i/spCORE_0/U0/EXEC/finish_exec/O
                         net (fo=33, routed)          2.240    12.045    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.479     2.658    design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.410%)  route 0.150ns (51.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/RegDebug_0/U0/debug_color_reg[10]/Q
                         net (fo=1, routed)           0.150     1.175    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X52Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.813     1.179    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.866%)  route 0.164ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  design_1_i/RegDebug_0/U0/debug_color_reg[9]/Q
                         net (fo=1, routed)           0.164     1.175    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X51Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.815     1.181    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.191%)  route 0.168ns (56.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  design_1_i/RegDebug_0/U0/debug_color_reg[2]/Q
                         net (fo=1, routed)           0.168     1.180    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X53Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.815     1.181    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.149%)  route 0.158ns (52.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/RegDebug_0/U0/debug_color_reg[1]/Q
                         net (fo=1, routed)           0.158     1.183    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X51Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.815     1.181    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.183%)  route 0.164ns (53.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.547     0.883    design_1_i/RegDebug_0/U0/clk
    SLICE_X53Y83         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  design_1_i/RegDebug_0/U0/debug_color_reg[0]/Q
                         net (fo=1, routed)           0.164     1.188    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X53Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.815     1.181    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/RegDebug_0/U0/debug_color_reg[6]/Q
                         net (fo=1, routed)           0.164     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X50Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.815     1.181    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.047%)  route 0.200ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  design_1_i/RegDebug_0/U0/debug_color_reg[8]/Q
                         net (fo=1, routed)           0.200     1.211    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X50Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.814     1.180    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.002%)  route 0.187ns (56.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/RegDebug_0/U0/debug_color_reg[11]/Q
                         net (fo=1, routed)           0.187     1.211    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X52Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.815     1.181    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_color_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.963%)  route 0.195ns (58.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.548     0.884    design_1_i/RegDebug_0/U0/clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_color_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/RegDebug_0/U0/debug_color_reg[19]/Q
                         net (fo=1, routed)           0.195     1.220    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X53Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.814     1.180    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/RegDebug_0/U0/debug_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.249%)  route 0.171ns (54.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.573     0.909    design_1_i/RegDebug_0/U0/clk
    SLICE_X59Y84         FDCE                                         r  design_1_i/RegDebug_0/U0/debug_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  design_1_i/RegDebug_0/U0/debug_x_reg[7]/Q
                         net (fo=1, routed)           0.171     1.220    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X60Y86         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.843     1.209    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X60Y86         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           543 Endpoints
Min Delay           543 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/TRIANGLE/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.847ns  (logic 1.914ns (14.900%)  route 10.933ns (85.100%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         9.037    10.579    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/rst
    SLICE_X28Y80         LUT5 (Prop_lut5_I1_O)        0.124    10.703 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           1.231    11.935    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/FSM_sequential_state[0]_i_3_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.059 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.665    12.723    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/FSM_sequential_state[0]_i_2_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.124    12.847 r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.847    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/next_state[0]
    SLICE_X41Y77         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.465     2.644    design_1_i/spCORE_0/U0/EXEC/TRIANGLE/clk
    SLICE_X41Y77         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/TRIANGLE/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/x3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.740ns  (logic 1.790ns (14.053%)  route 10.949ns (85.947%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          0.874    10.011    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X37Y81         LUT5 (Prop_lut5_I0_O)        0.124    10.135 r  design_1_i/spCORE_0/U0/PIPE/x3[7]_i_1/O
                         net (fo=16, routed)          2.604    12.740    design_1_i/spCORE_0/U0/PIPE/x3[7]_i_1_n_0
    SLICE_X31Y74         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.508     2.687    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X31Y74         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x3_reg[5]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/x1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.705ns  (logic 1.666ns (13.115%)  route 11.039ns (86.885%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          3.568    12.705    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X31Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.513     2.692    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X31Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[3]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/y2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.646ns  (logic 1.666ns (13.176%)  route 10.980ns (86.824%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          3.509    12.646    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X34Y74         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.463     2.642    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X34Y74         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y2_reg[5]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/y3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.457ns  (logic 1.666ns (13.376%)  route 10.791ns (86.624%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          3.319    12.457    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X35Y74         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.463     2.642    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/y3_reg[7]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/x3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.396ns  (logic 1.790ns (14.442%)  route 10.606ns (85.558%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          0.874    10.011    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X37Y81         LUT5 (Prop_lut5_I0_O)        0.124    10.135 r  design_1_i/spCORE_0/U0/PIPE/x3[7]_i_1/O
                         net (fo=16, routed)          2.260    12.396    design_1_i/spCORE_0/U0/PIPE/x3[7]_i_1_n_0
    SLICE_X27Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.509     2.688    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X27Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x3_reg[2]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/x1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.391ns  (logic 1.666ns (13.448%)  route 10.724ns (86.552%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          3.253    12.391    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.513     2.692    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[0]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.391ns  (logic 1.666ns (13.448%)  route 10.724ns (86.552%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          3.253    12.391    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.513     2.692    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[1]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/x1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.391ns  (logic 1.666ns (13.448%)  route 10.724ns (86.552%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          3.253    12.391    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.513     2.692    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[2]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/PIPE/x1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.363ns  (logic 1.790ns (14.481%)  route 10.573ns (85.519%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         7.471     9.014    design_1_i/spCORE_0/U0/PIPE/rst
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.138 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_2/O
                         net (fo=57, routed)          0.894    10.032    design_1_i/spCORE_0/U0/PIPE/dec_instr0
    SLICE_X37Y81         LUT5 (Prop_lut5_I0_O)        0.124    10.156 r  design_1_i/spCORE_0/U0/PIPE/x1[7]_i_1/O
                         net (fo=16, routed)          2.207    12.363    design_1_i/spCORE_0/U0/PIPE/x1[7]_i_1_n_0
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        1.513     2.692    design_1_i/spCORE_0/U0/PIPE/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/spCORE_0/U0/PIPE/x1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.644%)  route 1.804ns (85.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.804     2.113    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y83         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.841     1.207    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y83         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[28]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.644%)  route 1.804ns (85.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.804     2.113    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y83         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.841     1.207    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y83         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[29]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.644%)  route 1.804ns (85.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.804     2.113    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y83         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.841     1.207    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y83         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[30]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.644%)  route 1.804ns (85.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.804     2.113    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y83         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.841     1.207    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y83         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[31]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.177ns  (logic 0.309ns (14.215%)  route 1.868ns (85.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.868     2.177    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y82         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.840     1.206    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y82         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[24]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.177ns  (logic 0.309ns (14.215%)  route 1.868ns (85.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.868     2.177    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y82         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.840     1.206    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y82         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[25]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.177ns  (logic 0.309ns (14.215%)  route 1.868ns (85.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.868     2.177    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y82         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.840     1.206    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y82         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[26]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.177ns  (logic 0.309ns (14.215%)  route 1.868ns (85.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.868     2.177    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y82         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.840     1.206    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y82         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[27]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.251ns  (logic 0.309ns (13.750%)  route 1.941ns (86.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.941     2.251    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y81         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.839     1.205    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y81         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[20]/C

Slack:                    inf
  Source:                 rst_0
                            (input port)
  Destination:            design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.251ns  (logic 0.309ns (13.750%)  route 1.941ns (86.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  rst_0_IBUF_inst/O
                         net (fo=335, routed)         1.941     2.251    design_1_i/spCORE_0/U0/EXEC/CIRCLE/rst
    SLICE_X63Y81         FDCE                                         f  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3530, routed)        0.839     1.205    design_1_i/spCORE_0/U0/EXEC/CIRCLE/clk
    SLICE_X63Y81         FDCE                                         r  design_1_i/spCORE_0/U0/EXEC/CIRCLE/d_reg[21]/C





