{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1685811162260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1685811162260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 18:52:42 2023 " "Processing started: Sat Jun 03 18:52:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1685811162260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1685811162260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basic_mult -c basic_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off basic_mult -c basic_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1685811162260 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1685811162756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_mult-top_arch " "Found design unit 1: basic_mult-top_arch" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1685811163389 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_mult " "Found entity 1: basic_mult" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1685811163389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1685811163389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/spi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1685811163394 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1685811163394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1685811163394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_sgn_break_16x16-rtl " "Found design unit 1: mult_sgn_break_16x16-rtl" {  } { { "mul16.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mul16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1685811163398 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_sgn_break_16x16 " "Found entity 1: mult_sgn_break_16x16" {  } { { "mul16.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mul16.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1685811163398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1685811163398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_heartbeat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_heartbeat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_heartbeat-Behavioral " "Found design unit 1: blink_heartbeat-Behavioral" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/blink_heartbeat.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1685811163401 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_heartbeat " "Found entity 1: blink_heartbeat" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/blink_heartbeat.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1685811163401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1685811163401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-rtl " "Found design unit 1: fir-rtl" {  } { { "fir.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/fir.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1685811163403 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/fir.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1685811163403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1685811163403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_spi-Behavioral " "Found design unit 1: basic_spi-Behavioral" {  } { { "basic_spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_spi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1685811163410 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_spi " "Found entity 1: basic_spi" {  } { { "basic_spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1685811163410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1685811163410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file coeffs_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coeffs_package " "Found design unit 1: coeffs_package" {  } { { "coeffs_package.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/coeffs_package.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1685811163413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1685811163413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basic_mult " "Elaborating entity \"basic_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1685811163460 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG basic_mult.vhd(25) " "VHDL Signal Declaration warning at basic_mult.vhd(25): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1685811163466 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYS_SPI_MISO basic_mult.vhd(40) " "Verilog HDL or VHDL warning at basic_mult.vhd(40): object \"SYS_SPI_MISO\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1685811163467 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in basic_mult.vhd(41) " "Verilog HDL or VHDL warning at basic_mult.vhd(41): object \"data_in\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1685811163467 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack basic_mult.vhd(43) " "Verilog HDL or VHDL warning at basic_mult.vhd(43): object \"ack\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1685811163467 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_data_out basic_mult.vhd(49) " "Verilog HDL or VHDL warning at basic_mult.vhd(49): object \"spi_data_out\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1685811163467 "|basic_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_wr basic_mult.vhd(52) " "Verilog HDL or VHDL warning at basic_mult.vhd(52): object \"spi_wr\" assigned a value but never read" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1685811163467 "|basic_mult"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 32 basic_mult.vhd(71) " "VHDL expression error at basic_mult.vhd(71): expression has 16 elements, but must have 32 elements" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 71 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1 1685811163467 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 16 basic_mult.vhd(71) " "VHDL expression error at basic_mult.vhd(71): expression has 32 elements, but must have 16 elements" {  } { { "basic_mult.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_mult.vhd" 71 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1 1685811163467 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1685811163467 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1685811163650 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 03 18:52:43 2023 " "Processing ended: Sat Jun 03 18:52:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1685811163650 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1685811163650 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1685811163650 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1685811163650 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1685811164257 ""}
