{
  "name": "ostd::mm::dma::dma_stream::DmaStream::<D>::map",
  "span": "ostd/src/mm/dma/dma_stream.rs:158:5: 158:82",
  "doc": " Establishes DMA stream mapping for a given [`USegment`].\n\n The `is_cache_coherent` argument specifies whether the target device\n that the DMA mapping is prepared for can access the main memory in a\n CPU cache coherent way or not.\n"
}