{"vcs1":{"timestamp_begin":1684325247.853119869, "rt":1.28, "ut":0.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1684325249.224497799, "rt":1.24, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684325250.533791863, "rt":0.48, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684325247.218588371}
{"VCS_COMP_START_TIME": 1684325247.218588371}
{"VCS_COMP_END_TIME": 1684325252.580004400}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330644}}
{"stitch_vcselab": {"peak_mem": 211888}}
