library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity Divisor is
    Port (  clk : in std_logic;
            div_clk : out std_logic);
end Divisor;

architecture Behavioral of Divisor is
    constant fclk : integer := 50_000_000;
	 signal clk1ms : std_logic;
begin
    process (clk)
        constant N: integer:=11;
        variable cuenta: std_logic_vector(27 downto 0):= X"0000000";
    begin
        if rising_edge (clk) then
            cuenta:=cuenta+1;
        end if;
        div_clk<=cuenta(N);
        end process;
end Behavioral;
--Periodo de la seÃ±al de salida en funcion del valor N para clk=50MHz:
--27 - 5.37s, 26-68s, 25 - 1.34s, 24-671ms,
--22 168ms, 21 - 83.9ms, 20-41.9ms