\subsection{arch Architecture Reference}
\label{classtxiqmux_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=186pt]{d7/d6c/classtxiqmux_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf mux0\+\_\+reg}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf mux1\+\_\+reg}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf mux2\+\_\+reg}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf test\+\_\+ptrn\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+sel\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf isnt0\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf isnt0\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux2\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux2\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux2\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux2\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf sync\+\_\+reg0}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg1}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf tst\+\_\+ptrn\+\_\+inst0}  {\bfseries entity txiq\+\_\+tst\+\_\+ptrn}   
\item 
{\bf test\+\_\+data\+\_\+dd\+\_\+inst1}  {\bfseries entity test\+\_\+data\+\_\+dd}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 43} of file {\bf txiqmux.\+vhd}.



\subsubsection{Member Function Documentation}
\index{txiqmux\+::arch@{txiqmux\+::arch}!mux0\+\_\+reg@{mux0\+\_\+reg}}
\index{mux0\+\_\+reg@{mux0\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux0\+\_\+regreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}mux0\+\_\+reg (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classtxiqmux_1_1arch_ac3076a2910cbb7bfac97b80f4b126d0d}


Definition at line {\bf 104} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux1\+\_\+reg@{mux1\+\_\+reg}}
\index{mux1\+\_\+reg@{mux1\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux1\+\_\+regreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} mux1\+\_\+reg(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtxiqmux_1_1arch_a55d7c9635b049f7157f4c5317b03fab2}


Definition at line {\bf 121} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux2\+\_\+reg@{mux2\+\_\+reg}}
\index{mux2\+\_\+reg@{mux2\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux2\+\_\+regreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}mux2\+\_\+reg (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classtxiqmux_1_1arch_a203bcbc14c6f052dc4693f7bd6f4c2a1}


Definition at line {\bf 150} of file {\bf txiqmux.\+vhd}.



\subsubsection{Member Data Documentation}
\index{txiqmux\+::arch@{txiqmux\+::arch}!inst1\+\_\+data\+\_\+h@{inst1\+\_\+data\+\_\+h}}
\index{inst1\+\_\+data\+\_\+h@{inst1\+\_\+data\+\_\+h}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a280a45a11b218aa725e2b7c6beb84da4}


Definition at line {\bf 51} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!inst1\+\_\+data\+\_\+l@{inst1\+\_\+data\+\_\+l}}
\index{inst1\+\_\+data\+\_\+l@{inst1\+\_\+data\+\_\+l}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a7c19775db94400c256616d2d2ba5f3db}


Definition at line {\bf 52} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!isnt0\+\_\+diq\+\_\+h@{isnt0\+\_\+diq\+\_\+h}}
\index{isnt0\+\_\+diq\+\_\+h@{isnt0\+\_\+diq\+\_\+h}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{isnt0\+\_\+diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf isnt0\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_ac4e530ab4ab9bddb7917f92e1b739d69}


Definition at line {\bf 47} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!isnt0\+\_\+diq\+\_\+l@{isnt0\+\_\+diq\+\_\+l}}
\index{isnt0\+\_\+diq\+\_\+l@{isnt0\+\_\+diq\+\_\+l}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{isnt0\+\_\+diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf isnt0\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a808961523b0d1ab4cbf2cd600f863add}


Definition at line {\bf 48} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux0\+\_\+diq\+\_\+h@{mux0\+\_\+diq\+\_\+h}}
\index{mux0\+\_\+diq\+\_\+h@{mux0\+\_\+diq\+\_\+h}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a55e1c42966db18444a4a1a5d843cc93b}


Definition at line {\bf 56} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux0\+\_\+diq\+\_\+h\+\_\+reg@{mux0\+\_\+diq\+\_\+h\+\_\+reg}}
\index{mux0\+\_\+diq\+\_\+h\+\_\+reg@{mux0\+\_\+diq\+\_\+h\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+h\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a197fb26e1dd03a671b969affc826b2f2}


Definition at line {\bf 58} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux0\+\_\+diq\+\_\+l@{mux0\+\_\+diq\+\_\+l}}
\index{mux0\+\_\+diq\+\_\+l@{mux0\+\_\+diq\+\_\+l}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a1e41af388c289041deee3bf0fac0e736}


Definition at line {\bf 57} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux0\+\_\+diq\+\_\+l\+\_\+reg@{mux0\+\_\+diq\+\_\+l\+\_\+reg}}
\index{mux0\+\_\+diq\+\_\+l\+\_\+reg@{mux0\+\_\+diq\+\_\+l\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+l\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a2e8679ce3cc16a34cd2fa33ddb47d864}


Definition at line {\bf 59} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux1\+\_\+diq\+\_\+h@{mux1\+\_\+diq\+\_\+h}}
\index{mux1\+\_\+diq\+\_\+h@{mux1\+\_\+diq\+\_\+h}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux1\+\_\+diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_add9bdc13025fecac0aa5998f52a5a63d}


Definition at line {\bf 62} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux1\+\_\+diq\+\_\+h\+\_\+reg@{mux1\+\_\+diq\+\_\+h\+\_\+reg}}
\index{mux1\+\_\+diq\+\_\+h\+\_\+reg@{mux1\+\_\+diq\+\_\+h\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux1\+\_\+diq\+\_\+h\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_ad672b58432d9a8d1ee690c059da06ab0}


Definition at line {\bf 64} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux1\+\_\+diq\+\_\+l@{mux1\+\_\+diq\+\_\+l}}
\index{mux1\+\_\+diq\+\_\+l@{mux1\+\_\+diq\+\_\+l}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux1\+\_\+diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a7d89cc15ecb57983d51fa4c03fbbb7b5}


Definition at line {\bf 63} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux1\+\_\+diq\+\_\+l\+\_\+reg@{mux1\+\_\+diq\+\_\+l\+\_\+reg}}
\index{mux1\+\_\+diq\+\_\+l\+\_\+reg@{mux1\+\_\+diq\+\_\+l\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux1\+\_\+diq\+\_\+l\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a5fb7842a09bf29dff217371b93587d8e}


Definition at line {\bf 65} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux2\+\_\+diq\+\_\+h@{mux2\+\_\+diq\+\_\+h}}
\index{mux2\+\_\+diq\+\_\+h@{mux2\+\_\+diq\+\_\+h}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux2\+\_\+diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux2\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_acc64e1f186052ce305fe847f7ea780f3}


Definition at line {\bf 68} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux2\+\_\+diq\+\_\+h\+\_\+reg@{mux2\+\_\+diq\+\_\+h\+\_\+reg}}
\index{mux2\+\_\+diq\+\_\+h\+\_\+reg@{mux2\+\_\+diq\+\_\+h\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux2\+\_\+diq\+\_\+h\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux2\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a2b9efe9e9bbdfd9a38ebcaedb717fd54}


Definition at line {\bf 70} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux2\+\_\+diq\+\_\+l@{mux2\+\_\+diq\+\_\+l}}
\index{mux2\+\_\+diq\+\_\+l@{mux2\+\_\+diq\+\_\+l}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux2\+\_\+diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux2\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a22622c1fbc4b296c85b6cba387234f3d}


Definition at line {\bf 69} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux2\+\_\+diq\+\_\+l\+\_\+reg@{mux2\+\_\+diq\+\_\+l\+\_\+reg}}
\index{mux2\+\_\+diq\+\_\+l\+\_\+reg@{mux2\+\_\+diq\+\_\+l\+\_\+reg}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux2\+\_\+diq\+\_\+l\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux2\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_aa55ef07a2462abf4bd546cccc02af1cc}


Definition at line {\bf 71} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!mux\+\_\+sel\+\_\+sync@{mux\+\_\+sel\+\_\+sync}}
\index{mux\+\_\+sel\+\_\+sync@{mux\+\_\+sel\+\_\+sync}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{mux\+\_\+sel\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+sel\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_a2552560b3bb202927c5cdcc0b27b7e57}


Definition at line {\bf 46} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!sync\+\_\+reg0@{sync\+\_\+reg0}}
\index{sync\+\_\+reg0@{sync\+\_\+reg0}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtxiqmux_1_1arch_a6d0f2de0bd56b397adfb1e48896e42ef}


Definition at line {\bf 77} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!sync\+\_\+reg1@{sync\+\_\+reg1}}
\index{sync\+\_\+reg1@{sync\+\_\+reg1}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{sync\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtxiqmux_1_1arch_a8fc8454c91408892606d3cf049de8638}


Definition at line {\bf 80} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!test\+\_\+data\+\_\+dd\+\_\+inst1@{test\+\_\+data\+\_\+dd\+\_\+inst1}}
\index{test\+\_\+data\+\_\+dd\+\_\+inst1@{test\+\_\+data\+\_\+dd\+\_\+inst1}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{test\+\_\+data\+\_\+dd\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+data\+\_\+dd\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{test\+\_\+data\+\_\+dd}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtxiqmux_1_1arch_addba1d56e4fe902befc1198733e8547b}


Definition at line {\bf 142} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!test\+\_\+ptrn\+\_\+en\+\_\+sync@{test\+\_\+ptrn\+\_\+en\+\_\+sync}}
\index{test\+\_\+ptrn\+\_\+en\+\_\+sync@{test\+\_\+ptrn\+\_\+en\+\_\+sync}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{test\+\_\+ptrn\+\_\+en\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+ptrn\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtxiqmux_1_1arch_af3001e860692677ec28612c369f30974}


Definition at line {\bf 45} of file {\bf txiqmux.\+vhd}.

\index{txiqmux\+::arch@{txiqmux\+::arch}!tst\+\_\+ptrn\+\_\+inst0@{tst\+\_\+ptrn\+\_\+inst0}}
\index{tst\+\_\+ptrn\+\_\+inst0@{tst\+\_\+ptrn\+\_\+inst0}!txiqmux\+::arch@{txiqmux\+::arch}}
\paragraph[{tst\+\_\+ptrn\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tst\+\_\+ptrn\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{txiq\+\_\+tst\+\_\+ptrn}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtxiqmux_1_1arch_a5ca4eef86feeef63ca182830c819beb2}


Definition at line {\bf 96} of file {\bf txiqmux.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/txiqmux/synth/{\bf txiqmux.\+vhd}\end{DoxyCompactItemize}
