#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri May 27 01:13:24 2022
# Process ID: 92968
# Current directory: /home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/design_1_compteur_nbits_0_1_synth_1
# Command line: vivado -log design_1_compteur_nbits_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_compteur_nbits_0_1.tcl
# Log file: /home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/design_1_compteur_nbits_0_1_synth_1/design_1_compteur_nbits_0_1.vds
# Journal file: /home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/design_1_compteur_nbits_0_1_synth_1/vivado.jou
# Running On: mini-pascal, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 33440 MB
#-----------------------------------------------------------
source design_1_compteur_nbits_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2659.777 ; gain = 0.000 ; free physical = 10010 ; free virtual = 20063
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_compteur_nbits_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 93172
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2659.777 ; gain = 0.000 ; free physical = 2151 ; free virtual = 12201
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_compteur_nbits_0_1' [/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_1/synth/design_1_compteur_nbits_0_1.vhd:65]
	Parameter nbits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'compteur_nbits' declared at '/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd:25' bound to instance 'U0' of component 'compteur_nbits' [/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_1/synth/design_1_compteur_nbits_0_1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'compteur_nbits' [/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'compteur_nbits' (1#1) [/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_compteur_nbits_0_1' (2#1) [/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_1/synth/design_1_compteur_nbits_0_1.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2659.777 ; gain = 0.000 ; free physical = 3811 ; free virtual = 13034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2659.777 ; gain = 0.000 ; free physical = 4714 ; free virtual = 13964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 4711 ; free virtual = 13961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 4747 ; free virtual = 13998
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6116 ; free virtual = 15384
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6098 ; free virtual = 15366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6092 ; free virtual = 15360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6050 ; free virtual = 15315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6050 ; free virtual = 15315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6050 ; free virtual = 15315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6050 ; free virtual = 15314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6050 ; free virtual = 15314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6050 ; free virtual = 15314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT5 |     2|
|6     |LUT6 |     1|
|7     |FDCE |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    15|
|2     |  U0     |compteur_nbits |    15|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6050 ; free virtual = 15314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.805 ; gain = 6.027 ; free physical = 6060 ; free virtual = 15325
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2665.812 ; gain = 6.027 ; free physical = 6060 ; free virtual = 15325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.812 ; gain = 0.000 ; free physical = 6125 ; free virtual = 15389
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.832 ; gain = 0.000 ; free physical = 6484 ; free virtual = 15748
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f51b517
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2721.832 ; gain = 62.055 ; free physical = 6659 ; free virtual = 15923
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/design_1_compteur_nbits_0_1_synth_1/design_1_compteur_nbits_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2869.691 ; gain = 147.859 ; free physical = 6277 ; free virtual = 15532
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_compteur_nbits_0_1, cache-ID = 9f42449d961e22c5
INFO: [Common 17-1381] The checkpoint '/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/design_1_compteur_nbits_0_1_synth_1/design_1_compteur_nbits_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_compteur_nbits_0_1_utilization_synth.rpt -pb design_1_compteur_nbits_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 27 01:14:32 2022...
