*$*
* TLV172 - Revised by GPAMPS Team; 2021-07-22
*************************************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.                                            
*************************************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensor's and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*************************************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*************************************************************************************************
*
** Released by: Online Design Tools, Texas Instruments Inc.
* Part: TLV172
* Date: 12FEB2019
* Model Type: Generic (suitable for all analysis types)
* EVM Order Number: N/A 
* EVM Users Guide:  N/A 
* Datasheet: SBOS784B -NOVEMBER 2016-REVISED SEPTEMBER 2018
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
*
* Model Version: Final 1.2
*
*****************************************************************************
*
* Updates:
*
* Final 1.2
* Updated with unique subckt name, Vos drift, Current Noise, and edits in claw block
*
*
* Final 1.1 
* Release to Web.
*
****************************************************************************
* Model Usage Notes:
* 1. The following parameters are modeled: 
* 		OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* 		UNITY GAIN BANDWIDTH (GBW)
* 		INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* 		POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* 		DIFFERENTIAL INPUT IMPEDANCE (Zid)
* 		COMMON-MODE INPUT IMPEDANCE (Zic)
* 		OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* 		OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* 		INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* 		INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)
* 		OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* 		SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* 		QUIESCENT CURRENT (Iq)
* 		SETTLING TIME VS. CAPACITIVE LOAD (ts)
* 		SLEW RATE (SR)
* 		SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* 		LARGE SIGNAL RESPONSE
* 		OVERLOAD RECOVERY TIME (tor)
* 		INPUT BIAS CURRENT (Ib)
* 		INPUT OFFSET CURRENT (Ios)
* 		INPUT OFFSET VOLTAGE (Vos)
* 		INPUT OFFSET VOLTAGE VS. TEMPERATURE (VOS DRIFT)
* 		INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* 		INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)
* 		INPUT/OUTPUT ESD CELLS (ESDin, ESDout)
******************************************************
.subckt TLV172 IN+ IN- VCC VEE OUT
******************************************************
* MODEL DEFINITIONS:
.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)
.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)
.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=100e-3 Voff=0)
.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)
.model R_NOISELESS RES(T_ABS=-273.15)
******************************************************
XV_OS N034 N040 VOS_DRIFT_TLV172
R1 N037 N035 R_NOISELESS 1e-3 
R2 N046 ESDn R_NOISELESS 1e-3 
R3 N061 0 R_NOISELESS 1e12 
C1 N061 0 100e-9
R4 VCC_B N060 R_NOISELESS 1e-3 
C2 N060 0 1e-15
C3 N062 0 1e-15
R5 N062 VEE_B R_NOISELESS 1e-3 
G1 N037 N038 N007 N006 1e-3
R6 MID N044 R_NOISELESS 1e12 
VCM_MIN N045 VEE_B -0.1
R7 N045 MID R_NOISELESS 1e12 
VCM_MAX N044 VCC_B -2
XVCM_CLAMP N038 MID N041 MID N044 N045 VCCS_EXT_LIM_TLV172
R8 N041 MID R_NOISELESS 1 
C4 N042 MID 1e-15
R9 N041 N042 R_NOISELESS 1e-3 
V4 N057 OUT 0
R10 MID N047 R_NOISELESS 1e12 
R11 MID N048 R_NOISELESS 1e12 
XIQ+ VIMON MID VCC MID VCCS_LIM_IQ_TLV172
XIQ- MID VIMON VEE MID VCCS_LIM_IQ_TLV172
R12 VCC_B N011 R_NOISELESS 1e3 
R13 N024 VEE_B R_NOISELESS 1e3 
XCLAWp VIMON MID N011 VCC_B VCCS_LIM_CLAWp_TLV172
XCLAWn MID VIMON VEE_B N024 VCCS_LIM_CLAWn_TLV172
R14 VEE_CLP MID R_NOISELESS 1e3 
R15 MID VCC_CLP R_NOISELESS 1e3 
R16 N012 N011 R_NOISELESS 1e-3 
R17 N025 N024 R_NOISELESS 1e-3 
C5 MID N012 1e-15
C6 N025 MID 1e-15
R18 VOUT_S N048 R_NOISELESS 100 
C7 VOUT_S MID 1e-9
G2 MID VCC_CLP N012 MID 1e-3
G3 MID VEE_CLP N025 MID 1e-3
XCL_AMP N009 N036 VIMON MID N015 N022 CLAMP_AMP_LO_TLV172
V_ISCp N009 MID 75
V_ISCn N036 MID -75
XOL_SENSE_TLV172 MID N064 N063 N065 OL_SENSE_TLV172
R19 N036 MID R_NOISELESS 1e9 
R20 N022 MID R_NOISELESS 1 
C8 N023 MID 1e-15
R21 MID N015 R_NOISELESS 1 
R22 MID N009 R_NOISELESS 1e9 
C9 MID N016 1e-15
XCLAW_AMP VCC_CLP VEE_CLP VOUT_S MID N013 N020 CLAMP_AMP_LO_TLV172
R23 VEE_CLP MID R_NOISELESS 1e9 
R24 N020 MID R_NOISELESS 1 
C10 N021 MID 1e-15
R25 MID N013 R_NOISELESS 1 
R26 MID VCC_CLP R_NOISELESS 1e9 
C11 MID N014 1e-15
XCL_SRC N016 N023 CL_CLAMP MID VCCS_LIM_4_TLV172
XCLAW_SRC N014 N021 CLAW_CLAMP MID VCCS_LIM_3_TLV172
R27 N013 N014 R_NOISELESS 1e-3 
R28 N021 N020 R_NOISELESS 1e-3 
R29 N015 N016 R_NOISELESS 1e-3 
R30 N023 N022 R_NOISELESS 1e-3 
R31 N064 MID R_NOISELESS 1 
R32 N064 SW_OL R_NOISELESS 100 
C12 SW_OL MID 1e-12
R33 VIMON N047 R_NOISELESS 100 
C13 VIMON MID 1e-9
C_DIFF ESDp ESDn 4e-12
C_CMn ESDn MID 4e-12
C_CMp MID ESDp 4e-12
I_Q VCC VEE 1.6e-3
I_B N038 MID 10e-12
I_OS N046 MID 8e-12
R34 IN+ ESDp R_NOISELESS 250 
R35 IN- ESDn R_NOISELESS 250 
R36 N032 MID R_NOISELESS 1 
R37 N039 MID R_NOISELESS 1e9 
R38 MID N018 R_NOISELESS 1 
R39 MID N010 R_NOISELESS 1e9 
XGR_AMP N010 N039 N017 MID N018 N032 CLAMP_AMP_HI_TLV172
XGR_SRC N019 N033 CLAMP MID VCCS_LIM_GR_TLV172
C17 MID N019 1e-15
C18 N033 MID 1e-15
V_GRn N039 MID -60
V_GRp N010 MID 60
R40 N018 N019 R_NOISELESS 1e-3 
R41 N033 N032 R_NOISELESS 1e-3 
R42 VSENSE N017 R_NOISELESS 1e-3 
C19 MID N017 1e-15
R43 MID VSENSE R_NOISELESS 1e3 
G5 N034 N035 N002 MID 1
G8 MID CLAW_CLAMP N049 MID 1e-3
R45 MID CLAW_CLAMP R_NOISELESS 1e3 
G9 MID CL_CLAMP CLAW_CLAMP MID 1e-3
R46 MID CL_CLAMP R_NOISELESS 1e3 
R47 N058 VCLP R_NOISELESS 100 
C24 MID VCLP 1e-12
E4 N058 MID CL_CLAMP MID 1
E5 N048 MID OUT MID 1
H1 N047 MID V4 1e3
S1 N051 N050 SW_OL MID OL_SW
R52 MID ESDp R_NOISELESS 1T 
R53 ESDn MID R_NOISELESS 1T 
R58 N035 N034 R_NOISELESS 1e3 
R59 N060 N061 R_NOISELESS 1e6 
R60 N061 N062 R_NOISELESS 1e6 
R67 N038 N037 R_NOISELESS 1e3 
G15 MID VSENSE CLAMP MID 1e-3
V_ORp N031 VCLP 1.75
V_ORn N026 VCLP -1.75
V11 N028 N027 0
V12 N029 N030 0
H2 N063 MID V11 -1
H3 N065 MID V12 1
S2 VCC ESDn ESDn VCC ESD_SW
S3 VCC ESDp ESDp VCC ESD_SW
S4 IN- VEE VEE IN- ESD_SW
S5 IN+ VEE VEE IN+ ESD_SW
S6 VCC OUT OUT VCC ESD_SW
S7 OUT VEE VEE OUT ESD_SW
E1 MID 0 N061 0 1
G16 0 VCC_B VCC 0 1
G17 0 VEE_B VEE 0 1
R88 VCC_B 0 R_NOISELESS 1 
R89 VEE_B 0 R_NOISELESS 1 
S8 N029 CLAMP CLAMP N029 OR_SW
S9 CLAMP N028 N028 CLAMP OR_SW
Xe_n N040 ESDp VNSE_TLV172
Xi_nn ESDn MID FEMT_TLV172
Xi_np N040 MID FEMT_TLV172
S10 ESDp ESDn ESDn ESDp BB_SW
S11 ESDn ESDp ESDp ESDn BB_SW
C14 N004 N003 5.684e-14
G_adjust1 MID N003 ESDp MID 1.071e-3
Rsrc1 N003 MID R_NOISELESS 1 
R48 N004 MID R_NOISELESS 9.342e4 
R49 N004 N003 R_NOISELESS 1e8 
G_adjust2 MID N001 N004 MID 1
R54 N001 MID R_NOISELESS 1 
R55 N001 N002 R_NOISELESS 10e3 
C15 N001 N002 5.684e-10
R56 N002 MID R_NOISELESS 9.342 
C16 N007 N008 1.592e-10
R57 N007 MID R_NOISELESS 1.481e2 
R61 N007 N008 R_NOISELESS 1e8 
G_adjust3 MID N008 VCC_B MID 6.750e-1
Rsrc2 N008 MID R_NOISELESS 1 
C21 N006 N005 4.974e-9
R62 N006 MID R_NOISELESS 1.067e2 
R63 N006 N005 R_NOISELESS 1e8 
G_adjust4 MID N005 VEE_B MID 9.375e-1
Rsrc3 N005 MID R_NOISELESS 1 
Rx N057 N056 R_NOISELESS 2.21e4 
Rdummy N057 MID R_NOISELESS 2.21e3 
G_Aol_Zo MID N050 CL_CLAMP N057 88
Rdc1 N050 MID R_NOISELESS 1 
R50 N050 N051 R_NOISELESS 10e3 
R51 N051 MID R_NOISELESS 16.9 
C22 N050 N051 7.23e-6
G4 MID N052 N051 MID 5.9e2
R64 N052 N053 R_NOISELESS 1.99e6 
Rdc_1 N052 MID R_NOISELESS 1 
R65 N053 N059 R_NOISELESS 10e3 
G6 MID N054 N053 MID 1
C23 MID N059 1.768e-11
R66 N054 MID R_NOISELESS 1 
R70 N054 N055 R_NOISELESS 10e3 
R71 N055 MID R_NOISELESS 2.5 
C26 N054 N055 6.366e-13
XU4 N055 MID N056 MID VCVS_LIM_1_TLV172
XVCCS_LIMIT_1 N042 N046 MID N043 VCCS_LIM_1_TLV172
XVCCS_LIMIT_2 N043 MID MID CLAMP VCCS_LIM_2_TLV172
R44 N043 MID R_NOISELESS 1e6 
R68 CLAMP MID R_NOISELESS 1e6 
C20 CLAMP MID 5.01e-8
G7 MID N049 VSENSE MID 1e-6
R69 N049 MID R_NOISELESS 1e6 
C25 N049 MID 6.13e-15
G10 MID N027 N026 MID 1
R73 N027 MID R_NOISELESS 1 
G11 MID N030 N031 MID 1
R74 N030 MID R_NOISELESS 1 
.ends TLV172
*
.SUBCKT VOS_DRIFT_TLV172 VOS+ VOS-
.PARAM DC = 4.64e-4
.PARAM POL = 1
.PARAM DRIFT = 1E-06
E1 VOS+ VOS- VALUE={DC+POL*DRIFT*(TEMP-27)}
.ENDS
*
.subckt CLAMP_AMP_HI_TLV172 VC+ VC- VIN COM VO+ VO-
.param G=10
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_HI_TLV172
*
.subckt OL_SENSE_TLV172 1   2  3  4
GSW+ 1 2 Value = {IF((V(3,1)>10e-3 | V(4,1)>10e-3),1,0)}
.ends OL_SENSE_TLV172
*
.subckt FEMT_TLV172 1 2
.param NVRF=1.6
.param RNVF={1.184*PWR(NVRF,2)}
E1 3 0 5 0 10
R1 5 0 {RNVF}
R2 5 0 {RNVF}
G1 1 2 3 0 1e-6
.ends FEMT_TLV172
*
.subckt VCCS_EXT_LIM_TLV172 VIN+ VIN- IOUT- IOUT+ VP+ VP-
.param Gain = 1
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ends VCCS_EXT_LIM_TLV172
*
.subckt VCCS_LIM_3_TLV172 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 0.13
.param Ineg = -0.13
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_3_TLV172
*
.subckt VCCS_LIM_4_TLV172 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 0.2
.param Ineg = -0.2
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_4_TLV172
*
.subckt VCCS_LIM_CLAWp_TLV172 VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 71.32e-6)
+(23.65, 7.53e-4)
+(42.58, 1.14e-3)
+(60.97, 2.42e-3)
+(66.75, 2.87e-3)
+(76, 4.81e-3)
.ends VCCS_LIM_CLAWp_TLV172
*
.subckt VCCS_LIM_CLAWn_TLV172 VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 71.8e-6)
+(22.15, 1.2e-4)
+(40.77, 9.17e-4)
+(53.66, 1.56e-3)
+(67.77, 2.76e-3)
+(72.74, 3.46e-3)
+(76, 4.61e-3)
.ends VCCS_LIM_CLAWn_TLV172
*
.subckt VCCS_LIM_IQ_TLV172 VC+ VC- IOUT+ IOUT-
.param Gain = 1e-3
G1 IOUT+ IOUT- VALUE={IF( (V(VC+,VC-)<=0),0,Gain*V(VC+,VC-) )}
.ends VCCS_LIM_IQ_TLV172
*
.subckt VNSE_TLV172 1 2
.param FLW=1
.param NLF=170
.param NVR=7
.param GLF={PWR(FLW,0.25)*NLF/1164}
.param RNV={1.184*PWR(NVR,2)}
.model DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ends VNSE_TLV172
*
.subckt CLAMP_AMP_LO_TLV172 VC+ VC- VIN COM VO+ VO-
.param G=1
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_LO_TLV172
*
.subckt VCCS_LIM_GR_TLV172 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 1.2
.param Ineg = -1.2
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_GR_TLV172
*
.subckt VCCS_LIM_1_TLV172 VC+ VC- IOUT+ IOUT-
.param Gain = 1e-4
.param Ipos = .5
.param Ineg = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_1_TLV172
*
.subckt VCCS_LIM_2_TLV172 VC+ VC- IOUT+ IOUT-
.param Gain =3.68e-2
.param Ipos = 0.56
.param Ineg = -0.56
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_2_TLV172
*
.subckt VCVS_LIM_1_TLV172 VC+ VC- VOUT+ VOUT-
.param Gain = 4e3
.param Vpos =3.5e3
.param Vneg = -3.5e3
E1 VOUT+ VOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Vneg,Vpos)}
.ends VCVS_LIM_1_TLV172
*
