{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703435212326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703435212326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 23:26:52 2023 " "Processing started: Sun Dec 24 23:26:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703435212326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703435212326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet_II_Frame_Parser -c Ethernet_II_Frame_Parser " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet_II_Frame_Parser -c Ethernet_II_Frame_Parser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703435212326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703435212670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703435212671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ethernet_ii_frame_parser.vhd 2 1 " "Using design file ethernet_ii_frame_parser.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ethernet_II_Frame_Parser-rtl " "Found design unit 1: Ethernet_II_Frame_Parser-rtl" {  } { { "ethernet_ii_frame_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethernet_ii_frame_parser.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ethernet_II_Frame_Parser " "Found entity 1: Ethernet_II_Frame_Parser" {  } { { "ethernet_ii_frame_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethernet_ii_frame_parser.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703435218748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ethernet_II_Frame_Parser " "Elaborating entity \"Ethernet_II_Frame_Parser\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703435218751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac_address_parser.vhd 2 1 " "Using design file mac_address_parser.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC_Address_Parser-rtl " "Found design unit 1: MAC_Address_Parser-rtl" {  } { { "mac_address_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/mac_address_parser.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218785 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC_Address_Parser " "Found entity 1: MAC_Address_Parser" {  } { { "mac_address_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/mac_address_parser.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703435218785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_Address_Parser MAC_Address_Parser:addressParser " "Elaborating entity \"MAC_Address_Parser\" for hierarchy \"MAC_Address_Parser:addressParser\"" {  } { { "ethernet_ii_frame_parser.vhd" "addressParser" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethernet_ii_frame_parser.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703435218785 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in mac_address_parser.vhd(22) " "VHDL Process Statement warning at mac_address_parser.vhd(22): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mac_address_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/mac_address_parser.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218787 "|Ethernet_II_Frame_Parser|MAC_Address_Parser:addressParser"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in mac_address_parser.vhd(23) " "VHDL Process Statement warning at mac_address_parser.vhd(23): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mac_address_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/mac_address_parser.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218787 "|Ethernet_II_Frame_Parser|MAC_Address_Parser:addressParser"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in mac_address_parser.vhd(24) " "VHDL Process Statement warning at mac_address_parser.vhd(24): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mac_address_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/mac_address_parser.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218787 "|Ethernet_II_Frame_Parser|MAC_Address_Parser:addressParser"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dst_add_temp mac_address_parser.vhd(25) " "VHDL Process Statement warning at mac_address_parser.vhd(25): signal \"dst_add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mac_address_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/mac_address_parser.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218787 "|Ethernet_II_Frame_Parser|MAC_Address_Parser:addressParser"}
{ "Warning" "WSGN_SEARCH_FILE" "ethertype_parser.vhd 2 1 " "Using design file ethertype_parser.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtherType_Parser-rtl " "Found design unit 1: EtherType_Parser-rtl" {  } { { "ethertype_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethertype_parser.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218798 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtherType_Parser " "Found entity 1: EtherType_Parser" {  } { { "ethertype_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethertype_parser.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703435218798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherType_Parser EtherType_Parser:ethertypeParser " "Elaborating entity \"EtherType_Parser\" for hierarchy \"EtherType_Parser:ethertypeParser\"" {  } { { "ethernet_ii_frame_parser.vhd" "ethertypeParser" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethernet_ii_frame_parser.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703435218799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in ethertype_parser.vhd(30) " "VHDL Process Statement warning at ethertype_parser.vhd(30): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ethertype_parser.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethertype_parser.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218799 "|Ethernet_II_Frame_Parser|EtherType_Parser:ethertypeParser"}
{ "Warning" "WSGN_SEARCH_FILE" "ids.vhd 2 1 " "Using design file ids.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDS-rtl " "Found design unit 1: IDS-rtl" {  } { { "ids.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ids.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218809 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDS " "Found entity 1: IDS" {  } { { "ids.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ids.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703435218809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703435218809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDS IDS:detection " "Elaborating entity \"IDS\" for hierarchy \"IDS:detection\"" {  } { { "ethernet_ii_frame_parser.vhd" "detection" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ethernet_ii_frame_parser.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703435218809 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isARP ids.vhd(22) " "VHDL Process Statement warning at ids.vhd(22): signal \"isARP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ids.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ids.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218809 "|Ethernet_II_Frame_Parser|IDS:detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isRARP ids.vhd(22) " "VHDL Process Statement warning at ids.vhd(22): signal \"isRARP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ids.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ids.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218809 "|Ethernet_II_Frame_Parser|IDS:detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_broadcast ids.vhd(22) " "VHDL Process Statement warning at ids.vhd(22): signal \"is_broadcast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ids.vhd" "" { Text "C:/Users/Darmawan Hanif/OneDrive - UNIVERSITAS INDONESIA/Universitas Indonesia/PSD/PSD-AP08/ids.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703435218809 "|Ethernet_II_Frame_Parser|IDS:detection"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703435219289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703435219832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703435219832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "605 " "Implemented 605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "113 " "Implemented 113 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703435219904 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703435219904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "383 " "Implemented 383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703435219904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703435219904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703435219917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 23:26:59 2023 " "Processing ended: Sun Dec 24 23:26:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703435219917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703435219917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703435219917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703435219917 ""}
