

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Wed Apr 26 11:16:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      693|      693|  3.465 us|  3.465 us|  694|  694|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atax_Pipeline_VITIS_LOOP_14_1_fu_257  |atax_Pipeline_VITIS_LOOP_14_1  |      682|      682|  3.410 us|  3.410 us|  682|  682|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|  120|   11708|    2268|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     143|    -|
|Register         |        -|    -|     653|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  120|   12361|    2411|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   20|       6|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+
    |grp_atax_Pipeline_VITIS_LOOP_14_1_fu_257  |atax_Pipeline_VITIS_LOOP_14_1  |        0|  120|  11708|  2268|    0|
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+
    |Total                                     |                               |        0|  120|  11708|  2268|    0|
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  53|         13|    1|         13|
    |x_address0  |  45|         11|    5|         55|
    |x_address1  |  45|         11|    5|         55|
    +------------+----+-----------+-----+-----------+
    |Total       | 143|         35|   11|        123|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  12|   0|   12|          0|
    |grp_atax_Pipeline_VITIS_LOOP_14_1_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |x_load_10_reg_399                                      |  32|   0|   32|          0|
    |x_load_11_reg_404                                      |  32|   0|   32|          0|
    |x_load_12_reg_419                                      |  32|   0|   32|          0|
    |x_load_13_reg_424                                      |  32|   0|   32|          0|
    |x_load_14_reg_439                                      |  32|   0|   32|          0|
    |x_load_15_reg_444                                      |  32|   0|   32|          0|
    |x_load_16_reg_459                                      |  32|   0|   32|          0|
    |x_load_17_reg_464                                      |  32|   0|   32|          0|
    |x_load_18_reg_479                                      |  32|   0|   32|          0|
    |x_load_19_reg_484                                      |  32|   0|   32|          0|
    |x_load_1_reg_304                                       |  32|   0|   32|          0|
    |x_load_2_reg_319                                       |  32|   0|   32|          0|
    |x_load_3_reg_324                                       |  32|   0|   32|          0|
    |x_load_4_reg_339                                       |  32|   0|   32|          0|
    |x_load_5_reg_344                                       |  32|   0|   32|          0|
    |x_load_6_reg_359                                       |  32|   0|   32|          0|
    |x_load_7_reg_364                                       |  32|   0|   32|          0|
    |x_load_8_reg_379                                       |  32|   0|   32|          0|
    |x_load_9_reg_384                                       |  32|   0|   32|          0|
    |x_load_reg_299                                         |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 653|   0|  653|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_return     |  out|   32|  ap_ctrl_hs|          atax|  return value|
|A_address0    |  out|    9|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|A_address1    |  out|    9|   ap_memory|             A|         array|
|A_ce1         |  out|    1|   ap_memory|             A|         array|
|A_q1          |   in|   32|   ap_memory|             A|         array|
|x_address0    |  out|    5|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|x_address1    |  out|    5|   ap_memory|             x|         array|
|x_ce1         |  out|    1|   ap_memory|             x|         array|
|x_q1          |   in|   32|   ap_memory|             x|         array|
|y_address0    |  out|    5|   ap_memory|             y|         array|
|y_ce0         |  out|    1|   ap_memory|             y|         array|
|y_we0         |  out|    1|   ap_memory|             y|         array|
|y_d0          |  out|   32|   ap_memory|             y|         array|
|y_q0          |   in|   32|   ap_memory|             y|         array|
|y_address1    |  out|    5|   ap_memory|             y|         array|
|y_ce1         |  out|    1|   ap_memory|             y|         array|
|y_we1         |  out|    1|   ap_memory|             y|         array|
|y_d1          |  out|   32|   ap_memory|             y|         array|
|y_q1          |   in|   32|   ap_memory|             y|         array|
|tmp_address0  |  out|    5|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|           tmp|         array|
+--------------+-----+-----+------------+--------------+--------------+

