Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jan  1 00:14:52 2020
| Host         : sohun-XPS-13 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.263        0.000                      0                50496        0.058        0.000                      0                50496        3.750        0.000                       0                 30990  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.263        0.000                      0                50496        0.058        0.000                      0                50496        3.750        0.000                       0                 30990  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 4.309ns (45.758%)  route 5.108ns (54.242%))
  Logic Levels:           27  (CARRY4=22 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ap_clk
    SLICE_X36Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1/Q
                         net (fo=108, routed)         1.159     2.650    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1_n_5
    SLICE_X37Y97         LUT6 (Prop_lut6_I2_O)        0.124     2.774 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_42/O
                         net (fo=2, routed)           0.780     3.555    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_42_n_5
    SLICE_X38Y96         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_27/O
                         net (fo=4, routed)           0.824     4.503    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_27_n_5
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.627 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_25/O
                         net (fo=1, routed)           0.913     5.539    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_25_n_5
    SLICE_X44Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_15/O
                         net (fo=1, routed)           0.314     5.977    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ashr_ln1287_fu_564_p2[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.124     6.101 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_7/O
                         net (fo=1, routed)           0.551     6.652    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_7_n_5
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[0]_i_3_n_5
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[4]_i_1_n_5
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[8]_i_1_n_5
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[12]_i_1_n_5
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.764    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[16]_i_1_n_5
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[20]_i_1_n_5
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.992    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[24]_i_1_n_5
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.106    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[28]_i_1_n_5
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.220    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[32]_i_1_n_5
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[36]_i_1_n_5
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.448    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[40]_i_1_n_5
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.562    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[44]_i_1_n_5
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.676    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[48]_i_1_n_5
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.791    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[52]_i_1_n_5
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.905    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[56]_i_1_n_5
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.019    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[60]_i_1_n_5
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[64]_i_1_n_5
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[68]_i_1_n_5
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.361    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[72]_i_1_n_5
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.475    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[76]_i_1_n_5
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.589 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[80]_i_1_n_5
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.824 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_i_1/O[0]
                         net (fo=4, routed)           0.567    10.390    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_i_1_n_12
    SLICE_X39Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ap_clk
    SLICE_X39Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)       -0.236    10.653    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0
  -------------------------------------------------------------------
                         required time                         10.653    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 4.309ns (46.475%)  route 4.963ns (53.525%))
  Logic Levels:           27  (CARRY4=22 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ap_clk
    SLICE_X36Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1/Q
                         net (fo=108, routed)         1.159     2.650    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ush_1_reg_1495_reg[5]_rep__1_n_5
    SLICE_X37Y97         LUT6 (Prop_lut6_I2_O)        0.124     2.774 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_42/O
                         net (fo=2, routed)           0.780     3.555    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_42_n_5
    SLICE_X38Y96         LUT6 (Prop_lut6_I2_O)        0.124     3.679 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_27/O
                         net (fo=4, routed)           0.824     4.503    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_27_n_5
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.627 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_25/O
                         net (fo=1, routed)           0.913     5.539    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_25_n_5
    SLICE_X44Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_15/O
                         net (fo=1, routed)           0.314     5.977    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ashr_ln1287_fu_564_p2[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.124     6.101 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_7/O
                         net (fo=1, routed)           0.551     6.652    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232[0]_i_7_n_5
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.308 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[0]_i_3_n_5
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[4]_i_1_n_5
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[8]_i_1_n_5
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[12]_i_1_n_5
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.764    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[16]_i_1_n_5
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[20]_i_1_n_5
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.992    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[24]_i_1_n_5
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.106    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[28]_i_1_n_5
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.220    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[32]_i_1_n_5
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[36]_i_1_n_5
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.448    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[40]_i_1_n_5
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.562    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[44]_i_1_n_5
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.676    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[48]_i_1_n_5
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.791    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[52]_i_1_n_5
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.905    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[56]_i_1_n_5
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.019    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[60]_i_1_n_5
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[64]_i_1_n_5
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.247    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[68]_i_1_n_5
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.361 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.361    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[72]_i_1_n_5
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.475    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[76]_i_1_n_5
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.589 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[80]_i_1_n_5
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.824 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_i_1/O[0]
                         net (fo=4, routed)           0.421    10.245    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_i_1_n_12
    SLICE_X40Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ap_clk
    SLICE_X40Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y107        FDRE (Setup_fdre_C_D)       -0.242    10.647    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.456ns (4.899%)  route 8.852ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ap_clk
    SLICE_X84Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/ce_r_reg/Q
                         net (fo=6202, routed)        8.852    10.281    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclken
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y49        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/f_Z3_V_reg_1251_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X19Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/f_Z3_V_reg_1251_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/f_Z3_V_reg_1251_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/grp_fu_652_p1[4]
    SLICE_X18Y4          SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X18Y4          SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[4]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X18Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X67Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[17]/Q
                         net (fo=1, routed)           0.113     0.652    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/grp_fu_652_p1[17]
    SLICE_X66Y137        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X66Y137        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[17]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y137        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X67Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[25]/Q
                         net (fo=1, routed)           0.113     0.652    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/grp_fu_652_p1[25]
    SLICE_X66Y140        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X66Y140        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X67Y135        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/f_Z3_V_reg_1251_reg[7]/Q
                         net (fo=1, routed)           0.113     0.652    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/grp_fu_652_p1[7]
    SLICE_X66Y135        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X66Y135        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[7]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ret_V_10_reg_1256_pp0_iter13_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/f_Z3_V_reg_1251_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X19Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/f_Z3_V_reg_1251_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/f_Z3_V_reg_1251_reg[25]/Q
                         net (fo=1, routed)           0.113     0.652    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/grp_fu_652_p1[25]
    SLICE_X18Y10         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ap_clk
    SLICE_X18Y10         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X18Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/ret_V_10_reg_1256_pp0_iter13_reg_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/conv6_reg_471_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/din0_buf1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X83Y71         FDRE                                         r  bd_0_i/hls_inst/inst/conv6_reg_471_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/conv6_reg_471_reg[55]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/din0_buf1_reg[63]_1[26]
    SLICE_X82Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/din0_buf1[55]_i_1__3/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/grp_fu_242_p0[55]
    SLICE_X82Y71         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/din0_buf1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/ap_clk
    SLICE_X82Y71         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/din0_buf1_reg[55]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y71         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/din0_buf1_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff2_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/ap_clk
    SLICE_X83Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff2_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff2_reg[84]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/buff2[84]
    SLICE_X83Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X83Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/sinhkln2_reg_1740_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/dmul_64ns_64ns_64_7_max_dsp_1_U51/din0_buf1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ap_clk
    SLICE_X55Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/sinhkln2_reg_1740_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/sinhkln2_reg_1740_reg[46]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/dmul_64ns_64ns_64_7_max_dsp_1_U51/Q[46]
    SLICE_X54Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/dmul_64ns_64ns_64_7_max_dsp_1_U51/din0_buf1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/dmul_64ns_64ns_64_7_max_dsp_1_U51/ap_clk
    SLICE_X54Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/dmul_64ns_64ns_64_7_max_dsp_1_U51/din0_buf1_reg[46]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/dmul_64ns_64ns_64_7_max_dsp_1_U51/din0_buf1_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/shl_ln368_reg_1437_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/p_Val2_36_reg_326_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/ap_clk
    SLICE_X31Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/shl_ln368_reg_1437_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/shl_ln368_reg_1437_reg[135]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/shl_ln368_reg_1437[135]
    SLICE_X30Y112        LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/p_Val2_36_reg_326[135]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/p_Result_64_fu_1179_p2[135]
    SLICE_X30Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/p_Val2_36_reg_326_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/ap_clk
    SLICE_X30Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/p_Val2_36_reg_326_reg[135]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y112        FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_101_17_s_fu_266/p_Val2_36_reg_326_reg[135]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff2_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/ap_clk
    SLICE_X83Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff2_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff2_reg[83]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/buff2[83]
    SLICE_X83Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31028, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/ap_clk
    SLICE_X83Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/trunc_ln657_5_reg_1308_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y24    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y50    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y37    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/grp_exp_generic_double_s_fu_87/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y4     bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y1     bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y6     bd_0_i/hls_inst/inst/grp_generic_tanh_float_s_fu_195/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y43    bd_0_i/hls_inst/inst/grp_generic_tanh_double_s_fu_184/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y27    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y118  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y118  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_13_13/SP/CLK



