// Seed: 1145322993
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output tri id_5,
    output wor id_6,
    output wor id_7,
    output wire id_8,
    output wand id_9,
    output tri id_10,
    output uwire id_11,
    inout uwire id_12
);
  wire id_14;
  wand id_15;
  initial begin : LABEL_0
    id_16(id_15);
    id_9 = 1'b0;
    disable id_17;
  end
  wire id_18;
  assign id_10 = 1;
  assign id_3  = id_15;
  logic [7:0] id_19;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12
  );
  wire id_20;
  assign id_7 = id_19[1] - 1'b0 ^ id_15;
  timeprecision 1ps;
endmodule
