{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1600678796047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600678796048 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AMT EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"AMT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600678796062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600678796104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600678796104 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1600678796247 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1600678796247 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1600678796251 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600678796376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600678796376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1600678796376 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1600678796376 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678796381 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678796381 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678796381 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678796381 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1600678796381 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1600678796381 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600678796382 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600678796431 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1600678796891 ""}
{ "Info" "ISTA_SDC_FOUND" "AMT.sdc " "Reading SDC File: 'AMT.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600678796892 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMT.sdc 41 altera_reserved_tck port " "Ignored filter at AMT.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600678796896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock AMT.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at AMT.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600678796897 ""}  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600678796897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMT.sdc 81 altera_reserved_tck clock " "Ignored filter at AMT.sdc(81): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1600678796897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups AMT.sdc 81 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at AMT.sdc(81): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1600678796898 ""}  } { { "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1600678796898 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NStart:inst5\|NFolge:inst\|fstate.schlinks CLK " "Register NStart:inst5\|NFolge:inst\|fstate.schlinks is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678796901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600678796901 "|AMT|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst41\|clock_tmp " "Node: prescaler:inst41\|clock_tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_master:inst46\|count\[0\] prescaler:inst41\|clock_tmp " "Register i2c_master:inst46\|count\[0\] is being clocked by prescaler:inst41\|clock_tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678796901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600678796901 "|AMT|prescaler:inst41|clock_tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BusManager:inst26\|sCurrentState.z_LCD " "Node: BusManager:inst26\|sCurrentState.z_LCD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[3\] BusManager:inst26\|sCurrentState.z_LCD " "Register I2C_LCD_PCF8574_cc_op_sIF:inst1\|count\[3\] is being clocked by BusManager:inst26\|sCurrentState.z_LCD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600678796902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600678796902 "|AMT|BusManager:inst26|sCurrentState.z_LCD"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1600678796908 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1600678796908 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1600678796908 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600678796908 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600678796908 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600678796908 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1600678796908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678797031 ""}  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2160 -7640 -7472 -2144 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 3453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678797031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:inst41\|clock_tmp  " "Automatically promoted node prescaler:inst41\|clock_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678797031 ""}  } { { "prescaler.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/prescaler.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678797031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BusManager:inst26\|LCDbusy  " "Automatically promoted node BusManager:inst26\|LCDbusy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN.z_SendCMD " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN.z_SendCMD" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN~17 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|sCurrentStateN~17" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector4~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector4~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector6~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector6~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector8~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector8~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector1~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector1~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector9~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector9~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector5~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector5~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector3~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector3~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector7~0 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|Selector7~0" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 364 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1600678797031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600678797031 ""}  } { { "busmanager.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/busmanager.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678797031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst  " "Automatically promoted node inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NStart:inst5\|einlesen:inst52\|inst18 " "Destination node NStart:inst5\|einlesen:inst52\|inst18" {  } { { "einlesen.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 48 464 528 96 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600678797031 ""}  } { { "AMT.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/AMT.bdf" { { -2040 -6768 -6704 -1992 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678797031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NStart:inst5\|einlesen:inst52\|inst18  " "Automatically promoted node NStart:inst5\|einlesen:inst52\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678797031 ""}  } { { "einlesen.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 48 464 528 96 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678797031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|process_0~0  " "Automatically promoted node I2C_LCD_PCF8574_cc_op_sIF:inst1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_LCD_PCF8574_cc_op_sIF:inst1\|dataArr\[100\]\[5\]~1 " "Destination node I2C_LCD_PCF8574_cc_op_sIF:inst1\|dataArr\[100\]\[5\]~1" {  } { { "i2c_lcd_pcf8574_cc_op_sif.vhd" "" { Text "c:/users/lars/desktop/programmieren/bes_quartusprojekte_2019_200310/ip_cores/i2c_lcd_pcf8574_cc_op_sif.vhd" 578 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 2414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600678797031 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678797031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NStart:inst5\|einlesen:inst52\|inst17  " "Automatically promoted node NStart:inst5\|einlesen:inst52\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NStart:inst5\|einlesen:inst52\|JKFLip:inst7\|reg_fstate~0 " "Destination node NStart:inst5\|einlesen:inst52\|JKFLip:inst7\|reg_fstate~0" {  } { { "jkflip.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/jkflip.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NStart:inst5\|einlesen:inst52\|d_flipflop:inst5\|reg_fstate~1 " "Destination node NStart:inst5\|einlesen:inst52\|d_flipflop:inst5\|reg_fstate~1" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/d_flipflop.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NStart:inst5\|einlesen:inst52\|d_flipflop:inst6\|reg_fstate~0 " "Destination node NStart:inst5\|einlesen:inst52\|d_flipflop:inst6\|reg_fstate~0" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/d_flipflop.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 1587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1600678797031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1600678797031 ""}  } { { "einlesen.bdf" "" { Schematic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/einlesen.bdf" { { 96 464 528 144 "inst17" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600678797031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600678797284 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600678797286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600678797287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600678797289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600678797292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1600678797295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1600678797295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600678797297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600678797309 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1600678797311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600678797311 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678797392 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1600678797406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600678798066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678798301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600678798324 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600678800341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678800342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600678800578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1600678801436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600678801436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678801984 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1600678802077 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600678802083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600678802277 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600678802540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/output_files/AMT.fit.smsg " "Generated suppressed messages file C:/Users/Lars/Desktop/Programmieren/AMT_Quartus_FINAL/output_files/AMT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600678802923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5531 " "Peak virtual memory: 5531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600678803420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 11:00:03 2020 " "Processing ended: Mon Sep 21 11:00:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600678803420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600678803420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600678803420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600678803420 ""}
