// Seed: 2221102701
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wire id_6
);
  assign id_4 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1
    , id_5,
    output wire id_2,
    output wire id_3
);
  parameter id_6 = 1;
  wire id_7;
  nor primCall (id_1, id_6, id_7, id_5, id_0);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
  output reg id_2;
  inout wire id_1;
  wire [1 : -1  ?  -1 : 1  ?  (  -1 'b0 ) : -1] id_4;
  wire id_5;
  logic id_6;
  always_latch id_2 = -1 ? -1'd0 : id_5 ? -1 : id_6 == id_4 - -1;
  wire id_7;
  parameter id_8 = -1;
endmodule
