{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607792382436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607792382437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 13:59:42 2020 " "Processing started: Sat Dec 12 13:59:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607792382437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607792382437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calcRev1 -c calcRev1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calcRev1 -c calcRev1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607792382437 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607792383253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcrev1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcrev1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcRev1-teste_calcRev1 " "Found design unit 1: calcRev1-teste_calcRev1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383958 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcRev1 " "Found entity 1: calcRev1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792383958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apostila6pag5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file apostila6pag5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apostila6pag5-testeapostila6pag5 " "Found design unit 1: apostila6pag5-testeapostila6pag5" {  } { { "apostila6pag5.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag5.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383963 ""} { "Info" "ISGN_ENTITY_NAME" "1 apostila6pag5 " "Found entity 1: apostila6pag5" {  } { { "apostila6pag5.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag5.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792383963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apostila6pag6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file apostila6pag6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apostila6pag6-testeapostila6pag6 " "Found design unit 1: apostila6pag6-testeapostila6pag6" {  } { { "apostila6pag6.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383975 ""} { "Info" "ISGN_ENTITY_NAME" "1 apostila6pag6 " "Found entity 1: apostila6pag6" {  } { { "apostila6pag6.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792383975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7segsomaunid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7segsomaunid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7segSomaUnid-teste_decod7segSomaUnid " "Found design unit 1: decod7segSomaUnid-teste_decod7segSomaUnid" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383980 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7segSomaUnid " "Found entity 1: decod7segSomaUnid" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792383980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7segsomadez2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7segsomadez2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7segSomaDez2-teste_decod7segSomaDez2 " "Found design unit 1: decod7segSomaDez2-teste_decod7segSomaDez2" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383984 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7segSomaDez2 " "Found entity 1: decod7segSomaDez2" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792383984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicacao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicacao-SYN " "Found design unit 1: multiplicacao-SYN" {  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383989 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao " "Found entity 1: multiplicacao" {  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792383989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792383989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorfrequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorFrequencia-teste_divisorFrequencia " "Found design unit 1: divisorFrequencia-teste_divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/divisorFrequencia.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792384011 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/divisorFrequencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792384011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792384011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/Block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792384060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792384060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calcRev1 " "Elaborating entity \"calcRev1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607792384806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_soma calcRev1.vhd(64) " "Verilog HDL or VHDL warning at calcRev1.vhd(64): object \"overflow_soma\" assigned a value but never read" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607792384852 "|calcRev1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acompanha calcRev1.vhd(78) " "VHDL Process Statement warning at calcRev1.vhd(78): inferring latch(es) for signal or variable \"acompanha\", which holds its previous value in one or more paths through the process" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792384852 "|calcRev1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res_negativo calcRev1.vhd(78) " "VHDL Process Statement warning at calcRev1.vhd(78): inferring latch(es) for signal or variable \"res_negativo\", which holds its previous value in one or more paths through the process" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resto calcRev1.vhd(161) " "VHDL Process Statement warning at calcRev1.vhd(161): signal \"resto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acompanha calcRev1.vhd(169) " "VHDL Process Statement warning at calcRev1.vhd(169): signal \"acompanha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_soma_bin calcRev1.vhd(169) " "VHDL Process Statement warning at calcRev1.vhd(169): signal \"res_soma_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_multi calcRev1.vhd(170) " "VHDL Process Statement warning at calcRev1.vhd(170): signal \"res_multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_divi_quo calcRev1.vhd(171) " "VHDL Process Statement warning at calcRev1.vhd(171): signal \"res_divi_quo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_negativo calcRev1.vhd(78) " "Inferred latch for \"res_negativo\" at calcRev1.vhd(78)" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acompanha\[0\] calcRev1.vhd(78) " "Inferred latch for \"acompanha\[0\]\" at calcRev1.vhd(78)" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acompanha\[1\] calcRev1.vhd(78) " "Inferred latch for \"acompanha\[1\]\" at calcRev1.vhd(78)" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792384853 "|calcRev1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apostila6pag6 apostila6pag6:soma " "Elaborating entity \"apostila6pag6\" for hierarchy \"apostila6pag6:soma\"" {  } { { "calcRev1.vhd" "soma" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792384856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apostila6pag5 apostila6pag6:soma\|apostila6pag5:x0 " "Elaborating entity \"apostila6pag5\" for hierarchy \"apostila6pag6:soma\|apostila6pag5:x0\"" {  } { { "apostila6pag6.vhd" "x0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/apostila6pag6.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792384885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao multiplicacao:multi " "Elaborating entity \"multiplicacao\" for hierarchy \"multiplicacao:multi\"" {  } { { "calcRev1.vhd" "multi" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792384914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "multiplicacao.vhd" "lpm_mult_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792385126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplicacao:multi\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"multiplicacao:multi\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 3 " "Parameter \"lpm_widtha\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 3 " "Parameter \"lpm_widthb\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 6 " "Parameter \"lpm_widthp\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385126 ""}  } { { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607792385126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07h " "Found entity 1: add_sub_07h" {  } { { "db/add_sub_07h.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_07h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792385416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792385416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_07h multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_07h:auto_generated " "Elaborating entity \"add_sub_07h\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_07h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17h " "Found entity 1: add_sub_17h" {  } { { "db/add_sub_17h.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_17h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792385580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792385580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_17h multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_17h:auto_generated " "Elaborating entity \"add_sub_17h\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_17h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs multiplicacao:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"multiplicacao:multi\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "multiplicacao.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/multiplicacao.vhd" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7segSomaUnid decod7segSomaUnid:u_u " "Elaborating entity \"decod7segSomaUnid\" for hierarchy \"decod7segSomaUnid:u_u\"" {  } { { "calcRev1.vhd" "u_u" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385663 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segmentos decod7segSomaUnid.vhd(16) " "VHDL Process Statement warning at decod7segSomaUnid.vhd(16): inferring latch(es) for signal or variable \"segmentos\", which holds its previous value in one or more paths through the process" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792385676 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[6\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385678 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[5\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385678 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[4\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385678 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[3\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385678 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[2\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385678 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[1\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385679 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] decod7segSomaUnid.vhd(19) " "Inferred latch for \"segmentos\[0\]\" at decod7segSomaUnid.vhd(19)" {  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385679 "|calcRev1|decod7segSomaUnid:u_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7segSomaDez2 decod7segSomaDez2:u_d " "Elaborating entity \"decod7segSomaDez2\" for hierarchy \"decod7segSomaDez2:u_d\"" {  } { { "calcRev1.vhd" "u_d" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792385721 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segmentos decod7segSomaDez2.vhd(16) " "VHDL Process Statement warning at decod7segSomaDez2.vhd(16): inferring latch(es) for signal or variable \"segmentos\", which holds its previous value in one or more paths through the process" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607792385768 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[6\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385768 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[5\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385769 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[4\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385769 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[3\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385769 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[2\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385769 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[1\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385769 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] decod7segSomaDez2.vhd(19) " "Inferred latch for \"segmentos\[0\]\" at decod7segSomaDez2.vhd(19)" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607792385769 "|calcRev1|decod7segSomaDez2:u_d"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "calcRev1.vhd" "Div0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792386557 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "calcRev1.vhd" "Mod0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792386557 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607792386557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792386737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792386737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792386737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792386737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792386737 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607792386737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792386848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792386848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792386903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792386903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792386951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792386951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792387072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792387072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792387182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792387182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792387227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792387228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792387228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792387228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792387228 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607792387228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607792387310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607792387310 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decod7segSomaDez2:u_d\|segmentos\[3\] decod7segSomaDez2:u_d\|segmentos\[0\] " "Duplicate LATCH primitive \"decod7segSomaDez2:u_d\|segmentos\[3\]\" merged with LATCH primitive \"decod7segSomaDez2:u_d\|segmentos\[0\]\"" {  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792387714 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "acompanha\[1\] acompanha\[0\] " "Duplicate LATCH primitive \"acompanha\[1\]\" merged with LATCH primitive \"acompanha\[0\]\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607792387714 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1607792387714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_negativo\$latch " "Latch res_negativo\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387717 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE a\[3\] " "Ports ENA and PRE on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387717 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[0\] " "Latch decod7segSomaUnid:u_u\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387717 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[0\] " "Latch decod7segSomaDez2:u_d\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387717 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[0\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387718 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[1\] " "Latch decod7segSomaUnid:u_u\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387718 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[1\] " "Latch decod7segSomaDez2:u_d\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387718 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[1\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387718 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[2\] " "Latch decod7segSomaUnid:u_u\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387718 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[2\] " "Latch decod7segSomaDez2:u_d\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387718 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[2\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387719 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[3\] " "Latch decod7segSomaUnid:u_u\|segmentos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387719 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[3\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387719 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[4\] " "Latch decod7segSomaUnid:u_u\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387719 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[4\] " "Latch decod7segSomaDez2:u_d\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387719 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[4\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387720 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[5\] " "Latch decod7segSomaUnid:u_u\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387720 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[5\] " "Latch decod7segSomaDez2:u_d\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387720 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[5\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387720 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_u\|segmentos\[6\] " "Latch decod7segSomaUnid:u_u\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387720 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaDez2:u_d\|segmentos\[6\] " "Latch decod7segSomaDez2:u_d\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sel_2 " "Ports ENA and CLR on the latch are fed by the same signal sel_2" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387720 ""}  } { { "decod7segSomaDez2.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaDez2.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decod7segSomaUnid:u_meg\|segmentos\[6\] " "Latch decod7segSomaUnid:u_meg\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_1 " "Ports D and ENA on the latch are fed by the same signal sel_1" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387721 ""}  } { { "decod7segSomaUnid.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/decod7segSomaUnid.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acompanha\[0\] " "Latch acompanha\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387721 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE a\[3\] " "Ports ENA and PRE on the latch are fed by the same signal a\[3\]" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607792387721 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607792387721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607792389540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792389540 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792389682 "|calcRev1|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792389682 "|calcRev1|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607792389682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607792389684 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607792389684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607792389684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607792389684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607792389754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 13:59:49 2020 " "Processing ended: Sat Dec 12 13:59:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607792389754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607792389754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607792389754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607792389754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607792391095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607792391097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 13:59:50 2020 " "Processing started: Sat Dec 12 13:59:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607792391097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607792391097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calcRev1 -c calcRev1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off calcRev1 -c calcRev1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607792391097 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607792391243 ""}
{ "Info" "0" "" "Project  = calcRev1" {  } {  } 0 0 "Project  = calcRev1" 0 0 "Fitter" 0 0 1607792391244 ""}
{ "Info" "0" "" "Revision = calcRev1" {  } {  } 0 0 "Revision = calcRev1" 0 0 "Fitter" 0 0 1607792391244 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607792391379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "calcRev1 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"calcRev1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607792391393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607792391426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607792391426 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607792391493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607792391506 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607792391816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607792391816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607792391816 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607792391816 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607792391819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607792391819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607792391819 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607792391819 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1607792392007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calcRev1.sdc " "Synopsys Design Constraints File file not found: 'calcRev1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607792392008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607792392009 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch\|datab " "Node \"res_negativo\$latch\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392011 ""} { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch\|combout " "Node \"res_negativo\$latch\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392011 ""} { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch~0\|datac " "Node \"res_negativo\$latch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392011 ""} { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch~0\|combout " "Node \"res_negativo\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392011 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1607792392011 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]\|combout " "Node \"acompanha\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392012 ""} { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]~2\|datac " "Node \"acompanha\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392012 ""} { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]~2\|combout " "Node \"acompanha\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392012 ""} { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]\|datab " "Node \"acompanha\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792392012 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1607792392012 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607792392015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux5~3  " "Automatically promoted node Mux5~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607792392052 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux5~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607792392052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607792392137 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607792392137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607792392137 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607792392138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607792392139 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607792392139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607792392140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607792392140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607792392140 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607792392141 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607792392141 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "overflow " "Node \"overflow\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "overflow" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607792392165 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1607792392165 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607792392166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607792392694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607792392892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607792392902 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607792393732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607792393732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607792393836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 2.7% " "5e+02 ns of routing delay (approximately 2.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1607792395260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607792395365 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607792395365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607792396071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607792396073 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607792396073 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.50 " "Total time spent on timing analysis during the Fitter is 1.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607792396086 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607792396090 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_negativo 0 " "Pin \"res_negativo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[8\] 0 " "Pin \"led\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[0\] 0 " "Pin \"sa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[1\] 0 " "Pin \"sa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[2\] 0 " "Pin \"sa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[0\] 0 " "Pin \"sb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[1\] 0 " "Pin \"sb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[2\] 0 " "Pin \"sb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[0\] 0 " "Pin \"sc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[1\] 0 " "Pin \"sc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[2\] 0 " "Pin \"sc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[0\] 0 " "Pin \"sd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[1\] 0 " "Pin \"sd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[2\] 0 " "Pin \"sd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[0\] 0 " "Pin \"se\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[1\] 0 " "Pin \"se\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[2\] 0 " "Pin \"se\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[0\] 0 " "Pin \"sf\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[1\] 0 " "Pin \"sf\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[2\] 0 " "Pin \"sf\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[0\] 0 " "Pin \"sg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[1\] 0 " "Pin \"sg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[2\] 0 " "Pin \"sg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607792396107 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1607792396107 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607792396322 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607792396366 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607792396576 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607792396741 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607792396782 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607792396783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/output_files/calcRev1.fit.smsg " "Generated suppressed messages file C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/output_files/calcRev1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607792396900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607792397274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 13:59:57 2020 " "Processing ended: Sat Dec 12 13:59:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607792397274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607792397274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607792397274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607792397274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607792398349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607792398349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 13:59:58 2020 " "Processing started: Sat Dec 12 13:59:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607792398349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607792398349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off calcRev1 -c calcRev1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off calcRev1 -c calcRev1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607792398349 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607792398973 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607792398999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607792399461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 13:59:59 2020 " "Processing ended: Sat Dec 12 13:59:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607792399461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607792399461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607792399461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607792399461 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607792400158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607792400914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607792400916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 14:00:00 2020 " "Processing started: Sat Dec 12 14:00:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607792400916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607792400916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta calcRev1 -c calcRev1 " "Command: quartus_sta calcRev1 -c calcRev1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607792400916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1607792401074 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607792401348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607792401389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607792401389 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1607792401481 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calcRev1.sdc " "Synopsys Design Constraints File file not found: 'calcRev1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1607792401516 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607792401516 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel_1 sel_1 " "create_clock -period 1.000 -name sel_1 sel_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401518 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel_2 sel_2 " "create_clock -period 1.000 -name sel_2 sel_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401518 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401518 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch\|dataa " "Node \"res_negativo\$latch\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401519 ""} { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch\|combout " "Node \"res_negativo\$latch\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401519 ""} { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch~0\|datad " "Node \"res_negativo\$latch~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401519 ""} { "Warning" "WSTA_SCC_NODE" "res_negativo\$latch~0\|combout " "Node \"res_negativo\$latch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401519 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1607792401519 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]\|combout " "Node \"acompanha\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401520 ""} { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]~2\|datab " "Node \"acompanha\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401520 ""} { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]~2\|combout " "Node \"acompanha\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401520 ""} { "Warning" "WSTA_SCC_NODE" "acompanha\[0\]\|datab " "Node \"acompanha\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607792401520 ""}  } { { "calcRev1.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/PrototipoCalculadoraRev1/calcRev1.vhd" 78 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1607792401520 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1607792401523 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1607792401557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607792401584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.188 " "Worst-case setup slack is -9.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.188      -140.329 sel_1  " "   -9.188      -140.329 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.921      -138.341 sel_2  " "   -8.921      -138.341 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792401595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.167 " "Worst-case hold slack is 2.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.167         0.000 sel_2  " "    2.167         0.000 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966         0.000 sel_1  " "    2.966         0.000 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792401608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.509 " "Worst-case recovery slack is -1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509        -1.509 sel_2  " "   -1.509        -1.509 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792401617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.030 " "Worst-case removal slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030         0.000 sel_2  " "    0.030         0.000 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792401631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 sel_1  " "   -1.777        -1.777 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 sel_2  " "   -1.777        -1.777 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792401640 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607792401942 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1607792401943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607792401970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.072 " "Worst-case setup slack is -2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072       -31.797 sel_1  " "   -2.072       -31.797 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002       -31.063 sel_2  " "   -2.002       -31.063 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792401980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.514 " "Worst-case hold slack is 0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514         0.000 sel_2  " "    0.514         0.000 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584         0.000 sel_1  " "    0.584         0.000 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792401995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792401995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.157 " "Worst-case recovery slack is -0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157        -0.157 sel_2  " "   -0.157        -0.157 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792402009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.011 " "Worst-case removal slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 sel_2  " "    0.011         0.000 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792402026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 sel_1  " "   -1.222        -1.222 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 sel_2  " "   -1.222        -1.222 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607792402039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607792402039 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607792402322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607792402378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607792402378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607792402529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 14:00:02 2020 " "Processing ended: Sat Dec 12 14:00:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607792402529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607792402529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607792402529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607792402529 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus II Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607792403245 ""}
