<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">
<head>
<meta charset="UTF-8" />
<title>PCI Express - Wikipedia, the free encyclopedia</title>
<meta http-equiv="X-UA-Compatible" content="IE=EDGE" />
<meta name="generator" content="MediaWiki 1.23wmf19" />
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/PCI_Express" />
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=PCI_Express&amp;action=edit" />
<link rel="edit" title="Edit this page" href="/w/index.php?title=PCI_Express&amp;action=edit" />
<link rel="apple-touch-icon" href="//bits.wikimedia.org/apple-touch/wikipedia.png" />
<link rel="shortcut icon" href="//bits.wikimedia.org/favicon/wikipedia.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd" />
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="canonical" href="http://en.wikipedia.org/wiki/PCI_Express" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cext.visualEditor.viewPageTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.ui.button%7Cskins.common.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector&amp;*" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector&amp;*" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3904d24a08aa08f6a68dc338f9be277e */</style>

<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector&amp;*"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"PCI_Express","wgTitle":"PCI Express","wgCurRevisionId":601256555,"wgRevisionId":601256555,"wgArticleId":143320,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with dead external links","Articles with dead external links from September 2010","Articles containing potentially dated statements from 2013","All articles containing potentially dated statements","Articles containing potentially dated statements from 2012","2004 introductions","Computer buses","Serial buses","Standards organizations","Motherboard expansion slot"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"PCI_Express","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"templateEditor":false,"templates":false,"preview":false,"previewDialog":false,"publish":false,"toc":false},"wgBetaFeaturesFeatures":[],"wgVisualEditor":{"isPageWatched":false,"magnifyClipIconURL":"//bits.wikimedia.org/static-1.23wmf19/skins/common/images/magnify-clip.png","pageLanguageCode":"en","pageLanguageDir":"ltr","svgMaxSize":2048},"wikilove-recipient":"","wikilove-anon":0,"wgGuidedTourHelpGuiderUrl":"Help:Guided tours/guider","wgFlowTermsOfUseEdit":"By saving changes, you agree to our \u003Ca class=\"external text\" href=\"//wikimediafoundation.org/wiki/Terms_of_use\"\u003ETerms of Use\u003C/a\u003E and agree to irrevocably release your text under the \u003Ca rel=\"nofollow\" class=\"external text\" href=\"//creativecommons.org/licenses/by-sa/3.0\"\u003ECC BY-SA 3.0 License\u003C/a\u003E and \u003Ca class=\"external text\" href=\"//en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License\"\u003EGFDL\u003C/a\u003E","wgULSAcceptLanguageList":["en-us"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q206924"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function(){mw.user.options.set({"ccmeonemails":0,"cols":80,"date":"default","diffonly":0,"disablemail":0,"editfont":"default","editondblclick":0,"editsectiononrightclick":0,"enotifminoredits":0,"enotifrevealaddr":0,"enotifusertalkpages":1,"enotifwatchlistpages":0,"extendwatchlist":0,"fancysig":0,"forceeditsummary":0,"gender":"unknown","hideminor":0,"hidepatrolled":0,"imagesize":2,"math":0,"minordefault":0,"newpageshidepatrolled":0,"nickname":"","norollbackdiff":0,"numberheadings":0,"previewonfirst":0,"previewontop":1,"rcdays":7,"rclimit":50,"rememberpassword":0,"rows":25,"showhiddencats":false,"shownumberswatching":1,"showtoolbar":1,"skin":"vector","stubthreshold":0,"thumbsize":4,"underline":2,"uselivepreview":0,"usenewrc":0,"watchcreations":1,"watchdefault":0,"watchdeletion":0,"watchlistdays":3,"watchlisthideanons":0,"watchlisthidebots":0,"watchlisthideliu":0,"watchlisthideminor":0,"watchlisthideown":0,"watchlisthidepatrolled":0,"watchmoves":0,
"wllimit":250,"useeditwarning":1,"prefershttps":1,"flaggedrevssimpleui":1,"flaggedrevsstable":0,"flaggedrevseditdiffs":true,"flaggedrevsviewdiffs":false,"usebetatoolbar":1,"usebetatoolbar-cgd":1,"visualeditor-enable":0,"visualeditor-enable-experimental":0,"visualeditor-betatempdisable":0,"wikilove-enabled":1,"echo-subscriptions-web-page-review":true,"echo-subscriptions-email-page-review":false,"ep_showtoplink":false,"ep_bulkdelorgs":false,"ep_bulkdelcourses":true,"ep_showdyk":true,"echo-subscriptions-web-education-program":true,"echo-subscriptions-email-education-program":false,"echo-notify-show-link":true,"echo-show-alert":true,"echo-email-frequency":0,"echo-email-format":"html","echo-subscriptions-email-system":true,"echo-subscriptions-web-system":true,"echo-subscriptions-email-other":false,"echo-subscriptions-web-other":true,"echo-subscriptions-email-edit-user-talk":false,"echo-subscriptions-web-edit-user-talk":true,"echo-subscriptions-email-reverted":false,
"echo-subscriptions-web-reverted":true,"echo-subscriptions-email-article-linked":false,"echo-subscriptions-web-article-linked":false,"echo-subscriptions-email-mention":false,"echo-subscriptions-web-mention":true,"echo-subscriptions-web-edit-thank":true,"echo-subscriptions-email-edit-thank":false,"echo-subscriptions-web-flow-discussion":true,"echo-subscriptions-email-flow-discussion":false,"gettingstarted-task-toolbar-show-intro":true,"uls-preferences":"","language":"en","variant-gan":"gan","variant-iu":"iu","variant-kk":"kk","variant-ku":"ku","variant-shi":"shi","variant-sr":"sr","variant-tg":"tg","variant-uz":"uz","variant-zh":"zh","searchNs0":true,"searchNs1":false,"searchNs2":false,"searchNs3":false,"searchNs4":false,"searchNs5":false,"searchNs6":false,"searchNs7":false,"searchNs8":false,"searchNs9":false,"searchNs10":false,"searchNs11":false,"searchNs12":false,"searchNs13":false,"searchNs14":false,"searchNs15":false,"searchNs100":false,"searchNs101":false,"searchNs108":false,
"searchNs109":false,"searchNs118":false,"searchNs119":false,"searchNs446":false,"searchNs447":false,"searchNs710":false,"searchNs711":false,"searchNs828":false,"searchNs829":false,"gadget-teahouse":1,"gadget-ReferenceTooltips":1,"gadget-DRN-wizard":1,"gadget-charinsert":1,"gadget-mySandbox":1,"variant":"en"});},{},{});mw.loader.implement("user.tokens",function(){mw.user.tokens.set({"editToken":"+\\","patrolToken":false,"watchToken":false});},{},{});
/* cache key: enwiki:resourceloader:filter:minify-js:7:868e43d07ede2616d2d1dc3507cd8145 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","ext.centralauth.centralautologin","skins.vector.compactPersonalBar.defaultTracking","ext.visualEditor.viewPageTarget.init","ext.uls.init","ext.uls.interface","wikibase.client.init","ext.centralNotice.bannerController","skins.vector.js"]);
}</script>
<link rel="dns-prefetch" href="//meta.wikimedia.org" /><!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static-1.23wmf19/skins/vector/csshover.min.htc")}</style><![endif]--></head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-PCI_Express skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="mw-js-message" style="display:none;"></div>
						<div id="siteNotice"><!-- CentralNotice --></div>
						<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">PCI Express</span></h1>
						<div id="bodyContent">
								<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-navigation">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="dablink">Not to be confused with <a href="/wiki/PCI-X" title="PCI-X">PCI-X</a>.</div>
<table class="infobox" cellspacing="3" style="border-spacing:3px;width:22em;">
<caption>PCI Express</caption>
<tr>
<td colspan="2" style="text-align:center;"><a href="/wiki/File:PCI_Express_logo.svg" class="image"><img alt="}}" src="//upload.wikimedia.org/wikipedia/en/thumb/3/35/PCI_Express_logo.svg/200px-PCI_Express_logo.svg.png" width="200" height="81" srcset="//upload.wikimedia.org/wikipedia/en/thumb/3/35/PCI_Express_logo.svg/300px-PCI_Express_logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/3/35/PCI_Express_logo.svg/400px-PCI_Express_logo.svg.png 2x" /></a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Year created</th>
<td>2004</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Created by</th>
<td>
<div class="hlist plainlist" style="margin-left: 0em;">
<ul>
<li><a href="/wiki/Intel" title="Intel">Intel</a></li>
<li><a href="/wiki/Dell" title="Dell">Dell</a></li>
<li><a href="/wiki/HP" title="HP" class="mw-redirect">HP</a></li>
<li><a href="/wiki/IBM" title="IBM">IBM</a></li>
</ul>
</div>
</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Supersedes</th>
<td>
<div class="hlist plainlist" style="margin-left: 0em;">
<ul>
<li><a href="/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a></li>
<li><a href="/wiki/Conventional_PCI" title="Conventional PCI">PCI</a></li>
<li><a href="/wiki/PCI-X" title="PCI-X">PCI-X</a></li>
</ul>
</div>
</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Width in bits</th>
<td>1–32</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Number of devices</th>
<td>One device each on each endpoint of each connection. PCI Express switches can create multiple endpoints out of one endpoint to allow sharing one endpoint with multiple devices.</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Speed</th>
<td>
<p>Per lane (each direction):</p>
<ul>
<li><b>v1.x</b>: 250&#160;MB/s (2.5&#160;GT/s)</li>
<li><b>v2.x</b>: 500&#160;MB/s (5&#160;GT/s)</li>
<li><b>v3.0</b>: 985&#160;MB/s (8&#160;GT/s)</li>
<li><b>v4.0</b>: 1969&#160;MB/s (16&#160;GT/s)</li>
</ul>
<p>So, a 16-lane slot (each direction):</p>
<ul>
<li><b>v1.x</b>: 4&#160;GB/s (40&#160;GT/s)</li>
<li><b>v2.x</b>: 8&#160;GB/s (80&#160;GT/s)</li>
<li><span class="nowrap"><b>v3.0</b>: 15.75&#160;GB/s (128&#160;GT/s)</span></li>
<li><span class="nowrap"><b>v4.0</b>: 31.51&#160;GB/s (256&#160;GT/s)</span></li>
</ul>
</td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Style</th>
<td><a href="/wiki/Serial_communication" title="Serial communication">Serial</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">Hotplugging interface</th>
<td>Yes, if <a href="/wiki/ExpressCard" title="ExpressCard">ExpressCard</a>, <a href="/wiki/Mobile_PCI_Express_Module" title="Mobile PCI Express Module">Mobile PCI Express Module</a> or <a href="/wiki/XQD_card" title="XQD card">XQD card</a></td>
</tr>
<tr>
<th scope="row" style="text-align:left;">External interface</th>
<td>Yes, with <a href="#PCI_Express_External_Cabling">PCI Express External Cabling</a>, such as <a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></td>
</tr>
</table>
<p><b>PCI Express</b> (<b>Peripheral Component Interconnect Express</b>), officially abbreviated as <b>PCIe</b>, is a high-speed <a href="/wiki/Serial_communication" title="Serial communication">serial</a> <a href="/wiki/Computer" title="Computer">computer</a> <a href="/wiki/Expansion_bus" title="Expansion bus" class="mw-redirect">expansion bus</a> standard designed to replace the older <a href="/wiki/Conventional_PCI" title="Conventional PCI">PCI</a>, <a href="/wiki/PCI-X" title="PCI-X">PCI-X</a>, and <a href="/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a> bus standards. PCIe has numerous improvements over the aforementioned bus standards, including higher maximum system bus throughput, lower I/O pin count and smaller physical footprint, better performance-scaling for bus devices, a more detailed error detection and reporting mechanism (Advanced Error Reporting (AER)<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span>[</span>1<span>]</span></a></sup>), and native <a href="/wiki/Hot-plug" title="Hot-plug" class="mw-redirect">hot-plug</a> functionality. More recent revisions of the PCIe standard support hardware I/O virtualization.</p>
<p>The PCIe electrical interface is also used in a variety of other standards, most notably <a href="/wiki/ExpressCard" title="ExpressCard">ExpressCard</a>, a <a href="/wiki/Laptop" title="Laptop">laptop</a> expansion card interface.</p>
<p>Format specifications are maintained and developed by the <a href="/wiki/PCI-SIG" title="PCI-SIG">PCI-SIG</a> (PCI <a href="/wiki/Special_Interest_Group" title="Special Interest Group">Special Interest Group</a>), a group of more than 900 companies that also maintain the <a href="/wiki/Conventional_PCI" title="Conventional PCI">conventional PCI</a> specifications. PCIe 3.0 is the latest standard for expansion cards that is in production and available on mainstream <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a>.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span>[</span>2<span>]</span></a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span>[</span>3<span>]</span></a></sup></p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Architecture"><span class="tocnumber">1</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Interconnect"><span class="tocnumber">1.1</span> <span class="toctext">Interconnect</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Lane"><span class="tocnumber">1.2</span> <span class="toctext">Lane</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Serial_bus"><span class="tocnumber">1.3</span> <span class="toctext">Serial bus</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Form_factors"><span class="tocnumber">2</span> <span class="toctext">Form factors</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#PCI_Express_.28standard.29"><span class="tocnumber">2.1</span> <span class="toctext">PCI Express (standard)</span></a>
<ul>
<li class="toclevel-3 tocsection-7"><a href="#Pinout"><span class="tocnumber">2.1.1</span> <span class="toctext">Pinout</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Power"><span class="tocnumber">2.1.2</span> <span class="toctext">Power</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-9"><a href="#PCI_Express_Mini_Card"><span class="tocnumber">2.2</span> <span class="toctext">PCI Express Mini Card</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="#Physical_dimensions"><span class="tocnumber">2.2.1</span> <span class="toctext">Physical dimensions</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Electrical_interface"><span class="tocnumber">2.2.2</span> <span class="toctext">Electrical interface</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-12"><a href="#Mini_PCI_Express_.26_mSATA"><span class="tocnumber">2.3</span> <span class="toctext">Mini PCI Express &amp; mSATA</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#PCI_Express_External_Cabling"><span class="tocnumber">2.4</span> <span class="toctext">PCI Express External Cabling</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Derivative_forms"><span class="tocnumber">2.5</span> <span class="toctext">Derivative forms</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-15"><a href="#History_and_revisions"><span class="tocnumber">3</span> <span class="toctext">History and revisions</span></a>
<ul>
<li class="toclevel-2 tocsection-16"><a href="#PCI_Express_1.0a"><span class="tocnumber">3.1</span> <span class="toctext">PCI Express 1.0a</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#PCI_Express_1.1"><span class="tocnumber">3.2</span> <span class="toctext">PCI Express 1.1</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#PCI_Express_2.0"><span class="tocnumber">3.3</span> <span class="toctext">PCI Express 2.0</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#PCI_Express_2.1"><span class="tocnumber">3.4</span> <span class="toctext">PCI Express 2.1</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#PCI_Express_3.x"><span class="tocnumber">3.5</span> <span class="toctext">PCI Express 3.x</span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#PCI_Express_4.0"><span class="tocnumber">3.6</span> <span class="toctext">PCI Express 4.0</span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#Extensions_and_future_directions"><span class="tocnumber">3.7</span> <span class="toctext">Extensions and future directions</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-23"><a href="#Hardware_protocol_summary"><span class="tocnumber">4</span> <span class="toctext">Hardware protocol summary</span></a>
<ul>
<li class="toclevel-2 tocsection-24"><a href="#Physical_layer"><span class="tocnumber">4.1</span> <span class="toctext">Physical layer</span></a>
<ul>
<li class="toclevel-3 tocsection-25"><a href="#Data_transmission"><span class="tocnumber">4.1.1</span> <span class="toctext">Data transmission</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-26"><a href="#Data_link_layer"><span class="tocnumber">4.2</span> <span class="toctext">Data link layer</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Transaction_layer"><span class="tocnumber">4.3</span> <span class="toctext">Transaction layer</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-28"><a href="#Applications"><span class="tocnumber">5</span> <span class="toctext">Applications</span></a>
<ul>
<li class="toclevel-2 tocsection-29"><a href="#External_GPUs"><span class="tocnumber">5.1</span> <span class="toctext">External GPUs</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#Storage_devices"><span class="tocnumber">5.2</span> <span class="toctext">Storage devices</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Cluster_interconnect"><span class="tocnumber">5.3</span> <span class="toctext">Cluster interconnect</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-32"><a href="#Competing_protocols"><span class="tocnumber">6</span> <span class="toctext">Competing protocols</span></a></li>
<li class="toclevel-1 tocsection-33"><a href="#Development_tools"><span class="tocnumber">7</span> <span class="toctext">Development tools</span></a></li>
<li class="toclevel-1 tocsection-34"><a href="#See_also"><span class="tocnumber">8</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-35"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-36"><a href="#Further_reading"><span class="tocnumber">10</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-37"><a href="#External_links"><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=1" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:PCIe_card_full_height.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/a/ae/PCIe_card_full_height.jpg/220px-PCIe_card_full_height.jpg" width="220" height="155" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/ae/PCIe_card_full_height.jpg/330px-PCIe_card_full_height.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/ae/PCIe_card_full_height.jpg/440px-PCIe_card_full_height.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:PCIe_card_full_height.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
A full-height 4x PCIe card. This is an <a href="/wiki/OCZ_Technology" title="OCZ Technology" class="mw-redirect">OCZ</a> RevoDrive <a href="/wiki/Solid-state_drive" title="Solid-state drive">SSD</a>.</div>
</div>
</div>
<p>Conceptually, the PCIe bus is like a high-speed <a href="/wiki/Serial_communication" title="Serial communication">serial</a> replacement of the older PCI/PCI-X bus,<sup id="cite_ref-howstuffworks1_4-0" class="reference"><a href="#cite_note-howstuffworks1-4"><span>[</span>4<span>]</span></a></sup> an interconnect bus using shared address/data lines.</p>
<p>A key difference between PCIe bus and the older PCI is the bus topology. PCI uses a shared <a href="/wiki/Parallel_communications" title="Parallel communications" class="mw-redirect">parallel</a> <a href="/wiki/Bus_(computing)" title="Bus (computing)">bus</a> architecture, where the PCI host and all devices share a common set of address/data/control lines. In contrast, PCIe is based on point-to-point <a href="/wiki/Network_topology" title="Network topology">topology</a>, with separate <a href="/wiki/Serial_communication" title="Serial communication">serial</a> links connecting every device to the <a href="/wiki/Root_complex" title="Root complex">root complex</a> (host). Due to its shared bus topology, access to the older PCI bus is arbitrated (in the case of multiple masters), and limited to one master at a time, in a single direction. Furthermore, the older PCI clocking scheme limits the bus clock to the slowest peripheral on the bus (regardless of the devices involved in the bus transaction). In contrast, a PCIe bus link supports full-duplex communication between any two endpoints, with no inherent limitation on concurrent access across multiple endpoints.</p>
<p>In terms of bus protocol, PCIe communication is encapsulated in packets. The work of packetizing and de-packetizing data and status-message traffic is handled by the transaction layer of the PCIe port (described later). Radical differences in electrical signaling and bus protocol require the use of a different mechanical form factor and expansion connectors (and thus, new motherboards and new adapter boards); PCI slots and PCIe slots are not interchangeable. At the software level, PCIe preserves backward compatibility with PCI; legacy PCI system software can detect and configure newer PCIe devices without explicit support for the PCIe standard, though PCIe's new features are inaccessible.</p>
<p>The PCIe link between two devices can consist of anywhere from 1 to 32 lanes. In a multi-lane link, the packet data is striped across lanes, and peak data-throughput scales with the overall link width. The lane count is automatically negotiated during device initialization, and can be restricted by either endpoint. For example, a single-lane PCIe (×1) card can be inserted into a multi-lane slot (×4, ×8, etc.), and the initialization cycle auto-negotiates the highest mutually supported lane count. The link can dynamically down-configure the link to use fewer lanes, thus providing some measure of failure tolerance in the presence of bad or unreliable lanes. The PCIe standard defines slots and connectors for multiple widths: ×1, ×4, ×8, ×16, ×32. This allows PCIe bus to serve both cost-sensitive applications where high throughput is not needed, as well as performance-critical applications such as 3D graphics, networking (<a href="/wiki/10_Gigabit_Ethernet" title="10 Gigabit Ethernet" class="mw-redirect">10 Gigabit Ethernet</a>, multiport <a href="/wiki/Gigabit_Ethernet" title="Gigabit Ethernet">Gigabit Ethernet</a>), and enterprise storage (<a href="/wiki/Serial_attached_SCSI" title="Serial attached SCSI">SAS</a>, <a href="/wiki/Fibre_Channel" title="Fibre Channel">Fibre Channel</a>).</p>
<p>As a point of reference, a PCI-X (133&#160;MHz 64-bit) device and PCIe device using four lanes (×4), Gen1 speed have roughly the same peak transfer rate in a single-direction: 1064&#160;MB/sec. The PCIe bus has the potential to perform better than the PCI-X bus in cases where multiple devices are transferring data communicating simultaneously, or if communication with the PCIe peripheral is <a href="/wiki/Two-way_communication" title="Two-way communication">bidirectional</a>.</p>
<h3><span class="mw-headline" id="Interconnect">Interconnect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=2" title="Edit section: Interconnect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>PCIe devices communicate via a logical connection called an interconnect<sup id="cite_ref-faq1_5-0" class="reference"><a href="#cite_note-faq1-5"><span>[</span>5<span>]</span></a></sup> or <i>link</i>. A link is a point-to-point communication channel between two PCIe ports, allowing both to send/receive ordinary PCI-requests (configuration read/write, I/O read/write, memory read/write) and <a href="/wiki/Interrupt" title="Interrupt">interrupts</a> (<a href="/wiki/Peripheral_Component_Interconnect#Interrupts" title="Peripheral Component Interconnect" class="mw-redirect">INTx</a>, <a href="/wiki/Message_Signaled_Interrupts" title="Message Signaled Interrupts">MSI, MSI-X</a>). At the physical level, a link is composed of one or more <i>lanes</i>.<sup id="cite_ref-faq1_5-1" class="reference"><a href="#cite_note-faq1-5"><span>[</span>5<span>]</span></a></sup> Low-speed peripherals (such as an <a href="/wiki/IEEE_802.11" title="IEEE 802.11">802.11</a> <a href="/wiki/Wi-Fi" title="Wi-Fi">Wi-Fi</a> <a href="/wiki/Wireless_network_interface_card" title="Wireless network interface card" class="mw-redirect">card</a>) use a single-lane (×1) link, while a graphics adapter typically uses a much wider (and thus, faster) 16-lane link.</p>
<h3><span class="mw-headline" id="Lane"><span id="LANE"></span>Lane</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=3" title="Edit section: Lane">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A lane is composed of two <a href="/wiki/Differential_signaling" title="Differential signaling">differential signaling</a> pairs: one pair for receiving data, the other for transmitting. Thus, each lane is composed of four wires or <a href="/wiki/Signal_traces" title="Signal traces" class="mw-redirect">signal traces</a>. Conceptually, each lane is used as a <a href="/wiki/Full-duplex#Full-duplex" title="Full-duplex" class="mw-redirect">full-duplex</a> <a href="/wiki/Byte_stream" title="Byte stream" class="mw-redirect">byte stream</a>, transporting data packets in eight-bit 'byte' format, between endpoints of a link, in both directions simultaneously.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6"><span>[</span>6<span>]</span></a></sup> Physical PCIe slots may contain from one to thirty-two lanes, in powers of two (1, 2, 4, 8, 16 and 32).<sup id="cite_ref-faq1_5-2" class="reference"><a href="#cite_note-faq1-5"><span>[</span>5<span>]</span></a></sup> Lane counts are written with an <i>×</i> prefix (e.g., <i>×16</i> represents a sixteen-lane card or slot), with ×16 being the largest size in common use.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7"><span>[</span>7<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Serial_bus">Serial bus</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=4" title="Edit section: Serial bus">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The bonded serial format was chosen over a traditional parallel bus format due to the latter's inherent limitations, including single-duplex operation, excess signal count and an inherently lower <a href="/wiki/Bandwidth_(computing)" title="Bandwidth (computing)">bandwidth</a> due to <a href="/wiki/Timing_skew" title="Timing skew" class="mw-redirect">timing skew</a>. Timing skew results from separate electrical signals within a parallel interface traveling down different-length conductors, on potentially different <a href="/wiki/Printed_circuit_board" title="Printed circuit board">printed circuit board</a> layers, at possibly different <a href="/wiki/Signal_velocity" title="Signal velocity">signal velocities</a>. Despite being transmitted simultaneously as a single <a href="/wiki/Word_(data_type)" title="Word (data type)" class="mw-redirect">word</a>, signals on a parallel interface experience different travel times and arrive at their destinations at different moments. When the interface <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a> is increased to a point where its inverse (i.e., its clock period) is shorter than the largest possible time between signal arrivals, the signals no longer arrive with sufficient coincidence to make recovery of the transmitted word possible. Since timing skew over a parallel bus can amount to a few nanoseconds, the resulting bandwidth limitation is in the range of hundreds of megahertz.</p>
<p>A serial interface does not exhibit timing skew because there is only one differential signal in each direction within each lane, and there is no external clock signal since clocking information is embedded within the serial signal. As such, typical bandwidth limitations on serial signals are in the multi-gigahertz range. PCIe is just one example of a general trend away from parallel buses to serial interconnects. Other examples include <a href="/wiki/Serial_ATA" title="Serial ATA">Serial ATA</a>, <a href="/wiki/USB" title="USB">USB</a>, <a href="/wiki/Serial_Attached_SCSI" title="Serial Attached SCSI" class="mw-redirect">SAS</a>, <a href="/wiki/FireWire" title="FireWire" class="mw-redirect">FireWire</a> (1394) and <a href="/wiki/RapidIO" title="RapidIO">RapidIO</a>.</p>
<p>Multichannel serial design increases flexibility by allocating slow devices to fewer lanes than fast devices.</p>
<h2><span class="mw-headline" id="Form_factors">Form factors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=5" title="Edit section: Form factors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="PCI_Express_.28standard.29">PCI Express (standard)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=6" title="Edit section: PCI Express (standard)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:252px;"><a href="/wiki/File:PCIExpress.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/f/fc/PCIExpress.jpg/250px-PCIExpress.jpg" width="250" height="170" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fc/PCIExpress.jpg/375px-PCIExpress.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fc/PCIExpress.jpg/500px-PCIExpress.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:PCIExpress.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Various PCI slots. From top to bottom:
<div>
<ul>
<li>PCI Express ×4</li>
<li>PCI Express ×16</li>
<li>PCI Express ×1</li>
<li>PCI Express ×16</li>
<li>Legacy PCI (32-bit)</li>
</ul>
</div>
</div>
</div>
</div>
<p>A PCIe card fits into a slot of its physical size or larger (maximum ×16), but may not fit into a smaller PCIe slot (e.g.,a ×16 card in a ×8 slot). Some slots use open-ended sockets to permit physically longer cards and negotiate the best available electrical connection. The number of lanes actually connected to a slot may also be less than the number supported by the physical slot size.</p>
<p>An example is a ×16 slot that runs at ×4. This slot will accept any ×1, ×2, ×4, ×8, or ×16 card, but provides only ×4 speed. Its specification may read: ×16 (×4 mode); "×size @ ×speed" notation (×16&#160;@&#160;×4) is also common. The advantage is that such slot can accommodate a larger range of PCIe cards without requiring motherboard hardware to support the full transfer rate.</p>
<h4><span class="mw-headline" id="Pinout">Pinout</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=7" title="Edit section: Pinout">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The following table identifies the conductors on each side of the <a href="/wiki/Edge_connector" title="Edge connector">edge connector</a> on a PCI Express card. The solder side of the <a href="/wiki/Printed_circuit_board" title="Printed circuit board">printed circuit board</a> (PCB) is the A side, and the component side is the B side.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span>[</span>8<span>]</span></a></sup> PRSNT1# and PRSNT2# pins must be slightly shorter than the rest, to ensure that a hot-plugged card is fully inserted. The WAKE# pin uses full voltage to wake the computer, but must be <a href="/wiki/Pull_up_resistor" title="Pull up resistor" class="mw-redirect">pulled high</a> from the standby power to indicate that the card is wake capable.<sup id="cite_ref-PCIe_card_2_9-0" class="reference"><a href="#cite_note-PCIe_card_2-9"><span>[</span>9<span>]</span></a></sup></p>
<table class="wikitable" style="text-align: center; margin-left: auto; margin-right: auto;">
<caption>PCI Express connector pinout (×1, ×4, ×8 and ×16 variants)</caption>
<tr>
<th>Pin</th>
<th>Side B</th>
<th>Side A</th>
<th>Description</th>
<td rowspan="54"></td>
<th>Pin</th>
<th>Side B</th>
<th>Side A</th>
<th>Description</th>
</tr>
<tr>
<th>1</th>
<td style="background:silver">+12&#160;V</td>
<td style="background:#9f9">PRSNT1#</td>
<td align="left">Must connect to farthest PRSNT2# pin</td>
<th>50</th>
<td style="background:#99f">HSOp(8)</td>
<td style="background:#ff9">Reserved</td>
<td rowspan="2" style="text-align:left;">Lane 8 transmit data, + and −</td>
</tr>
<tr>
<th>2</th>
<td style="background:silver">+12&#160;V</td>
<td style="background:silver">+12&#160;V</td>
<td rowspan="3"></td>
<th>51</th>
<td style="background:#99f">HSOn(8)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>3</th>
<td style="background:silver">+12&#160;V</td>
<td style="background:silver">+12&#160;V</td>
<th>52</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(8)</td>
<td rowspan="2" style="text-align:left;">Lane 8 receive data, + and −</td>
</tr>
<tr>
<th>4</th>
<td style="background:#999">Ground</td>
<td style="background:#999">Ground</td>
<th>53</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(8)</td>
</tr>
<tr>
<th>5</th>
<td style="background:#fc6">SMCLK</td>
<td style="background:#99f">TCK</td>
<td rowspan="5" style="text-align:left;"><a href="/wiki/SMBus" title="SMBus" class="mw-redirect">SMBus</a> and <a href="/wiki/JTAG" title="JTAG" class="mw-redirect">JTAG</a> port pins</td>
<th>54</th>
<td style="background:#99f">HSOp(9)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 9 transmit data, + and −</td>
</tr>
<tr>
<th>6</th>
<td style="background:#fc6">SMDAT</td>
<td style="background:#99f">TDI</td>
<th>55</th>
<td style="background:#99f">HSOn(9)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>7</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">TDO</td>
<th>56</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(9)</td>
<td rowspan="2" style="text-align:left;">Lane 9 receive data, + and −</td>
</tr>
<tr>
<th>8</th>
<td style="background:silver">+3.3&#160;V</td>
<td style="background:#99f">TMS</td>
<th>57</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(9)</td>
</tr>
<tr>
<th>9</th>
<td style="background:#99f">TRST#</td>
<td style="background:silver">+3.3&#160;V</td>
<th>58</th>
<td style="background:#99f">HSOp(10)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 10 transmit data, + and −</td>
</tr>
<tr>
<th>10</th>
<td style="background:silver">+3.3&#160;V aux</td>
<td style="background:silver">+3.3&#160;V</td>
<td align="left"><a href="/wiki/Standby_power" title="Standby power">Standby power</a></td>
<th>59</th>
<td style="background:#99f">HSOn(10)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>11</th>
<td style="background:#fc6">WAKE#</td>
<td style="background:#99f">PERST#</td>
<td align="left">Link reactivation; fundamental reset</td>
<th>60</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(10)</td>
<td rowspan="2" style="text-align:left;">Lane 10 receive data, + and −</td>
</tr>
<tr>
<th colspan="4">Key notch</th>
<th>61</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(10)</td>
</tr>
<tr>
<th>12</th>
<td style="background:#fc6">CLKREQ#</td>
<td style="background:#999">Ground</td>
<td align="left">Request running clock</td>
<th>62</th>
<td style="background:#99f">HSOp(11)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 11 transmit data, + and −</td>
</tr>
<tr>
<th>13</th>
<td style="background:#999">Ground</td>
<td style="background:#99f">REFCLK+</td>
<td align="left">Reference clock differential pair</td>
<th>63</th>
<td style="background:#99f">HSOn(11)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>14</th>
<td style="background:#99f">HSOp(0)</td>
<td style="background:#99f">REFCLK−</td>
<td rowspan="2" style="text-align:left;">Lane 0 transmit data, + and −</td>
<th>64</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(11)</td>
<td rowspan="2" style="text-align:left;">Lane 11 receive data, + and −</td>
</tr>
<tr>
<th>15</th>
<td style="background:#99f">HSOn(0)</td>
<td style="background:#999">Ground</td>
<th>65</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(11)</td>
</tr>
<tr>
<th>16</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(0)</td>
<td rowspan="2" style="text-align:left;">Lane 0 receive data, + and −</td>
<th>66</th>
<td style="background:#99f">HSOp(12)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 12 transmit data, + and −</td>
</tr>
<tr>
<th>17</th>
<td style="background:#9f9">PRSNT2#</td>
<td style="background:#f9f">HSIn(0)</td>
<th>67</th>
<td style="background:#99f">HSOn(12)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>18</th>
<td style="background:#999">Ground</td>
<td style="background:#999">Ground</td>
<td></td>
<th>68</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(12)</td>
<td rowspan="2" style="text-align:left;">Lane 12 receive data, + and −</td>
</tr>
<tr>
<td colspan="4">PCI Express ×1 cards end at pin 18</td>
<th>69</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(12)</td>
</tr>
<tr>
<th>19</th>
<td style="background:#99f">HSOp(1)</td>
<td style="background:#ff9">Reserved</td>
<td rowspan="2" style="text-align:left;">Lane 1 transmit data, + and −</td>
<th>70</th>
<td style="background:#99f">HSOp(13)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 13 transmit data, + and −</td>
</tr>
<tr>
<th>20</th>
<td style="background:#99f">HSOn(1)</td>
<td style="background:#999">Ground</td>
<th>71</th>
<td style="background:#99f">HSOn(13)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>21</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(1)</td>
<td rowspan="2" style="text-align:left;">Lane 1 receive data, + and −</td>
<th>72</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(13)</td>
<td rowspan="2" style="text-align:left;">Lane 13 receive data, + and −</td>
</tr>
<tr>
<th>22</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(1)</td>
<th>73</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(13)</td>
</tr>
<tr>
<th>23</th>
<td style="background:#99f">HSOp(2)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 2 transmit data, + and −</td>
<th>74</th>
<td style="background:#99f">HSOp(14)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 14 transmit data, + and −</td>
</tr>
<tr>
<th>24</th>
<td style="background:#99f">HSOn(2)</td>
<td style="background:#999">Ground</td>
<th>75</th>
<td style="background:#99f">HSOn(14)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>25</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(2)</td>
<td rowspan="2" style="text-align:left;">Lane 2 receive data, + and −</td>
<th>76</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(14)</td>
<td rowspan="2" style="text-align:left;">Lane 14 receive data, + and −</td>
</tr>
<tr>
<th>26</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(2)</td>
<th>77</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(14)</td>
</tr>
<tr>
<th>27</th>
<td style="background:#99f">HSOp(3)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 3 transmit data, + and −</td>
<th>78</th>
<td style="background:#99f">HSOp(15)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 15 transmit data, + and −</td>
</tr>
<tr>
<th>28</th>
<td style="background:#99f">HSOn(3)</td>
<td style="background:#999">Ground</td>
<th>79</th>
<td style="background:#99f">HSOn(15)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>29</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(3)</td>
<td rowspan="2" style="text-align:left;">Lane 3 receive data, + and −</td>
<th>80</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(15)</td>
<td rowspan="2" style="text-align:left;">Lane 15 receive data, + and −</td>
</tr>
<tr>
<th>30</th>
<td style="background:#ff9">Reserved</td>
<td style="background:#f9f">HSIn(3)</td>
<th>81</th>
<td style="background:#9f9">PRSNT2#</td>
<td style="background:#f9f">HSIn(15)</td>
</tr>
<tr>
<th>31</th>
<td style="background:#9f9">PRSNT2#</td>
<td style="background:#999">Ground</td>
<td rowspan="2"></td>
<th>82</th>
<td style="background:#ff9">Reserved</td>
<td style="background:#999">Ground</td>
<td></td>
</tr>
<tr>
<th>32</th>
<td style="background:#999">Ground</td>
<td style="background:#ff9">Reserved</td>
</tr>
<tr>
<td colspan="4">PCI Express ×4 cards end at pin 32</td>
</tr>
<tr>
<th>33</th>
<td style="background:#99f">HSOp(4)</td>
<td style="background:#ff9">Reserved</td>
<td rowspan="2" style="text-align:left;">Lane 4 transmit data, + and −</td>
</tr>
<tr>
<th>34</th>
<td style="background:#99f">HSOn(4)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>35</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(4)</td>
<td rowspan="2" style="text-align:left;">Lane 4 receive data, + and −</td>
</tr>
<tr>
<th>36</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(4)</td>
</tr>
<tr>
<th>37</th>
<td style="background:#99f">HSOp(5)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 5 transmit data, + and −</td>
</tr>
<tr>
<th>38</th>
<td style="background:#99f">HSOn(5)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>39</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(5)</td>
<td rowspan="2" style="text-align:left;">Lane 5 receive data, + and −</td>
</tr>
<tr>
<th>40</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(5)</td>
</tr>
<tr>
<th>41</th>
<td style="background:#99f">HSOp(6)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 6 transmit data, + and −</td>
</tr>
<tr>
<th>42</th>
<td style="background:#99f">HSOn(6)</td>
<td style="background:#999">Ground</td>
</tr>
<tr>
<th>43</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(6)</td>
<td rowspan="2" style="text-align:left;">Lane 6 receive data, + and −</td>
<th colspan="4">Legend</th>
</tr>
<tr>
<th>44</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIn(6)</td>
<th style="background:#999" colspan="2">Ground pin</th>
<td colspan="2" style="text-align:left;">Zero volt reference</td>
</tr>
<tr>
<th>45</th>
<td style="background:#99f">HSOp(7)</td>
<td style="background:#999">Ground</td>
<td rowspan="2" style="text-align:left;">Lane 7 transmit data, + and −</td>
<th style="background:silver" colspan="2">Power pin</th>
<td colspan="2" style="text-align:left;">Supplies power to the PCIe card</td>
</tr>
<tr>
<th>46</th>
<td style="background:#99f">HSOn(7)</td>
<td style="background:#999">Ground</td>
<th style="background:#f9f" colspan="2">Output pin</th>
<td colspan="2" style="text-align:left;">Signal from the card to the motherboard</td>
</tr>
<tr>
<th>47</th>
<td style="background:#999">Ground</td>
<td style="background:#f9f">HSIp(7)</td>
<td rowspan="2" style="text-align:left;">Lane 7 receive data, + and −</td>
<th style="background:#99f" colspan="2">Input pin</th>
<td colspan="2" style="text-align:left;">Signal from the motherboard to the card</td>
</tr>
<tr>
<th>48</th>
<td style="background:#9f9">PRSNT2#</td>
<td style="background:#f9f">HSIn(7)</td>
<th style="background:#fc6" colspan="2"><a href="/wiki/Open_drain" title="Open drain" class="mw-redirect">Open drain</a></th>
<td colspan="2" style="text-align:left;">May be pulled low or sensed by multiple cards</td>
</tr>
<tr>
<th>49</th>
<td style="background:#999">Ground</td>
<td style="background:#999">Ground</td>
<td></td>
<th style="background:#9f9" colspan="2">Sense pin</th>
<td colspan="2" style="text-align:left;">Tied together on card</td>
</tr>
<tr>
<td colspan="4">PCI Express ×8 cards end at pin 49</td>
<th style="background:#ff9" colspan="2">Reserved</th>
<td colspan="2" style="text-align:left;">Not presently used, do not connect</td>
</tr>
</table>
<h4><span class="mw-headline" id="Power">Power</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=8" title="Edit section: Power">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>All sizes of ×4 and ×8 PCI Express cards are allowed a maximum power consumption of 25&#160;W. All ×1 cards are initially 10&#160;W; full-height cards may configure themselves as 'high-power' to reach 25&#160;W, while half-height ×1 cards are fixed at 10 W. All sizes of ×16 cards are initially 25&#160;W; like ×1 cards, half-height cards are limited to this number while full-height cards may increase their power after configuration. They can use up to 75&#160;W (3.3&#160;V/3&#160;A + 12&#160;V/5.5&#160;A), though the specification demands that the higher-power configuration be used for graphics cards only, while cards of other purposes are to remain at 25&#160;W.<sup id="cite_ref-PCIe_card_2_9-1" class="reference"><a href="#cite_note-PCIe_card_2-9"><span>[</span>9<span>]</span></a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>10<span>]</span></a></sup> Optional connectors add 75&#160;W (6-pin) or 150&#160;W (8-pin) power for up to 300&#160;W total (2×75&#160;W + 1×150&#160;W). Some cards are using two 8-pin connectors, but this has not been standardized yet, therefore such cards must not carry the official PCI-Express logo. This configuration would allow 375&#160;W total (1×75&#160;W + 2×150&#160;W) and will likely be standardized by PCI-SIG with the PCI-Express 4.0 standard. The 8-pin PCI-Express connector could be mistaken with the EPS12V connector, which is mainly used for powering SMP and multi-core systems.</p>
<h3><span class="mw-headline" id="PCI_Express_Mini_Card">PCI Express Mini Card</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=9" title="Edit section: PCI Express Mini Card">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:252px;"><a href="/wiki/File:A_PCI_Express_Mini_Card_and_its_connector.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/e8/A_PCI_Express_Mini_Card_and_its_connector.jpg/250px-A_PCI_Express_Mini_Card_and_its_connector.jpg" width="250" height="153" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/e8/A_PCI_Express_Mini_Card_and_its_connector.jpg/375px-A_PCI_Express_Mini_Card_and_its_connector.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/e8/A_PCI_Express_Mini_Card_and_its_connector.jpg/500px-A_PCI_Express_Mini_Card_and_its_connector.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:A_PCI_Express_Mini_Card_and_its_connector.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
A WLAN PCI Express Mini Card and its connector.</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:252px;"><a href="/wiki/File:MiniPCI_and_MiniPCI_Express_cards.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d8/MiniPCI_and_MiniPCI_Express_cards.jpg/250px-MiniPCI_and_MiniPCI_Express_cards.jpg" width="250" height="190" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d8/MiniPCI_and_MiniPCI_Express_cards.jpg/375px-MiniPCI_and_MiniPCI_Express_cards.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d8/MiniPCI_and_MiniPCI_Express_cards.jpg/500px-MiniPCI_and_MiniPCI_Express_cards.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:MiniPCI_and_MiniPCI_Express_cards.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
MiniPCI and MiniPCI Express cards in comparison</div>
</div>
</div>
<p><i>PCI Express Mini Card</i> (also known as Mini PCI Express, Mini PCIe, Mini PCI-E, mPCIe, and PEM), based on PCI Express, is a replacement for the <a href="/wiki/Mini_PCI" title="Mini PCI" class="mw-redirect">Mini PCI</a> form factor. It is developed by the <a href="/wiki/PCI-SIG" title="PCI-SIG">PCI-SIG</a>. The host device supports both PCI Express and <a href="/wiki/USB" title="USB">USB</a> 2.0 connectivity, and each card may use either standard. Most laptop computers built after 2005 are based on PCI Express.</p>
<h4><span class="mw-headline" id="Physical_dimensions">Physical dimensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=10" title="Edit section: Physical dimensions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>PCI Express Mini Cards are 30×50.95&#160;mm. There is a 52-pin <a href="/wiki/Edge_connector" title="Edge connector">edge connector</a>, consisting of two staggered rows on a 0.8&#160;mm pitch. Each row has eight contacts, a gap equivalent to four contacts, then a further 18 contacts. A half-length card is also specified 30×26.8&#160;mm. Cards have a thickness of 1.0&#160;mm (excluding components).</p>
<h4><span class="mw-headline" id="Electrical_interface">Electrical interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=11" title="Edit section: Electrical interface">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>PCI Express Mini Card edge connectors provide multiple connections and buses:</p>
<ul>
<li>PCIe ×1</li>
<li><a href="/wiki/USB" title="USB">USB</a> 2.0</li>
<li><a href="/wiki/SMBus" title="SMBus" class="mw-redirect">SMBus</a></li>
<li>Wires to diagnostics LEDs for wireless network (i.e., <a href="/wiki/Wi-Fi" title="Wi-Fi">Wi-Fi</a>) status on computer's chassis</li>
<li><a href="/wiki/Subscriber_Identity_Module" title="Subscriber Identity Module" class="mw-redirect">SIM</a> card for <a href="/wiki/GSM" title="GSM">GSM</a> and <a href="/wiki/WCDMA" title="WCDMA" class="mw-redirect">WCDMA</a> applications. (UIM signals on spec)</li>
<li>Future extension for another PCIe lane</li>
<li>1.5 and 3.3 volt power</li>
</ul>
<h3><span class="mw-headline" id="Mini_PCI_Express_.26_mSATA">Mini PCI Express &amp; mSATA</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=12" title="Edit section: Mini PCI Express &amp; mSATA">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Despite sharing the mini-PCI Express form factor, an <a href="/wiki/MSATA" title="MSATA" class="mw-redirect">mSATA</a> slot is not necessarily electrically compatible with Mini PCI Express. For this reason, only certain notebooks are compatible with mSATA drives. Most compatible systems are based on Intel's Sandy Bridge processor architecture, using the Huron River platform. But for a mSATA/mini-PCI-E connector, the only prerequisite is that there is a switch which makes it either a mSATA or a mini-PCI-E slot and can be implemented on any platform.</p>
<p>Notebooks like Lenovo's T-Series, W-Series, and X-Series ThinkPads released in March–April 2011 have support for an mSATA SSD card in their WWAN card slot. The ThinkPad Edge E220s/E420s, and the Lenovo IdeaPad Y460/Y560 also support mSATA.<sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>11<span>]</span></a></sup></p>
<p>Some notebooks (notably the <a href="/wiki/Asus_Eee_PC" title="Asus Eee PC">Asus Eee PC</a>, the <a href="/wiki/Apple,_Inc." title="Apple, Inc." class="mw-redirect">Apple</a> <a href="/wiki/MacBook_Air" title="MacBook Air">MacBook Air</a>, and the Dell mini9 and mini10) use a variant of the PCI Express Mini Card as an <a href="/wiki/Solid-state_drive" title="Solid-state drive">SSD</a>. This variant uses the reserved and several non-reserved pins to implement SATA and IDE interface passthrough, keeping only USB, ground lines, and sometimes the core PCIe 1x bus intact.<sup id="cite_ref-EeePC_12-0" class="reference"><a href="#cite_note-EeePC-12"><span>[</span>12<span>]</span></a></sup> This makes the 'miniPCIe' flash and solid state drives sold for netbooks largely incompatible with true PCI Express Mini implementations.</p>
<p>Also, the typical Asus miniPCIe SSD is 71&#160;mm long, causing the Dell 51&#160;mm model to often be (incorrectly) referred to as half length. A true 51&#160;mm Mini PCIe SSD was announced in 2009, with two stacked PCB layers, which allows for higher storage capacity. The announced design preserves the PCIe interface, making it compatible with the standard mini PCIe slot. No working product has yet been developed.</p>
<p>Intel has numerous desktop boards with the PCIe ×1 Mini-Card slot which typically do not support mSATA SSD. A list of desktop boards that natively support mSATA in the PCIe ×1 Mini-Card slot (typically multiplexed with a SATA port) is provided on the Intel Support site.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13"><span>[</span>13<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="PCI_Express_External_Cabling"><span id="EXTERNAL-CABLING"></span>PCI Express External Cabling</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=13" title="Edit section: PCI Express External Cabling">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>PCI Express External Cabling</i> (also known as <i>External PCI Express</i>, <i>Cabled PCI Express</i>, or <i>ePCIe</i>) specifications were released by the <a href="/wiki/PCI-SIG" title="PCI-SIG">PCI-SIG</a> in February 2007.<sup id="cite_ref-pcie_cabling1.0_14-0" class="reference"><a href="#cite_note-pcie_cabling1.0-14"><span>[</span>14<span>]</span></a></sup><sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span>[</span>15<span>]</span></a></sup></p>
<p>Standard cables and connectors have been defined for ×1, ×4, ×8, and ×16 link widths, with a transfer rate of 250&#160;MB/s per lane. The PCI-SIG also expects the norm will evolve to reach 500&#160;MB/s, as in PCI Express 2.0. The maximum cable length remains undetermined. An example of the uses of Cabled PCI Express is a metal enclosure, containing a number of PCI slots and PCI-to-ePCIe adapter circuitry. This device would not be possible had it not been for the ePCIe spec.</p>
<h3><span class="mw-headline" id="Derivative_forms">Derivative forms</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=14" title="Edit section: Derivative forms">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There are several other expansion card types derived from PCIe. These include:</p>
<ul>
<li>Low-height card</li>
<li><a href="/wiki/ExpressCard" title="ExpressCard">ExpressCard</a>: successor to the <a href="/wiki/PC_Card" title="PC Card">PC Card</a> form factor (with ×1 PCIe and USB 2.0; hot-pluggable)</li>
<li>PCI Express ExpressModule: a hot-pluggable modular form factor defined for servers and workstations</li>
<li><a href="/wiki/XQD_card" title="XQD card">XQD card</a>: a PCI Express-based flash card standard by the <a href="/wiki/CompactFlash_Association" title="CompactFlash Association" class="mw-redirect">CompactFlash Association</a></li>
<li><a href="/w/index.php?title=Switched_Mezzanine_Card&amp;action=edit&amp;redlink=1" class="new" title="Switched Mezzanine Card (page does not exist)">XMC</a>: similar to the <a href="/w/index.php?title=Common_Mezzanine_Card&amp;action=edit&amp;redlink=1" class="new" title="Common Mezzanine Card (page does not exist)">CMC</a>/<a href="/wiki/PCI_Mezzanine_Card" title="PCI Mezzanine Card">PMC</a> form factor (VITA 42.3)</li>
<li><a href="/wiki/Advanced_Telecommunications_Computing_Architecture" title="Advanced Telecommunications Computing Architecture">AdvancedTCA</a>: a complement to <a href="/wiki/CompactPCI" title="CompactPCI">CompactPCI</a> for larger applications; supports serial based backplane topologies</li>
<li><a href="/wiki/Advanced_Mezzanine_Card" title="Advanced Mezzanine Card">AMC</a>: a complement to the <a href="/wiki/Advanced_Telecommunications_Computing_Architecture" title="Advanced Telecommunications Computing Architecture">AdvancedTCA</a> specification; supports processor and I/O modules on ATCA boards (×1, ×2, ×4 or ×8 PCIe).</li>
<li><a href="/wiki/FeaturePak" title="FeaturePak">FeaturePak</a>: a tiny expansion card format (43 × 65&#160;mm) for embedded and small form factor applications; it implements two ×1 PCIe links on a high-density connector along with USB, I2C, and up to 100 points of I/O.</li>
<li><a href="/w/index.php?title=Universal_IO&amp;action=edit&amp;redlink=1" class="new" title="Universal IO (page does not exist)">Universal IO</a>: A variant from <a href="/wiki/Supermicro" title="Supermicro">Super Micro Computer</a> Inc designed for use in low-profile rack-mounted chassis.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16"><span>[</span>16<span>]</span></a></sup> It has the connector bracket reversed so it cannot fit in a normal PCI Express socket, but it is pin-compatible and may be inserted if the bracket is removed.</li>
<li><a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a>: A variant from Intel that combines <a href="/wiki/DisplayPort" title="DisplayPort">DisplayPort</a> and PCIe protocols in a form factor compatible with <a href="/wiki/Mini_DisplayPort" title="Mini DisplayPort">Mini DisplayPort</a>.</li>
<li><a href="/wiki/Serial_Digital_Video_Out" title="Serial Digital Video Out">Serial Digital Video Out</a>: some <a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">9xx series Intel chipsets</a> allow for adding an additional output for the <a href="/wiki/Intel_GMA" title="Intel GMA">integrated video</a> into a PCIe slot (mostly dedicated and 16 lanes)</li>
<li><a href="/wiki/M.2" title="M.2">M.2</a> (formerly known as NGFF)</li>
<li><a href="/w/index.php?title=M-PCIe&amp;action=edit&amp;redlink=1" class="new" title="M-PCIe (page does not exist)">M-PCIe</a> brings PCIe 3.0 to mobile devices (such as tablets and smartphones), over the <a href="/wiki/M-PHY" title="M-PHY" class="mw-redirect">M-PHY</a> physical layer.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17"><span>[</span>17<span>]</span></a></sup><sup id="cite_ref-autogenerated1_18-0" class="reference"><a href="#cite_note-autogenerated1-18"><span>[</span>18<span>]</span></a></sup></li>
</ul>
<h2><span class="mw-headline" id="History_and_revisions">History and revisions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=15" title="Edit section: History and revisions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>While in early development, PCIe was initially referred to as <i>HSI</i> (for <i>High Speed Interconnect</i>), and underwent a name change to <i>3GIO</i> (for <i>3rd Generation I/O</i>) before finally settling on its <a href="/wiki/PCI-SIG" title="PCI-SIG">PCI-SIG</a> name <i>PCI Express</i>. A technical working group named the <i>Arapaho Work Group</i> (AWG) drew up the standard. For initial drafts, the AWG consisted only of Intel engineers; subsequently the AWG expanded to include industry partners.</p>
<p>PCIe is a technology under constant development and improvement. As of 2013<sup class="plainlinks noprint asof-tag update" style="display:none;"><a class="external text" href="//en.wikipedia.org/w/index.php?title=PCI_Express&amp;action=edit">[update]</a></sup> the PCI Express implementation has reached version 4.</p>
<h3><span class="mw-headline" id="PCI_Express_1.0a"><span id="1.0"></span><span id="1.0a"></span>PCI Express 1.0a</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=16" title="Edit section: PCI Express 1.0a">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 2003, PCI-SIG introduced PCIe 1.0a, with a per-lane data rate of 250&#160;MB/s and a <a href="/wiki/Transfer_(computing)" title="Transfer (computing)">transfer rate</a> of 2.5 gigatransfers per second (GT/s). Transfer rate is expressed in transfers per second instead of bits per second because the number of transfers includes the overhead bits, which do not provide additional throughput.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19"><span>[</span>19<span>]</span></a></sup></p>
<p>PCIe 1.x uses an <a href="/wiki/8b/10b_encoding" title="8b/10b encoding">8b/10b encoding</a> scheme that results in a 20 percent ((10−8)/10) overhead on the raw bit rate. It uses a 2.5&#160;GHz clock rate, therefore delivering an effective 250 000 000 bytes per second (250&#160;MB/s) maximum data rate.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span>[</span>20<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="PCI_Express_1.1"><span id="1.1"></span>PCI Express 1.1</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=17" title="Edit section: PCI Express 1.1">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 2005, PCI-SIG<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span>[</span>21<span>]</span></a></sup> introduced PCIe 1.1. This updated specification includes clarifications and several improvements, but is fully compatible with PCI Express 1.0a. No changes were made to the data rate.</p>
<h3><span class="mw-headline" id="PCI_Express_2.0"><span id="2.0"></span>PCI Express 2.0</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=18" title="Edit section: PCI Express 2.0">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/PCI-SIG" title="PCI-SIG">PCI-SIG</a> announced the availability of the PCI Express Base 2.0 specification on 15 January 2007.<sup id="cite_ref-PCIExpressPressRelease_22-0" class="reference"><a href="#cite_note-PCIExpressPressRelease-22"><span>[</span>22<span>]</span></a></sup> The PCIe 2.0 standard doubles the transfer rate compared with PCIe 1.0 to 5 GT/s and the per-lane throughput rises from 250 MB/s to 500 MB/s. This means a 32-lane PCIe connector (×32) can support throughput up to 16 GB/s aggregate.</p>
<p>PCIe 2.0 motherboard slots are fully backward compatible with PCIe v1.x cards. PCIe 2.0 cards are also generally backward compatible with PCIe 1.x motherboards, using the available bandwidth of PCI Express 1.1. Overall, graphic cards or motherboards designed for v2.0 will work with the other being v1.1 or v1.0a.</p>
<p>The PCI-SIG also said that PCIe 2.0 features improvements to the point-to-point data transfer protocol and its software architecture.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23"><span>[</span>23<span>]</span></a></sup></p>
<p><a href="/wiki/Intel_Corporation" title="Intel Corporation" class="mw-redirect">Intel</a>'s first PCIe 2.0 capable chipset was the <a href="/wiki/G35_(chipset)" title="G35 (chipset)" class="mw-redirect">X38</a> and boards began to ship from various vendors (<a href="/wiki/Universal_abit" title="Universal abit" class="mw-redirect">Abit</a>, <a href="/wiki/Asus" title="Asus">Asus</a>, <a href="/wiki/Gigabyte_Technology" title="Gigabyte Technology">Gigabyte</a>) as of October 21, 2007.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24"><span>[</span>24<span>]</span></a></sup> AMD started supporting PCIe 2.0 with its <a href="/wiki/AMD_700_chipset_series" title="AMD 700 chipset series">AMD 700 chipset series</a> and nVidia started with the <a href="/wiki/NForce_700" title="NForce 700">MCP72</a>.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25"><span>[</span>25<span>]</span></a></sup> All of Intel's prior chipsets, including the <a href="/wiki/Intel_P35" title="Intel P35">Intel P35</a> chipset, supported PCIe 1.1 or 1.0a.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26"><span>[</span>26<span>]</span></a></sup></p>
<p>Like 1.x, PCIe 2.0 uses an <a href="/wiki/8b/10b_encoding" title="8b/10b encoding">8b/10b encoding</a> scheme, therefore delivering, per-lane, an effective 4&#160;Gbit/s max transfer rate from its 5&#160;GT/s raw data rate.</p>
<h3><span class="mw-headline" id="PCI_Express_2.1"><span id="2.1"></span>PCI Express 2.1</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=19" title="Edit section: PCI Express 2.1">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>PCI Express 2.1 supports a large proportion of the management, support, and troubleshooting systems planned for full implementation in PCI Express 3.0. However, the speed is the same as PCI Express 2.0. Unfortunately, the increase in power from the slot breaks backward compatibility between PCI Express 2.1 cards and some older motherboards with 1.0/1.0a, but most motherboards with PCI Express 1.1 connectors are provided with a BIOS update by their manufacturers through utilities to support backward compatibility of cards with PCIe 2.1.</p>
<h3><span class="mw-headline" id="PCI_Express_3.x"><span id="3.0"></span><span id="3.1"></span>PCI Express 3.x</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=20" title="Edit section: PCI Express 3.x">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>PCI Express 3.0 Base specification revision 3.0 was made available in November 2010, after multiple delays. In August 2007, PCI-SIG announced that PCI Express 3.0 would carry a bit rate of 8 <a href="/wiki/Gigatransfer" title="Gigatransfer" class="mw-redirect">gigatransfers</a> per second (GT/s), and that it would be backward compatible with existing PCIe implementations. At that time, it was also announced that the final specification for PCI Express 3.0 would be delayed until 2011.<sup id="cite_ref-27" class="reference"><a href="#cite_note-27"><span>[</span>27<span>]</span></a></sup> New features for the PCIe 3.0 specification include a number of optimizations for enhanced signaling and data integrity, including transmitter and receiver equalization, <a href="/wiki/Phase-locked_loop" title="Phase-locked loop">PLL</a> improvements, clock data recovery, and channel enhancements for currently supported topologies.<sup id="cite_ref-extrmetech_28-0" class="reference"><a href="#cite_note-extrmetech-28"><span>[</span>28<span>]</span></a></sup></p>
<p>Following a six-month technical analysis of the feasibility of scaling the PCIe interconnect bandwidth, PCI-SIG's analysis found that 8 gigatransfers per second can be manufactured in mainstream silicon process technology, and can be deployed with existing low-cost materials and infrastructure, while maintaining full compatibility (with negligible impact) to the PCIe protocol stack.</p>
<p>PCIe 3.0 upgrades the <a href="/wiki/Encoding_scheme" title="Encoding scheme" class="mw-redirect">encoding scheme</a> to 128b/130b from the previous <a href="/wiki/8b/10b_encoding" title="8b/10b encoding">8b/10b encoding</a>, reducing the overhead to approximately 1.54% ((130–128)/130), as opposed to the 20% overhead of PCIe 2.0. This is achieved by a technique called "scrambling" that applies a known binary polynomial to a data stream in a feedback topology. Because the scrambling polynomial is known, the data can be recovered by running it through a feedback topology using the inverse polynomial.<sup id="cite_ref-faq3_29-0" class="reference"><a href="#cite_note-faq3-29"><span>[</span>29<span>]</span></a></sup> PCIe 3.0's 8&#160;GT/s bit rate effectively delivers 985&#160;MB/s per lane, practically doubling the lane bandwidth relative to PCIe 2.0.</p>
<p>On November 18, 2010, the PCI Special Interest Group officially published the finalized PCI Express 3.0 specification to its members to build devices based on this new version of PCI Express.<sup id="cite_ref-30" class="reference"><a href="#cite_note-30"><span>[</span>30<span>]</span></a></sup></p>
<p>PCI Express 3.1 is scheduled to be released in late 2013 or early 2014, making various tweaks to the published standard.<sup id="cite_ref-autogenerated1_18-1" class="reference"><a href="#cite_note-autogenerated1-18"><span>[</span>18<span>]</span></a></sup><sup id="cite_ref-31" class="reference"><a href="#cite_note-31"><span>[</span>31<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="PCI_Express_4.0"><span id="4.0"></span>PCI Express 4.0</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=21" title="Edit section: PCI Express 4.0">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>On November 29, 2011, PCI-SIG announced PCI Express 4.0 featuring 16 GT/s, still based on copper technology. Additionally, active and idle power optimizations are to be investigated. Final specifications are expected to be released in 2014 or 2015.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32"><span>[</span>32<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Extensions_and_future_directions">Extensions and future directions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=22" title="Edit section: Extensions and future directions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Some vendors offer PCIe over fiber products,<sup id="cite_ref-PCIeFiber_33-0" class="reference"><a href="#cite_note-PCIeFiber-33"><span>[</span>33<span>]</span></a></sup><sup id="cite_ref-adnacoPCIe_34-0" class="reference"><a href="#cite_note-adnacoPCIe-34"><span>[</span>34<span>]</span></a></sup> but these generally find use only in specific cases where transparent PCIe bridging is preferable to using a more mainstream standard (such as <a href="/wiki/InfiniBand" title="InfiniBand">InfiniBand</a> or <a href="/wiki/Ethernet" title="Ethernet">Ethernet</a>) that may require additional software to support it; current implementations focus on distance rather than raw bandwidth and typically do not implement a full ×16 link.</p>
<p><a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a> was developed by <a href="/wiki/Intel" title="Intel">Intel</a> as a general-purpose high speed interface combining a ×4 PCIe link with <a href="/wiki/DisplayPort" title="DisplayPort">DisplayPort</a> and was originally intended to be an all-fiber interface, but due to early difficulties in creating a consumer-friendly fiber interconnect, most early implementations are hybrid copper-fiber systems. A notable exception, the <a href="/wiki/Sony_Vaio_Z_series" title="Sony Vaio Z series">Sony VAIO Z</a> VPC-Z2, uses a nonstandard USB port with an optical component to connect to an outboard PCIe display adapter. <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a> has been the primary driver of Thunderbolt adoption through 2011, though several other vendors<sup id="cite_ref-35" class="reference"><a href="#cite_note-35"><span>[</span>35<span>]</span></a></sup> have announced new products and systems featuring Thunderbolt.</p>
<p>A proposed extension called <a href="/w/index.php?title=OCuLink&amp;action=edit&amp;redlink=1" class="new" title="OCuLink (page does not exist)">OCuLink</a> was reported in the press in September 2013; it is "the cable version of PCI Express", but despite what its name might suggest it is intended to be copper-based, and up to four lanes wide. Its target launch date is mid-2014.<sup id="cite_ref-autogenerated1_18-2" class="reference"><a href="#cite_note-autogenerated1-18"><span>[</span>18<span>]</span></a></sup></p>
<h2><span class="mw-headline" id="Hardware_protocol_summary">Hardware protocol summary</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=23" title="Edit section: Hardware protocol summary">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The PCIe link is built around dedicated unidirectional couples of serial (1-bit), point-to-point connections known as <i>lanes</i>. This is in sharp contrast to the earlier PCI connection, which is a bus-based system where all the devices share the same bidirectional, 32-bit or 64-bit parallel bus.</p>
<p>PCI Express is a <a href="/wiki/Layered_protocol" title="Layered protocol" class="mw-redirect">layered protocol</a>, consisting of a <i><a href="#Transaction_layer">transaction layer</a></i>, a <i><a href="#Data_link_layer">data link layer</a></i>, and a <i><a href="#Physical_layer">physical layer</a></i>. The Data Link Layer is subdivided to include a <a href="/wiki/Media_access_control" title="Media access control">media access control</a> (MAC) sublayer. The Physical Layer is subdivided into logical and electrical sublayers. The Physical logical-sublayer contains a physical coding sublayer (PCS). The terms are borrowed from the <a href="/wiki/IEEE_802" title="IEEE 802">IEEE 802</a> networking protocol model.</p>
<h3><span class="mw-headline" id="Physical_layer">Physical layer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=24" title="Edit section: Physical layer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PCIe Physical Layer (<b>PHY</b>, PCIEPHY, PCI Express PHY, or PCIe PHY) specification is divided into two sub-layers, corresponding to electrical and logical specifications. The logical sublayer is sometimes further divided into a MAC sublayer and a PCS, although this division is not formally part of the PCIe specification. A specification published by Intel, the PHY Interface for PCI Express (PIPE),<sup id="cite_ref-pipe_spec_36-0" class="reference"><a href="#cite_note-pipe_spec-36"><span>[</span>36<span>]</span></a></sup> defines the MAC/PCS functional partitioning and the interface between these two sub-layers. The PIPE specification also identifies the <i>physical media attachment</i> (PMA) layer, which includes the <a href="/wiki/SerDes" title="SerDes">serializer/deserializer (SerDes)</a> and other analog circuitry; however, since SerDes implementations vary greatly among <a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> vendors, PIPE does not specify an interface between the PCS and PMA.</p>
<p>At the electrical level, each lane consists of two unidirectional <a href="/wiki/Low-voltage_differential_signaling" title="Low-voltage differential signaling">LVDS</a> or <a href="/wiki/Current-mode_logic" title="Current-mode logic">PCML</a> pairs at 2.525&#160;<a href="/wiki/Gigabit" title="Gigabit">Gbit</a>/s. Transmit and receive are separate <a href="/wiki/Differential_pair" title="Differential pair" class="mw-redirect">differential pairs</a>, for a total of four data wires per lane.</p>
<table class="wikitable" style="float: right; margin-left: 1.5em; margin-right: 0; margin-top: 0;">
<caption>Cards pins and lengths</caption>
<tr>
<th rowspan="2">Lanes</th>
<th colspan="2">Pins</th>
<th colspan="2">Length</th>
</tr>
<tr>
<th>Total</th>
<th>Variable</th>
<th>Total</th>
<th>Variable</th>
</tr>
<tr>
<td>×1</td>
<td>2×18 = 36<sup id="cite_ref-37" class="reference"><a href="#cite_note-37"><span>[</span>37<span>]</span></a></sup></td>
<td>2×7 = 14</td>
<td>25&#160;mm</td>
<td>7.65&#160;mm</td>
</tr>
<tr>
<td>×4</td>
<td>2×32 = 64</td>
<td>2×21 = 42</td>
<td>39&#160;mm</td>
<td>21.65&#160;mm</td>
</tr>
<tr>
<td>×8</td>
<td>2×49 = 98</td>
<td>2×38 = 76</td>
<td>56&#160;mm</td>
<td>38.65&#160;mm</td>
</tr>
<tr>
<td>×16</td>
<td>2×82 = 164</td>
<td>2×71 = 142</td>
<td>89&#160;mm</td>
<td>71.65&#160;mm</td>
</tr>
</table>
<p>A connection between any two PCIe devices is known as a <i>link</i>, and is built up from a collection of one or more <i>lanes</i>. All devices must minimally support single-lane (×1) link. Devices may optionally support wider links composed of 2, 4, 8, 12, 16, or 32 lanes. This allows for very good compatibility in two ways:</p>
<ul>
<li>A PCIe card physically fits (and works correctly) in any slot that is at least as large as it is (e.g., an ×1 sized card will work in any sized slot);</li>
<li>A slot of a large physical size (e.g., ×16) can be wired electrically with fewer lanes (e.g., ×1, ×4, ×8, or ×12) as long as it provides the ground connections required by the larger physical slot size.</li>
</ul>
<p>In both cases, PCIe negotiates the highest mutually supported number of lanes. Many graphics cards, motherboards and <a href="/wiki/BIOS" title="BIOS">BIOS</a> versions are verified to support ×1, ×4, ×8 and ×16 connectivity on the same connection.</p>
<p>Even though the two would be signal-compatible, it is not usually possible to place a physically larger PCIe card (e.g., a ×16 sized card) into a smaller slot&#160;–  though if the PCIe slots are altered or a riser is used most motherboards will allow this. Typically the technique is used for displaying to multiple monitors in a simulator configuration.</p>
<p>The width of a PCIe connector is 8.8&#160;mm, while the height is 11.25&#160;mm, and the length is variable. The fixed section of the connector is 11.65&#160;mm in length and contains two rows of 11 (22 pins total), while the length of the other section is variable depending on the number of lanes. The pins are spaced at 1&#160;mm intervals, and the thickness of the card going into the connector is 1.8&#160;mm.<sup id="cite_ref-pcie_schematics1_38-0" class="reference"><a href="#cite_note-pcie_schematics1-38"><span>[</span>38<span>]</span></a></sup><sup id="cite_ref-pcie_schematics2_39-0" class="reference"><a href="#cite_note-pcie_schematics2-39"><span>[</span>39<span>]</span></a></sup></p>
<h4><span class="mw-headline" id="Data_transmission">Data transmission</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=25" title="Edit section: Data transmission">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>PCIe sends all control messages, including interrupts, over the same links used for data. The serial protocol can never be blocked, so latency is still comparable to conventional PCI, which has dedicated interrupt lines.</p>
<p>Data transmitted on multiple-lane links is interleaved, meaning that each successive byte is sent down successive lanes. The PCIe specification refers to this interleaving as <i>data striping</i>. While requiring significant hardware complexity to synchronize (or <a href="/wiki/Clock_skew" title="Clock skew">deskew</a>) the incoming striped data, striping can significantly reduce the latency of the <i>n</i><sup>th</sup> byte on a link. Due to padding requirements, striping may not necessarily reduce the latency of small data packets on a link.</p>
<p>As with other high data rate serial transmission protocols, the clock is <a href="/wiki/Self-clocking_signal" title="Self-clocking signal">embedded</a> in the signal. At the physical level, PCI Express 2.0 utilizes the <a href="/wiki/8b/10b_encoding" title="8b/10b encoding">8b/10b encoding</a> scheme<sup id="cite_ref-faq3_29-1" class="reference"><a href="#cite_note-faq3-29"><span>[</span>29<span>]</span></a></sup> to ensure that strings of consecutive ones or consecutive zeros are limited in length. This coding was used to prevent the receiver from losing track of where the bit edges are. In this coding scheme every eight (uncoded) payload bits of data are replaced with 10 (encoded) bits of transmit data, causing a 20% overhead in the electrical bandwidth. To improve the available bandwidth, PCI Express version 3.0 employs 128b/130b encoding instead: similar but with much lower overhead.</p>
<p>Many other protocols (such as <a href="/wiki/SONET" title="SONET" class="mw-redirect">SONET</a>) use a different form of encoding known as <i><a href="/wiki/Scrambler_(randomizer)" title="Scrambler (randomizer)" class="mw-redirect">scrambling</a></i> to embed clock information into data streams. The PCIe specification also defines a scrambling algorithm, but it is used to reduce <a href="/wiki/Radio_frequency_interference" title="Radio frequency interference" class="mw-redirect">electromagnetic interference</a> (EMI) by preventing repeating data patterns in the transmitted data stream.</p>
<h3><span class="mw-headline" id="Data_link_layer">Data link layer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=26" title="Edit section: Data link layer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Data Link Layer performs three vital services for the PCIe express link:</p>
<ol>
<li>sequence the transaction layer packets (TLPs) that are generated by the transaction layer,</li>
<li>ensure reliable delivery of TLPs between two endpoints via an acknowledgement protocol (<a href="/wiki/Acknowledge_character" title="Acknowledge character">ACK</a> and <a href="/wiki/Negative-acknowledge_character" title="Negative-acknowledge character">NAK</a> signaling) that explicitly requires replay of unacknowledged/bad TLPs,</li>
<li>initialize and manage flow control credits</li>
</ol>
<p>On the transmit side, the data link layer generates an incrementing sequence number for each outgoing TLP. It serves as a unique identification tag for each transmitted TLP, and is inserted into the header of the outgoing TLP. A 32-bit <a href="/wiki/Cyclic_redundancy_check" title="Cyclic redundancy check">cyclic redundancy check</a> code (known in this context as Link CRC or LCRC) is also appended to the end of each outgoing TLP.</p>
<p>On the receive side, the received TLP's LCRC and sequence number are both validated in the link layer. If either the LCRC check fails (indicating a data error), or the sequence-number is out of range (non-consecutive from the last valid received TLP), then the bad TLP, as well as any TLPs received after the bad TLP, are considered invalid and discarded. The receiver sends a negative acknowledgement message (NAK) with the sequence-number of the invalid TLP, requesting re-transmission of all TLPs forward of that sequence-number. If the received TLP passes the LCRC check and has the correct sequence number, it is treated as valid. The link receiver increments the sequence-number (which tracks the last received good TLP), and forwards the valid TLP to the receiver's transaction layer. An ACK message is sent to remote transmitter, indicating the TLP was successfully received (and by extension, all TLPs with past sequence-numbers.)</p>
<p>If the transmitter receives a NAK message, or no acknowledgement (NAK or ACK) is received until a timeout period expires, the transmitter must retransmit all TLPs that lack a positive acknowledgement (ACK). Barring a persistent malfunction of the device or transmission medium, the link-layer presents a reliable connection to the transaction layer, since the transmission protocol ensures delivery of TLPs over an unreliable medium.</p>
<p>In addition to sending and receiving TLPs generated by the transaction layer, the data-link layer also generates and consumes DLLPs, data link layer packets. ACK and NAK signals are communicated via DLLPs, as are flow control credit information, some power management messages and flow control credit information (on behalf of the transaction layer).</p>
<p>In practice, the number of in-flight, unacknowledged TLPs on the link is limited by two factors: the size of the transmitter's replay buffer (which must store a copy of all transmitted TLPs until the remote receiver ACKs them), and the flow control credits issued by the receiver to a transmitter. PCI Express requires all receivers to issue a minimum number of credits, to guarantee a link allows sending PCIConfig TLPs and message TLPs.</p>
<h3><span class="mw-headline" id="Transaction_layer">Transaction layer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=27" title="Edit section: Transaction layer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>PCI Express implements split transactions (transactions with request and response separated by time), allowing the link to carry other traffic while the target device gathers data for the response.</p>
<p>PCI Express uses credit-based flow control. In this scheme, a device advertises an initial amount of credit for each received buffer in its transaction layer. The device at the opposite end of the link, when sending transactions to this device, counts the number of credits each TLP consumes from its account. The sending device may only transmit a TLP when doing so does not make its consumed credit count exceed its credit limit. When the receiving device finishes processing the TLP from its buffer, it signals a return of credits to the sending device, which increases the credit limit by the restored amount. The credit counters are modular counters, and the comparison of consumed credits to credit limit requires <a href="/wiki/Modular_arithmetic" title="Modular arithmetic">modular arithmetic</a>. The advantage of this scheme (compared to other methods such as wait states or handshake-based transfer protocols) is that the latency of credit return does not affect performance, provided that the credit limit is not encountered. This assumption is generally met if each device is designed with adequate buffer sizes.</p>
<p>PCIe 1.x is often quoted to support a data rate of 250&#160;MB/s in each direction, per lane. This figure is a calculation from the physical signaling rate (2.5&#160;<a href="/wiki/Baud" title="Baud">Gbaud</a>) divided by the encoding overhead (10 bits per byte.) This means a sixteen lane (×16) PCIe card would then be theoretically capable of 16×250&#160;MB/s = 4&#160;GB/s in each direction. While this is correct in terms of data bytes, more meaningful calculations are based on the usable data payload rate, which depends on the profile of the traffic, which is a function of the high-level (software) application and intermediate protocol levels.</p>
<p>Like other high data rate serial interconnect systems, PCIe has a protocol and processing overhead due to the additional transfer robustness (CRC and acknowledgements). Long continuous unidirectional transfers (such as those typical in high-performance storage controllers) can approach &gt;95% of PCIe's raw (lane) data rate. These transfers also benefit the most from increased number of lanes (×2, ×4, etc.) But in more typical applications (such as a <a href="/wiki/Universal_Serial_Bus" title="Universal Serial Bus" class="mw-redirect">USB</a> or <a href="/wiki/Ethernet" title="Ethernet">Ethernet</a> controller), the traffic profile is characterized as short data packets with frequent enforced acknowledgements.<sup id="cite_ref-traffic_profile_40-0" class="reference"><a href="#cite_note-traffic_profile-40"><span>[</span>40<span>]</span></a></sup> This type of traffic reduces the efficiency of the link, due to overhead from packet parsing and forced interrupts (either in the device's host interface or the PC's CPU). Being a protocol for devices connected to the same <a href="/wiki/Printed_circuit_board" title="Printed circuit board">printed circuit board</a>, it does not require the same tolerance for transmission errors as a protocol for communication over longer distances, and thus, this loss of efficiency is not particular to PCIe.</p>
<h2><span class="mw-headline" id="Applications">Applications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=28" title="Edit section: Applications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b7/ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg/220px-ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b7/ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg/330px-ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b7/ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg/440px-ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:ASUS_GTX-650_Ti_TOP_Cu-II_PCI_Express_3.0_x16_graphics_card.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/Asus" title="Asus">Asus</a> Nvidia GeForce GTX 650 Ti, a PCI Express 3.0 ×16 graphics card</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:An_Intel_82574L_Gigabit_Ethernet_NIC,_PCI_Express_x1_card.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/24/An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg/220px-An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/24/An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg/330px-An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/24/An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg/440px-An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:An_Intel_82574L_Gigabit_Ethernet_NIC,_PCI_Express_x1_card.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
<a href="/wiki/Intel" title="Intel">Intel</a> 82574L Gigabit Ethernet <a href="/wiki/Network_interface_controller" title="Network interface controller">NIC</a>, a PCI Express ×1 card</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:SATA_6_Gbit-s_controller,_in_form_of_a_PCI_Express_card.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/3/3d/SATA_6_Gbit-s_controller%2C_in_form_of_a_PCI_Express_card.jpg/220px-SATA_6_Gbit-s_controller%2C_in_form_of_a_PCI_Express_card.jpg" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/3d/SATA_6_Gbit-s_controller%2C_in_form_of_a_PCI_Express_card.jpg/330px-SATA_6_Gbit-s_controller%2C_in_form_of_a_PCI_Express_card.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/3d/SATA_6_Gbit-s_controller%2C_in_form_of_a_PCI_Express_card.jpg/440px-SATA_6_Gbit-s_controller%2C_in_form_of_a_PCI_Express_card.jpg 2x" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:SATA_6_Gbit-s_controller,_in_form_of_a_PCI_Express_card.jpg" class="internal" title="Enlarge"><img src="//bits.wikimedia.org/static-1.23wmf18/skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
SATA 6 Gbit/s controller (<a href="/wiki/Marvell_Technology_Group" title="Marvell Technology Group">Marvell</a> chipset), a PCI Express ×1 card</div>
</div>
</div>
<p>PCI Express operates in consumer, server, and industrial applications, as a motherboard-level interconnect (to link motherboard-mounted peripherals), a passive backplane interconnect and as an <a href="/wiki/Expansion_card" title="Expansion card">expansion card</a> interface for add-in boards.</p>
<p>In virtually all modern (as of 2012<sup class="plainlinks noprint asof-tag update" style="display:none;"><a class="external text" href="//en.wikipedia.org/w/index.php?title=PCI_Express&amp;action=edit">[update]</a></sup>) PCs, from consumer laptops and desktops to enterprise data servers, the PCIe bus serves as the primary motherboard-level interconnect, connecting the host system-processor with both integrated-peripherals (surface-mounted ICs) and add-on peripherals (expansion cards). In most of these systems, the PCIe bus co-exists with one or more legacy PCI buses, for backward compatibility with the large body of legacy PCI peripherals.</p>
<p>As of 2013<sup class="plainlinks noprint asof-tag update" style="display:none;"><a class="external text" href="//en.wikipedia.org/w/index.php?title=PCI_Express&amp;action=edit">[update]</a></sup> PCI Express has replaced <a href="/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a> as the default interface for graphics cards on new systems. Almost all models of <a href="/wiki/Graphics_card" title="Graphics card" class="mw-redirect">graphics cards</a> released since 2010 by <a href="/wiki/AMD_Graphics" title="AMD Graphics" class="mw-redirect">AMD</a> (ATI) and <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> use PCI Express. Nvidia uses the high-bandwidth data transfer of PCIe for its <a href="/wiki/Scalable_Link_Interface" title="Scalable Link Interface">Scalable Link Interface</a> (SLI) technology, which allows multiple graphics cards of the same chipset and model number to run in tandem, allowing increased performance. AMD has also developed a multi-GPU system based on PCIe called <a href="/wiki/ATI_CrossFire" title="ATI CrossFire" class="mw-redirect">CrossFire</a>. AMD and Nvidia have released motherboard chipsets that support as many as four PCIe ×16 slots, allowing tri-GPU and quad-GPU card configurations.</p>
<h3><span class="mw-headline" id="External_GPUs">External GPUs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=29" title="Edit section: External GPUs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Theoretically, external PCIe could give a notebook the graphics power of a desktop, by connecting a notebook with any PCIe desktop video card (enclosed in its own external housing, with strong power supply and cooling); possible with an ExpressCard interface or a <a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a> interface. The ExpressCard interface provides <a href="/wiki/Bit_rate" title="Bit rate">bit rates</a> of 5&#160;Gbit/s (0.5&#160;GB/s throughput), whereas the Thunderbolt interface provides bit rates of up to 10&#160;Gbit/s (1&#160;GB/s throughput).</p>
<p>There are now card hubs that can connect to a laptop through an ExpressCard slot, though they are currently rare, obscure, or unavailable on the open market. These hubs can accept full-sized cards. Examples include MSI GUS,<sup id="cite_ref-41" class="reference"><a href="#cite_note-41"><span>[</span>41<span>]</span></a></sup> Village Instrument's ViDock,<sup id="cite_ref-42" class="reference"><a href="#cite_note-42"><span>[</span>42<span>]</span></a></sup> the Asus <a href="/wiki/XG_Station" title="XG Station">XG Station</a>, Bplus PE4H V3.2 adapter,<sup id="cite_ref-43" class="reference"><a href="#cite_note-43"><span>[</span>43<span>]</span></a></sup> as well as more improvised DIY devices.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44"><span>[</span>44<span>]</span></a></sup></p>
<p>In 2008, AMD announced the <a href="/wiki/ATI_XGP" title="ATI XGP">ATI XGP</a> technology, based on a proprietary cabling system that is compatible with PCIe ×8 signal transmissions.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45"><span>[</span>45<span>]</span></a></sup> This connector is available on the Fujitsu Amilo and the Acer Ferrari One notebooks. Fujitsu launched their AMILO GraphicBooster enclosure for XGP soon thereafter.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46"><span>[</span>46<span>]</span></a></sup> Around 2010 Acer launched the Dynavivid graphics dock for XGP.<sup id="cite_ref-47" class="reference"><a href="#cite_note-47"><span>[</span>47<span>]</span></a></sup></p>
<p>Thunderbolt has given opportunity to new and faster products to connect with a PCIe card externally. Magma has released the ExpressBox 3T, which can hold up to three PCIe cards (two at 8× and one at 4×).<sup id="cite_ref-48" class="reference"><a href="#cite_note-48"><span>[</span>48<span>]</span></a></sup> MSI also released the Thunderbolt GUS II, a PCIe chassis dedicated for video cards.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49"><span>[</span>49<span>]</span></a></sup> Other products such as the Sonnet’s Echo Express<sup id="cite_ref-50" class="reference"><a href="#cite_note-50"><span>[</span>50<span>]</span></a></sup> and mLogic’s mLink are Thunderbolt PCIe chassis in a smaller form factor.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51"><span>[</span>51<span>]</span></a></sup> However, all these products require the use of a Thunderbolt port (i.e. <a href="/wiki/List_of_Thunderbolt-compatible_devices" title="List of Thunderbolt-compatible devices">Thunderbolt devices</a>), making them incompatible with the vast majority of computers.</p>
<p>For the professional market, <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> has developed the <a href="/wiki/Nvidia_Quadro_Plex" title="Nvidia Quadro Plex">Quadro Plex</a> external PCIe family of <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPUs</a> that can be used for advanced graphic applications. These video cards require a PCI Express ×8 or ×16 slot for the host-side card which connects to the Plex via a <a href="/wiki/VHDCI" title="VHDCI" class="mw-redirect">VHDCI</a> carrying 8 PCIe lanes.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52"><span>[</span>52<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Storage_devices">Storage devices</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=30" title="Edit section: Storage devices">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="rellink boilerplate seealso">See also: <a href="/wiki/SATA_Express" title="SATA Express">SATA Express</a>&#160;and <a href="/wiki/NVM_Express" title="NVM Express">NVM Express</a></div>
<p>PCI Express protocol can be used as data interface to <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> devices, such as <a href="/wiki/Memory_card" title="Memory card">memory cards</a> and <a href="/wiki/Solid-state_drive" title="Solid-state drive">solid-state drives</a> (SSDs). <a href="/wiki/SATA_Express" title="SATA Express">SATA Express</a> defines an interface for connecting SSDs, by providing multiple PCI Express lanes as a pure PCI Express connection to the storage device. <a href="/wiki/XQD_card" title="XQD card">XQD card</a> is a memory card format utilizing PCI Express, developed by the CompactFlash Association, SATA Express<sup id="cite_ref-53" class="reference"><a href="#cite_note-53"><span>[</span>53<span>]</span></a></sup> and <a href="/wiki/SCSI_Express" title="SCSI Express" class="mw-redirect">SCSI Express</a>.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54"><span>[</span>54<span>]</span></a></sup></p>
<p>Many high-performance, enterprise-class SSDs are designed as PCI Express <a href="/wiki/RAID_controller" title="RAID controller" class="mw-redirect">RAID controller</a> cards with flash memory chips placed directly on the circuit board, utilizing proprietary interfaces to communicate with the operating system; this allows much higher transfer rates (over 1 Gbyte/s) and IOPS (over one million I/O operations per second) comparing to Serial ATA or <a href="/wiki/Serial_attached_SCSI" title="Serial attached SCSI">SAS</a> drives.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55"><span>[</span>55<span>]</span></a></sup><sup id="cite_ref-56" class="reference"><a href="#cite_note-56"><span>[</span>56<span>]</span></a></sup></p>
<p>OCZ and Marvell co-developed the native PCIe solid-state drive controller Kilimanjaro that is utilized in OCZ's Z-Drive 5. The Z-Drive 5 is designed for a PCIe 3.0 ×16 slot and when the highest capacity (12&#160;TB) version is installed in such a slot it can run up to 7.2 gigabytes per second sequential transfers, and up to 2.52 million IOPS in random transfers.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57"><span>[</span>57<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Cluster_interconnect">Cluster interconnect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=31" title="Edit section: Cluster interconnect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Certain <a href="/wiki/Data-center" title="Data-center" class="mw-redirect">data-center</a> applications (such as large <a href="/wiki/Computer_cluster" title="Computer cluster">computer clusters</a>) require the use of fiber-optic interconnects due to the distance limitations inherent in copper cabling. Typically, a network-oriented standard such as Ethernet or <a href="/wiki/Fibre_Channel" title="Fibre Channel">Fibre Channel</a> suffices for these applications, but in some cases the overhead introduced by <a href="/wiki/Routing" title="Routing">routable</a> protocols is undesirable and a lower-level interconnect, such as <a href="/wiki/InfiniBand" title="InfiniBand">InfiniBand</a>, <a href="/wiki/RapidIO" title="RapidIO">RapidIO</a>, or <a href="/wiki/NUMAlink" title="NUMAlink">NUMAlink</a> is needed. Local-bus standards such as PCIe and <a href="/wiki/HyperTransport" title="HyperTransport">HyperTransport</a> can in principle be used for this purpose,<sup id="cite_ref-58" class="reference"><a href="#cite_note-58"><span>[</span>58<span>]</span></a></sup> but as of 2012<sup class="plainlinks noprint asof-tag update" style="display:none;"><a class="external text" href="//en.wikipedia.org/w/index.php?title=PCI_Express&amp;action=edit">[update]</a></sup> no major vendors offer systems in this vein.</p>
<h2><span class="mw-headline" id="Competing_protocols">Competing protocols</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=32" title="Edit section: Competing protocols">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Several communications standards have emerged based on high bandwidth serial architectures. These include <a href="/wiki/InfiniBand" title="InfiniBand">InfiniBand</a>, <a href="/wiki/RapidIO" title="RapidIO">RapidIO</a>, <a href="/wiki/HyperTransport" title="HyperTransport">HyperTransport</a>, <a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a>, <a href="/w/index.php?title=StarFabric&amp;action=edit&amp;redlink=1" class="new" title="StarFabric (page does not exist)">StarFabric</a>, and <a href="/wiki/Mobile_Industry_Processor_Interface" title="Mobile Industry Processor Interface">MIPI</a> LLI. The differences are based on the tradeoffs between flexibility and extensibility vs latency and overhead. An example of such a tradeoff is adding complex header information to a transmitted packet to allow for complex routing (PCI Express is not capable of this). The additional overhead reduces the effective bandwidth of the interface and complicates bus discovery and initialization software. Also making the system hot-pluggable requires that software track network topology changes. Examples of buses suited for this purpose are InfiniBand and StarFabric.</p>
<p>Another example is making the packets shorter to decrease latency (as is required if a bus must operate as a memory interface). Smaller packets mean packet headers consume a higher percentage of the packet, thus decreasing the effective bandwidth. Examples of bus protocols designed for this purpose are RapidIO and HyperTransport.</p>
<p>PCI Express falls somewhere in the middle, targeted by design as a system interconnect (<a href="/wiki/Local_bus" title="Local bus">local bus</a>) rather than a device interconnect or routed network protocol. Additionally, its design goal of software transparency constrains the protocol and raises its latency somewhat.</p>
<h2><span class="mw-headline" id="Development_tools">Development tools</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=33" title="Edit section: Development tools">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>When developing or troubleshooting the PCI Express bus, examination of hardware signals can be very important to find the problems. <a href="/wiki/Oscilloscopes" title="Oscilloscopes" class="mw-redirect">Oscilloscopes</a>, <a href="/wiki/Logic_analyzers" title="Logic analyzers" class="mw-redirect">logic analyzers</a> and <a href="/wiki/Bus_analyzer" title="Bus analyzer">bus analyzers</a> are tools that collect, analyze, decode, store signals so people can view the high-speed waveforms at their leisure.</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=34" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="noprint tright portal" style="border:solid #aaa 1px;margin:0.5em 0 0.5em 1em;">
<table style="background:#f9f9f9;font-size:85%;line-height:110%;max-width:175px;">
<tr valign="middle">
<td style="text-align:center;"><a href="/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="Portal icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" width="28" height="28" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" /></a></td>
<td style="padding:0 0.2em;vertical-align:middle;font-style:italic;font-weight:bold;"><a href="/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></td>
</tr>
</table>
</div>
<div class="div-col columns column-width" style="-moz-column-width: 22em; -webkit-column-width: 22em; column-width: 22em;">
<ul>
<li><a href="/wiki/PCI_configuration_space" title="PCI configuration space">PCI configuration space</a></li>
<li><a href="/wiki/Conventional_PCI" title="Conventional PCI">Conventional PCI</a></li>
<li><a href="/wiki/PCI-X" title="PCI-X">PCI-X</a></li>
<li><a href="/wiki/Root_complex" title="Root complex">Root complex</a></li>
<li><a href="/wiki/Serial_Digital_Video_Out" title="Serial Digital Video Out">Serial Digital Video Out</a> for ADD2 DVI adapter cards</li>
<li><a href="/wiki/Active_State_Power_Management" title="Active State Power Management">Active State Power Management</a> (ASPM)</li>
<li><a href="/wiki/List_of_device_bit_rates#Main_buses" title="List of device bit rates">List of device bit rates</a></li>
</ul>
</div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=35" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><span class="citation web">Zhang, Yanmin; Nguyen, T Long (June 2007). <a rel="nofollow" class="external text" href="http://ols.fedoraproject.org/OLS/Reprints-2007/zhang-Reprint.pdf">"Enable PCI Express Advanced Error Reporting in the Kernel"</a> (PDF). <i>Proceedings of the Linux Symposium</i>. Fedora project.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=Enable+PCI+Express+Advanced+Error+Reporting+in+the+Kernel&amp;rft.aufirst=Yanmin&amp;rft.aulast=Zhang&amp;rft.au=Nguyen%2C+T+Long&amp;rft.au=Zhang%2C+Yanmin&amp;rft.date=June+2007&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fols.fedoraproject.org%2FOLS%2FReprints-2007%2Fzhang-Reprint.pdf&amp;rft.jtitle=Proceedings+of+the+Linux+Symposium&amp;rft.pub=Fedora+project&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.mindshare.com/learn/?section=132B11E3">"PCI Express 2.0 (Training)"</a>. Mind Share<span class="reference-accessdate">. Retrieved 2009-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+2.0+%28Training%29&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.mindshare.com%2Flearn%2F%3Fsection%3D132B11E3&amp;rft.pub=Mind+Share&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pcisig.com/specifications/pciexpress/base3/">"PCI Express Base specification"</a>. PCI SIG<span class="reference-accessdate">. Retrieved 2010-10-18</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+Base+specification&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fspecifications%2Fpciexpress%2Fbase3%2F&amp;rft.pub=PCI+SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-howstuffworks1-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-howstuffworks1_4-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://computer.howstuffworks.com/pci-express.htm">"How PCI Express Works"</a>. <i>How Stuff Works</i><span class="reference-accessdate">. Retrieved 2009-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=How+PCI+Express+Works&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fcomputer.howstuffworks.com%2Fpci-express.htm&amp;rft.jtitle=How+Stuff+Works&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-faq1-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-faq1_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-faq1_5-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-faq1_5-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pcisig.com/news_room/faqs/faq_express/">"PCI Express Architecture Frequently Asked Questions"</a>. PCI-SIG<span class="reference-accessdate">. Retrieved 23 November 2008</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+Architecture+Frequently+Asked+Questions&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fnews_room%2Ffaqs%2Ffaq_express%2F&amp;rft.pub=PCI-SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.interfacebus.com/Design_Connector_PCI_Express.html">"PCI Express Bus"</a>. <i>Interface bus</i><span class="reference-accessdate">. Retrieved 2010-06-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=PCI+Express+Bus&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.interfacebus.com%2FDesign_Connector_PCI_Express.html&amp;rft.jtitle=Interface+bus&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://zone.ni.com/devzone/cda/tut/p/id/3767">"PCI Express – An Overview of the PCI Express Standard"</a>. <i>Developer Zone</i>. National Instruments. 2009-08-13<span class="reference-accessdate">. Retrieved 2009-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=PCI+Express+%E2%80%93+An+Overview+of+the+PCI+Express+Standard&amp;rft.date=2009-08-13&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fzone.ni.com%2Fdevzone%2Fcda%2Ftut%2Fp%2Fid%2F3767&amp;rft.jtitle=Developer+Zone&amp;rft.pub=National+Instruments&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.adexelec.com/faq.htm#pcikeys">"What is the A side, B side configuration of PCI cards"</a>. <i>Frequently Asked Questions</i>. Adex Electronics. 1998<span class="reference-accessdate">. Retrieved Oct 24, 2011</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=What+is+the+A+side%2C+B+side+configuration+of+PCI+cards&amp;rft.date=1998&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.adexelec.com%2Ffaq.htm%23pcikeys&amp;rft.jtitle=Frequently+Asked+Questions&amp;rft.pub=Adex+Electronics&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-PCIe_card_2-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-PCIe_card_2_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-PCIe_card_2_9-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span id="CITEREF" class="citation"><i>PCI Express Card Electromechanical Specification Revision 2.0</i></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+Card+Electromechanical+Specification+Revision+2.0&amp;rft.genre=book&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><span id="CITEREF2004" class="citation"><i>Board Design Guidelines for PCI Express Architecture</i>, PCI-SIG, 2004, p.&#160;19</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Board+Design+Guidelines+for+PCI+Express+Architecture&amp;rft.date=2004&amp;rft.genre=book&amp;rft.pages=19&amp;rft.pub=PCI-SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://forum.notebookreview.com/lenovo-ibm/574993-msata-faq-basic-primer.html">"mSata FAQ basic primer"</a>. <i>Lenovo IBM</i>. Notebook review.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=Lenovo+IBM&amp;rft.btitle=mSata+FAQ+basic+primer&amp;rft.genre=bookitem&amp;rft_id=http%3A%2F%2Fforum.notebookreview.com%2Flenovo-ibm%2F574993-msata-faq-basic-primer.html&amp;rft.pub=Notebook+review&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-EeePC-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-EeePC_12-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://beta.ivancover.com/wiki/index.php/Eee_PC_Research">"Eee PC Research"</a>. <i>iVancover</i> (wiki)<span class="reference-accessdate">. Retrieved 26 October 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=Eee+PC+Research&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fbeta.ivancover.com%2Fwiki%2Findex.php%2FEee_PC_Research&amp;rft.jtitle=iVancover&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/support/motherboards/desktop/sb/CS-032415.htm?wapkw=032415">"Desktop Board Solid-state drive (SSD) compatibility"</a>. Intel.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Desktop+Board+Solid-state+drive+%28SSD%29+compatibility&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fsupport%2Fmotherboards%2Fdesktop%2Fsb%2FCS-032415.htm%3Fwapkw%3D032415&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-pcie_cabling1.0-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-pcie_cabling1.0_14-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pcisig.com/specifications/pciexpress/pcie_cabling1.0/">"PCI Express External Cabling 1.0 Specification"</a><span class="reference-accessdate">. Retrieved 9 February 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+External+Cabling+1.0+Specification&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fspecifications%2Fpciexpress%2Fpcie_cabling1.0%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pcisig.com/news_room/news/press_release/02_07_07">"PCI Express External Cabling Specification Completed by PCI-SIG"</a>. PCI SIG. 2007-02-07<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+External+Cabling+Specification+Completed+by+PCI-SIG&amp;rft.date=2007-02-07&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fnews_room%2Fnews%2Fpress_release%2F02_07_07&amp;rft.pub=PCI+SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/nfo/uio.cfm">"Supermicro Universal I/O (UIO) Solutions"</a>. Supermicro.com<span class="reference-accessdate">. Retrieved 2014-03-24</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Supermicro+Universal+I%2FO+%28UIO%29+Solutions&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fnfo%2Fuio.cfm&amp;rft.pub=Supermicro.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.edn.com/design/pc-board/4423319/Get-ready-for-M-PCIe-testing">"Get ready for M-PCIe testing"</a>, <i>PC board design</i>, EDN</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=PC+board+design&amp;rft.btitle=Get+ready+for+M-PCIe+testing&amp;rft.genre=bookitem&amp;rft_id=http%3A%2F%2Fwww.edn.com%2Fdesign%2Fpc-board%2F4423319%2FGet-ready-for-M-PCIe-testing&amp;rft.pub=EDN&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-autogenerated1-18"><span class="mw-cite-backlink">^ <a href="#cite_ref-autogenerated1_18-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-autogenerated1_18-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-autogenerated1_18-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span id="CITEREF2013" class="citation"><a rel="nofollow" class="external text" href="http://www.theregister.co.uk/Print/2013/09/13/pci_sig_discusses_m_pcie_oculink_and_fourth_gen_pcie/">"PCI SIG discusses M‐PCIe oculink &amp; 4th gen PCIe"</a>, <i>The Register</i> (<a href="/wiki/United_Kingdom" title="United Kingdom">UK</a>), Sep 13, 2013</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=PCI+SIG+discusses+M%E2%80%90PCIe+oculink+%26+4th+gen+PCIe&amp;rft.date=Sep+13%2C+2013&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.theregister.co.uk%2FPrint%2F2013%2F09%2F13%2Fpci_sig_discusses_m_pcie_oculink_and_fourth_gen_pcie%2F&amp;rft.jtitle=The+Register&amp;rft.place=UK&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.tmworld.com/electronics-news/4380071/What-does-GT-s-mean-anyway-">"What does GT/s mean, anyway?"</a>. <i>TM World</i><span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=What+does+GT%2Fs+mean%2C+anyway%3F&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.tmworld.com%2Felectronics-news%2F4380071%2FWhat-does-GT-s-mean-anyway-&amp;rft.jtitle=TM+World&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.eiscat.se/groups/EISCAT_3D_info/DeliverableWP12.2/preview_popup">"Deliverable 12.2"</a>. <a href="/wiki/Sweden" title="Sweden">SE</a>: Eiscat<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Deliverable+12.2&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.eiscat.se%2Fgroups%2FEISCAT_3D_info%2FDeliverableWP12.2%2Fpreview_popup&amp;rft.place=SE&amp;rft.pub=Eiscat&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.pcisig.com/"><i>PCI SIG</i></a></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+SIG&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-PCIExpressPressRelease-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-PCIExpressPressRelease_22-0">^</a></b></span> <span class="reference-text"><span class="citation pressrelease"><a rel="nofollow" class="external text" href="http://www.pcisig.com/news_room/PCIe2_0_Spec_Release_FINAL2.pdf">"PCI Express Base 2.0 specification announced"</a> (PDF) (Press release). <a href="/wiki/PCI-SIG" title="PCI-SIG">PCI-SIG</a>. 15 January 2007<span class="reference-accessdate">. Retrieved 9 February 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+Base+2.0+specification+announced&amp;rft.date=15+January+2007&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fnews_room%2FPCIe2_0_Spec_Release_FINAL2.pdf&amp;rft.pub=PCI-SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span> — note that in this press release the term <i>aggregate bandwidth</i> refers to the sum of incoming and outgoing bandwidth; using this terminology the aggregate bandwidth of full duplex 100BASE-TX is 200 Mbit/s.</span></li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><span class="citation news">Smith, Tony (11 October 2006). <a rel="nofollow" class="external text" href="http://www.reghardware.co.uk/2006/10/11/pic-sig_posts_pcie_2_final_draft/">"PCI Express 2.0 final draft spec published"</a>. The Register<span class="reference-accessdate">. Retrieved 9 February 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.aufirst=Tony&amp;rft.aulast=Smith&amp;rft.au=Smith%2C+Tony&amp;rft.btitle=PCI+Express+2.0+final+draft+spec+published&amp;rft.date=11+October+2006&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.reghardware.co.uk%2F2006%2F10%2F11%2Fpic-sig_posts_pcie_2_final_draft%2F&amp;rft.pub=The+Register&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><span class="citation news">Key, Gary; Fink, Wesley (21 May 2007). <a rel="nofollow" class="external text" href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2993">"Intel P35: Intel's Mainstream Chipset Grows Up"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved 21 May 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.au=Fink%2C+Wesley&amp;rft.aufirst=Gary&amp;rft.au=Key%2C+Gary&amp;rft.aulast=Key&amp;rft.btitle=Intel+P35%3A+Intel%27s+Mainstream+Chipset+Grows+Up&amp;rft.date=21+May+2007&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fcpuchipsets%2Fshowdoc.aspx%3Fi%3D2993&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><span class="citation news">Huynh, Anh (8 February 2007). <a rel="nofollow" class="external text" href="http://www.dailytech.com/article.aspx?newsid=6021">"NVIDIA "MCP72" Details Unveiled"</a>. <a href="/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved 9 February 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.aufirst=Anh&amp;rft.au=Huynh%2C+Anh&amp;rft.aulast=Huynh&amp;rft.btitle=NVIDIA+%22MCP72%22+Details+Unveiled&amp;rft.date=8+February+2007&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.dailytech.com%2Farticle.aspx%3Fnewsid%3D6021&amp;rft.pub=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://download.intel.com/products/chipsets/P35/317304.pdf">"Intel P35 Express Chipset Product Brief"</a> (PDF). Intel<span class="reference-accessdate">. Retrieved 5 September 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Intel+P35+Express+Chipset+Product+Brief&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fproducts%2Fchipsets%2FP35%2F317304.pdf&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><span class="citation web">Hachman, Mark (2009-08-05). <a rel="nofollow" class="external text" href="http://www.pcmag.com/article2/0,2817,2351266,00.asp">"PCI Express 3.0 Spec Pushed Out to 2010"</a>. PC Mag<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.aufirst=Mark&amp;rft.au=Hachman%2C+Mark&amp;rft.aulast=Hachman&amp;rft.btitle=PCI+Express+3.0+Spec+Pushed+Out+to+2010&amp;rft.date=2009-08-05&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcmag.com%2Farticle2%2F0%2C2817%2C2351266%2C00.asp&amp;rft.pub=PC+Mag&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-extrmetech-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-extrmetech_28-0">^</a></b></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://www.extremetech.com/article2/0,1697,2169018,00.asp">"PCI Express 3.0 Bandwidth: 8.0 Gigatransfers/s"</a>. ExtremeTech. 9 August 2007<span class="reference-accessdate">. Retrieved 5 September 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+3.0+Bandwidth%3A+8.0+Gigatransfers%2Fs&amp;rft.date=9+August+2007&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.extremetech.com%2Farticle2%2F0%2C1697%2C2169018%2C00.asp&amp;rft.pub=ExtremeTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-faq3-29"><span class="mw-cite-backlink">^ <a href="#cite_ref-faq3_29-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-faq3_29-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pcisig.com/news_room/faqs/pcie3.0_faq/">"PCI Express 3.0 Frequently Asked Questions"</a>. PCI-SIG<span class="reference-accessdate">. Retrieved 23 November 2010</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+3.0+Frequently+Asked+Questions&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fnews_room%2Ffaqs%2Fpcie3.0_faq%2F&amp;rft.pub=PCI-SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/other/display/20101118151837_PCI_Special_Interest_Group_Publishes_PCI_Express_3_0_Standard.html">"PCI Special Interest Group Publishes PCI Express 3.0 Standard"</a>. X bit labs. 18 November 2010<span class="reference-accessdate">. Retrieved 18 November 2010</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Special+Interest+Group+Publishes+PCI+Express+3.0+Standard&amp;rft.date=18+November+2010&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fother%2Fdisplay%2F20101118151837_PCI_Special_Interest_Group_Publishes_PCI_Express_3_0_Standard.html&amp;rft.pub=X+bit+labs&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.eteknix.com/pcie-3-1-and-4-0-specifications-revealed/"><i>PCIe 3.1 and 4.0 Specifications Revealed</i></a>, Eteknix</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCIe+3.1+and+4.0+Specifications+Revealed&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.eteknix.com%2Fpcie-3-1-and-4-0-specifications-revealed%2F&amp;rft.pub=Eteknix&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pcisig.com/news_room/Press_Releases/November_29_2011_Press_Release_/">"PCI Express 4.0 evolution to 16GT/s, twice the throughput of PCI Express 3.0 technology"</a> (press release). PCI-SIG. 2011-11-29<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+4.0+evolution+to+16GT%2Fs%2C+twice+the+throughput+of+PCI+Express+3.0+technology&amp;rft.date=2011-11-29&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fnews_room%2FPress_Releases%2FNovember_29_2011_Press_Release_%2F&amp;rft.pub=PCI-SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-PCIeFiber-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-PCIeFiber_33-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.cablinginstall.com/index/display/article-display/8876181966/articles/cabling-installation-maintenance/news/data-center/2011/6/plx-demo_shows_pcie.html">"PLX demo shows PCIe over fiber as data center clustering interconnect"</a>. <i>Cabling install</i>. Penn Well<span class="reference-accessdate">. Retrieved 29 August 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=PLX+demo+shows+PCIe+over+fiber+as+data+center+clustering+interconnect&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.cablinginstall.com%2Findex%2Fdisplay%2Farticle-display%2F8876181966%2Farticles%2Fcabling-installation-maintenance%2Fnews%2Fdata-center%2F2011%2F6%2Fplx-demo_shows_pcie.html&amp;rft.jtitle=Cabling+install&amp;rft.pub=Penn+Well&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-adnacoPCIe-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-adnacoPCIe_34-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.adnaco.com/2011/09/03/new1">"Introduced second generation PCI Express Gen 2 over fiber optic systems"</a>. Adnaco. 2011-04-22<span class="reference-accessdate">. Retrieved 29 August 2012</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Introduced+second+generation+PCI+Express+Gen+2+over+fiber+optic+systems&amp;rft.date=2011-04-22&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.adnaco.com%2F2011%2F09%2F03%2Fnew1&amp;rft.pub=Adnaco&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.pcworld.com/businesscenter/article/240013/acer_asus_to_bring_intels_thunderbolt_speed_technology_to_windows_pcs.html">"Acer, Asus to Bring Intel's Thunderbolt Speed Technology to Windows PCs"</a>. PC World. 2011-09-14<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Acer%2C+Asus+to+Bring+Intel%27s+Thunderbolt+Speed+Technology+to+Windows+PCs&amp;rft.date=2011-09-14&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Fbusinesscenter%2Farticle%2F240013%2Facer_asus_to_bring_intels_thunderbolt_speed_technology_to_windows_pcs.html&amp;rft.pub=PC+World&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-pipe_spec-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-pipe_spec_36-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://download.intel.com/technology/pciexpress/devnet/docs/pipe2_00.pdf">"PHY Interface for the PCI Express Architecture"</a> (PDF) (version 2.00 ed.). Intel<span class="reference-accessdate">. Retrieved 21 May 2008</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PHY+Interface+for+the+PCI+Express+Architecture&amp;rft.edition=version+2.00&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Ftechnology%2Fpciexpress%2Fdevnet%2Fdocs%2Fpipe2_00.pdf&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://pinouts.ru/Slots/pci_express_pinout.shtml">"PCI Express 1×, 4×, 8×, 16× bus pinout and wiring @"</a>. <a href="/wiki/Russia" title="Russia">RU</a>: Pinouts<span class="reference-accessdate">. Retrieved 2009-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+1%C3%97%2C+4%C3%97%2C+8%C3%97%2C+16%C3%97+bus+pinout+and+wiring+%40&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fpinouts.ru%2FSlots%2Fpci_express_pinout.shtml&amp;rft.place=RU&amp;rft.pub=Pinouts&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-pcie_schematics1-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-pcie_schematics1_38-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.interfacebus.com/Design_Connector_PCI_Express.html#d">"Mechanical Drawing for PCI Express Connector"</a>. Interface bus<span class="reference-accessdate">. Retrieved 7 December 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Mechanical+Drawing+for+PCI+Express+Connector&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.interfacebus.com%2FDesign_Connector_PCI_Express.html%23d&amp;rft.pub=Interface+bus&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-pcie_schematics2-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-pcie_schematics2_39-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://portal.fciconnect.com/Comergent/en/US/fci/drawing/10018783.pdf">"FCi schematic for PCIe connectors"</a> (PDF). FCI connect<span class="reference-accessdate">. Retrieved 7 December 2007</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=FCi+schematic+for+PCIe+connectors&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fportal.fciconnect.com%2FComergent%2Fen%2FUS%2Ffci%2Fdrawing%2F10018783.pdf&amp;rft.pub=FCI+connect&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;since September 2010">dead link</span></a></i>]</span></sup></span></li>
<li id="cite_note-traffic_profile-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-traffic_profile_40-0">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.google.com/books?id=Xp7-NKsJ8_sC&amp;pg=PA35&amp;dq=frequent+enforced+acknowledgements/">"Computer Peripherals And Interfaces"</a>. Technical Publications Pune<span class="reference-accessdate">. Retrieved 23 July 2009</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Computer+Peripherals+And+Interfaces&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.google.com%2Fbooks%3Fid%3DXp7-NKsJ8_sC%26pg%3DPA35%26dq%3Dfrequent%2Benforced%2Backnowledgements%2F&amp;rft.pub=Technical+Publications+Pune&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.tweaktown.com/news/15382/msi_to_showcase_gus_external_graphics_solution_for_laptops_at_computex/">"MSI to showcase 'GUS' external graphics solution for laptops at Computex"</a>, <i>TweakTown</i></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=MSI+to+showcase+%27GUS%27+external+graphics+solution+for+laptops+at+Computex&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.tweaktown.com%2Fnews%2F15382%2Fmsi_to_showcase_gus_external_graphics_solution_for_laptops_at_computex%2F&amp;rft.jtitle=TweakTown&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.pcper.com/news/Editorial/ExpressCard-trying-pull-not-so-fast-one">"ExpressCard trying to pull a (not so) fast one?"</a>, <i>PC Perspective</i> (editorial)</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=ExpressCard+trying+to+pull+a+%28not+so%29+fast+one%3F&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.pcper.com%2Fnews%2FEditorial%2FExpressCard-trying-pull-not-so-fast-one&amp;rft.jtitle=PC+Perspective&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.hwtools.net/Adapter/PE4H%20V3.2.html">"PE4H V3.2 (PCIe x16 Adapter)"</a>. Hwtools.net<span class="reference-accessdate">. Retrieved 2014-02-05</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PE4H+V3.2+%28PCIe+x16+Adapter%29&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.hwtools.net%2FAdapter%2FPE4H%2520V3.2.html&amp;rft.pub=Hwtools.net&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.notebookreview.com/default.asp?newsID=5846&amp;review=how+to+upgrade+laptop+graphics+notebook">"How to Upgrade Your Notebook Graphics Card Using DIY ViDOCK"</a>, <i>Notebook review</i></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=How+to+Upgrade+Your+Notebook+Graphics+Card+Using+DIY+ViDOCK&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.notebookreview.com%2Fdefault.asp%3FnewsID%3D5846%26review%3Dhow%2Bto%2Bupgrade%2Blaptop%2Bgraphics%2Bnotebook&amp;rft.jtitle=Notebook+review&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://ati.amd.com/technology/xgp/">"XGP"</a>. <i>ATI</i>. AMD<span class="reference-accessdate">. Retrieved 2010-09-11</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=XGP&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fati.amd.com%2Ftechnology%2Fxgp%2F&amp;rft.jtitle=ATI&amp;rft.pub=AMD&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><span id="CITEREF2008" class="citation"><a rel="nofollow" class="external text" href="http://www.ubergizmo.com/2008/12/fujitsu-siemens-amilo-graphicbooster-external-laptop-gpu-released/"><i>Fujitsu Siemens Amilo Graphicbooster external laptop GPU released</i></a>, December 2008</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Fujitsu+Siemens+Amilo+Graphicbooster+external+laptop+GPU+released&amp;rft.date=December+2008&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.ubergizmo.com%2F2008%2F12%2Ffujitsu-siemens-amilo-graphicbooster-external-laptop-gpu-released%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><span id="CITEREF2010" class="citation"><a rel="nofollow" class="external text" href="http://www.ubergizmo.com/2010/08/dynavivid-graphics-dock-from-acer-arrives-in-france-what-about-the-us/"><i>Dynavivid graphics doc from Acer arrives in France; what about the US?</i></a>, Aug 2010</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Dynavivid+graphics+doc+from+Acer+arrives+in+France%3B+what+about+the+US%3F&amp;rft.date=Aug+2010&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.ubergizmo.com%2F2010%2F08%2Fdynavivid-graphics-dock-from-acer-arrives-in-france-what-about-the-us%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/4743/the-thunderbolt-devices-trickle-in-magmas-expressbox-3t">"The Thunderbolt Devices Trickle In: Magma's ExpressBox 3T"</a>, <i>AnandTech</i></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=The+Thunderbolt+Devices+Trickle+In%3A+Magma%27s+ExpressBox+3T&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F4743%2Fthe-thunderbolt-devices-trickle-in-magmas-expressbox-3t&amp;rft.jtitle=AnandTech&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.theverge.com/2012/1/10/2698168/msi-GUS-II-external-thunderbolt-gpu-enclosure">"MSI GUS II external GPU enclosure with Thunderbolt"</a> (hands-on). The Verge<span class="reference-accessdate">. Retrieved 2012-02-12</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=MSI+GUS+II+external+GPU+enclosure+with+Thunderbolt&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.theverge.com%2F2012%2F1%2F10%2F2698168%2Fmsi-GUS-II-external-thunderbolt-gpu-enclosure&amp;rft.pub=The+Verge&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/pci-express-graphics-thunderbolt,3263-2.html">"PCI express graphics, Thunderbolt"</a>, <i>Tom’s hardware</i></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=PCI+express+graphics%2C+Thunderbolt&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fpci-express-graphics-thunderbolt%2C3263-2.html&amp;rft.jtitle=Tom%E2%80%99s+hardware&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><span id="CITEREF2012" class="citation"><a rel="nofollow" class="external text" href="http://www.engadget.com/2012/12/13/mlogics-mlink-thunderbolt-chassis-now-shipping-399/">"M logics M link Thunderbold chassis no shipping"</a>, <i>Engadget</i>, Dec 13, 2012</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=M+logics+M+link+Thunderbold+chassis+no+shipping&amp;rft.date=Dec+13%2C+2012&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.engadget.com%2F2012%2F12%2F13%2Fmlogics-mlink-thunderbolt-chassis-now-shipping-399%2F&amp;rft.jtitle=Engadget&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.nvidia.com/page/quadroplex.html">"Quadro Plex VCS – Advanced visualization and remote graphics"</a>. nVidia<span class="reference-accessdate">. Retrieved 2010-09-11</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Quadro+Plex+VCS+%E2%80%93+Advanced+visualization+and+remote+graphics&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.nvidia.com%2Fpage%2Fquadroplex.html&amp;rft.pub=nVidia&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.sata-io.org/technology/sataexpress.asp">"Enabling Higher Speed Storage Applications with SATA Express"</a>. Sata IO<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Enabling+Higher+Speed+Storage+Applications+with+SATA+Express&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.sata-io.org%2Ftechnology%2Fsataexpress.asp&amp;rft.pub=Sata+IO&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.scsita.org/library/scsi-express/">"SCSI Express"</a>. SCSI Trade Association<span class="reference-accessdate">. Retrieved 2012-12-27</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=SCSI+Express&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.scsita.org%2Flibrary%2Fscsi-express%2F&amp;rft.pub=SCSI+Trade+Association&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><span class="citation web">Zsolt Kerekes (December 2011). <a rel="nofollow" class="external text" href="http://www.storagesearch.com/ssd-29.html">"What's so very different about the design of Fusion-io's ioDrives / PCIe SSDs?"</a>. storagesearch.com<span class="reference-accessdate">. Retrieved 2013-10-02</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.aulast=Zsolt+Kerekes&amp;rft.au=Zsolt+Kerekes&amp;rft.btitle=What%27s+so+very+different+about+the+design+of+Fusion-io%27s+ioDrives+%2F+PCIe+SSDs%3F&amp;rft.date=December+2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.storagesearch.com%2Fssd-29.html&amp;rft.pub=storagesearch.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.storagereview.com/fusionio_iodrive_duo_enterprise_pcie_review">"Fusion-io ioDrive Duo Enterprise PCIe Review"</a>. storagereview.com. 2012-07-16<span class="reference-accessdate">. Retrieved 2013-10-02</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Fusion-io+ioDrive+Duo+Enterprise+PCIe+Review&amp;rft.date=2012-07-16&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.storagereview.com%2Ffusionio_iodrive_duo_enterprise_pcie_review&amp;rft.pub=storagereview.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/storage/display/20120110180208_OCZ_Demos_4TB_16TB_Solid_State_Drives_for_Enterprise.html">"OCZ Demos 4TiB, 16TiB Solid-State Drives for Enterprise"</a>. X-bit labs<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=OCZ+Demos+4TiB%2C+16TiB+Solid-State+Drives+for+Enterprise&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fstorage%2Fdisplay%2F20120110180208_OCZ_Demos_4TB_16TB_Solid_State_Drives_for_Enterprise.html&amp;rft.pub=X-bit+labs&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><span class="citation web">Meduri, Vijay (2011-01-24). <a rel="nofollow" class="external text" href="http://www.hpcwire.com/hpcwire/2011-01-24/a_case_for_pci_express_as_a_high-performance_cluster_interconnect.html">"A Case for PCI Express as a High-Performance Cluster Interconnect"</a>. HPCwire<span class="reference-accessdate">. Retrieved 2012-12-07</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.aufirst=Vijay&amp;rft.aulast=Meduri&amp;rft.au=Meduri%2C+Vijay&amp;rft.btitle=A+Case+for+PCI+Express+as+a+High-Performance+Cluster+Interconnect&amp;rft.date=2011-01-24&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.hpcwire.com%2Fhpcwire%2F2011-01-24%2Fa_case_for_pci_express_as_a_high-performance_cluster_interconnect.html&amp;rft.pub=HPCwire&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=36" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><span id="CITEREFBudrukAndersonShanley2003" class="citation">Budruk, Ravi; Anderson, Don; Shanley, Tom (2003), Winkles, Joseph ‘Joe’, ed., <i>PCI Express System Architecture</i>, Mind share PC system architecture, Addison-Wesley, <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-321-15630-3" title="Special:BookSources/978-0-321-15630-3">978-0-321-15630-3</a></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.au=Anderson%2C+Don&amp;rft.au=Budruk%2C+Ravi&amp;rft.aufirst=Ravi&amp;rft.aulast=Budruk&amp;rft.au=Shanley%2C+Tom&amp;rft.btitle=PCI+Express+System+Architecture&amp;rft.date=2003&amp;rft.genre=book&amp;rft.isbn=978-0-321-15630-3&amp;rft.pub=Addison-Wesley&amp;rft.series=Mind+share+PC+system+architecture&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span> 1120 pp.</li>
<li><span id="CITEREFSolariCongdon2003" class="citation">Solari, Edward; Congdon, Brad (2003), <i>Complete PCI Express Reference: Design Implications for Hardware and Software Developers</i>, Intel, <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-9717861-9-6" title="Special:BookSources/978-0-9717861-9-6">978-0-9717861-9-6</a></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.au=Congdon%2C+Brad&amp;rft.aufirst=Edward&amp;rft.aulast=Solari&amp;rft.au=Solari%2C+Edward&amp;rft.btitle=Complete+PCI+Express+Reference%3A+Design+Implications+for+Hardware+and+Software+Developers&amp;rft.date=2003&amp;rft.genre=book&amp;rft.isbn=978-0-9717861-9-6&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span>, 1056 pp.</li>
<li><span id="CITEREFWilenSchadeThornburg2003" class="citation">Wilen, Adam; Schade, Justin P; Thornburg, Ron (Apr 2003), <i>Introduction to PCI Express: A Hardware and Software Developer's Guide</i>, Intel, <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-9702846-9-3" title="Special:BookSources/978-0-9702846-9-3">978-0-9702846-9-3</a></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.aufirst=Adam&amp;rft.aulast=Wilen&amp;rft.au=Schade%2C+Justin+P&amp;rft.au=Thornburg%2C+Ron&amp;rft.au=Wilen%2C+Adam&amp;rft.btitle=Introduction+to+PCI+Express%3A+A+Hardware+and+Software+Developer%27s+Guide&amp;rft.date=Apr+2003&amp;rft.genre=book&amp;rft.isbn=978-0-9702846-9-3&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span>, 325 pp.</li>
</ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;section=37" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.pcisig.com/specifications/pciexpress/"><i>PCI-Express Specification</i></a>, PCI-SIG</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI-Express+Specification&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fspecifications%2Fpciexpress%2F&amp;rft.pub=PCI-SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span>.</li>
<li><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://electrofriends.com/articles/computer-science/protocol/introduction-to-pci-protocol/"><i>Introduction to PCI Protocol</i></a>, Electro friends</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=Introduction+to+PCI+Protocol&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Felectrofriends.com%2Farticles%2Fcomputer-science%2Fprotocol%2Fintroduction-to-pci-protocol%2F&amp;rft.pub=Electro+friends&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span>.</li>
<li><span class="citation journal"><a rel="nofollow" class="external text" href="http://www.pcisig.com/specifications/pciexpress/base"><i>PCI Express Base Specification Revision 1.0</i></a>. PCI-SIG. 29 April 2002.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI+Express+Base+Specification+Revision+1.0&amp;rft.date=29+April+2002&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2Fspecifications%2Fpciexpress%2Fbase&amp;rft.pub=PCI-SIG&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span> — Requires PCI-SIG membership.</li>
<li><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.pcisig.com/"><i>PCI-SIG</i></a></span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=PCI-SIG&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcisig.com%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span>, the industry organization that maintains and develops the various PCI standards.</li>
<li><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://xillybus.com/tutorials/pci-express-tlp-pcie-primer-tutorial-guide-1"><i>An introduction to how PCIe works at the TLP level</i></a>, Xilly bus</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.btitle=An+introduction+to+how+PCIe+works+at+the+TLP+level&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fxillybus.com%2Ftutorials%2Fpci-express-tlp-pcie-primer-tutorial-guide-1&amp;rft.pub=Xilly+bus&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span>.</li>
<li><span id="CITEREF" class="citation"><a rel="nofollow" class="external text" href="http://www.intel.com/technology/pciexpress/devnet/">"PCI Express Architecture"</a>, <i>Developer Network</i>, Intel</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3APCI+Express&amp;rft.atitle=Developer+Network&amp;rft.btitle=PCI+Express+Architecture&amp;rft.genre=bookitem&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Ftechnology%2Fpciexpress%2Fdevnet%2F&amp;rft.pub=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span>.</li>
</ul>
<table cellspacing="0" class="navbox" style="border-spacing:0;">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit;">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:Computer_bus" title="Template:Computer bus"><span title="View this template" style=";;background:none transparent;border:none;;">v</span></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:Computer_bus" title="Template talk:Computer bus"><span title="Discuss this template" style=";;background:none transparent;border:none;;">t</span></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Computer_bus&amp;action=edit"><span title="Edit this template" style=";;background:none transparent;border:none;;">e</span></a></li>
</ul>
</div>
<div style="font-size:110%;"><a href="/wiki/Bus_(computing)" title="Bus (computing)">Computer bus</a> — <a href="/wiki/Technical_standard" title="Technical standard">technical</a> and <a href="/wiki/De_facto_standard" title="De facto standard"><i>de facto</i></a> standards (<a href="/wiki/Wired_communication" title="Wired communication">wired</a>)</div>
</th>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">General</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/System_bus" title="System bus">System bus</a></li>
<li><a href="/wiki/Front-side_bus" title="Front-side bus">Front-side bus</a></li>
<li><a href="/wiki/Back-side_bus" title="Back-side bus">Back-side bus</a></li>
<li><a href="/wiki/Daisy_chain_(electrical_engineering)" title="Daisy chain (electrical engineering)">Daisy chain</a></li>
<li><a href="/wiki/Control_bus" title="Control bus">Control bus</a></li>
<li><a href="/wiki/Address_bus" title="Address bus">Address bus</a></li>
<li><a href="/wiki/Bus_contention" title="Bus contention">Bus contention</a></li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a></li>
<li><a href="/wiki/Plug_and_play" title="Plug and play">Plug and play</a></li>
<li><a href="/wiki/List_of_device_bit_rates#Computer_buses" title="List of device bit rates">List of bus bandwidths</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Standards</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/S-100_bus" title="S-100 bus">S-100 bus</a></li>
<li><a href="/wiki/Unibus" title="Unibus">Unibus</a></li>
<li><a href="/wiki/VAXBI_Bus" title="VAXBI Bus">VAXBI</a></li>
<li><a href="/wiki/MBus_(SPARC)" title="MBus (SPARC)">MBus</a></li>
<li><a href="/wiki/STD_Bus" title="STD Bus">STD Bus</a></li>
<li><a href="/wiki/System_Management_Bus" title="System Management Bus">SMBus</a></li>
<li><a href="/wiki/Q-Bus" title="Q-Bus">Q-Bus</a></li>
<li><a href="/wiki/Industry_Standard_Architecture" title="Industry Standard Architecture">ISA</a></li>
<li><a href="/wiki/STEbus" title="STEbus">STEbus</a></li>
<li><a href="/wiki/Amiga_Zorro_II" title="Amiga Zorro II">Zorro II</a></li>
<li><a href="/wiki/Amiga_Zorro_III" title="Amiga Zorro III">Zorro III</a></li>
<li><a href="/wiki/Computer_Automated_Measurement_and_Control" title="Computer Automated Measurement and Control">CAMAC</a></li>
<li><a href="/wiki/FASTBUS" title="FASTBUS">FASTBUS</a></li>
<li><a href="/wiki/Low_Pin_Count" title="Low Pin Count">LPC</a></li>
<li><a href="/wiki/HP_Precision_Bus" title="HP Precision Bus">HP Precision Bus</a></li>
<li><a href="/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a></li>
<li><a href="/wiki/VMEbus" title="VMEbus">VME</a></li>
<li><a href="/wiki/VME_eXtensions_for_Instrumentation" title="VME eXtensions for Instrumentation">VXI</a></li>
<li><a href="/wiki/VXS" title="VXS">VXS</a></li>
<li><a href="/wiki/NuBus" title="NuBus">NuBus</a></li>
<li><a href="/wiki/TURBOchannel" title="TURBOchannel">TURBOchannel</a></li>
<li><a href="/wiki/Micro_Channel_architecture" title="Micro Channel architecture">MCA</a></li>
<li><a href="/wiki/SBus" title="SBus">SBus</a></li>
<li><a href="/wiki/VESA_Local_Bus" title="VESA Local Bus">VLB</a></li>
<li><a href="/wiki/Conventional_PCI" title="Conventional PCI">PCI</a></li>
<li><a href="/wiki/PCI_eXtensions_for_Instrumentation" title="PCI eXtensions for Instrumentation">PXI</a></li>
<li><a href="/wiki/GSC_bus" title="GSC bus">HP GSC bus</a></li>
<li><a href="/wiki/CoreConnect" title="CoreConnect">CoreConnect</a></li>
<li><a href="/wiki/InfiniBand" title="InfiniBand">InfiniBand</a></li>
<li><a href="/wiki/Ultra_Port_Architecture" title="Ultra Port Architecture">UPA</a></li>
<li><a href="/wiki/PCI-X" title="PCI-X">PCI Extended (PCI-X)</a></li>
<li><a href="/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a></li>
<li><strong class="selflink">PCI Express (PCIe)</strong></li>
<li><a href="/wiki/Direct_Media_Interface" title="Direct Media Interface">Direct Media Interface (DMI)</a></li>
<li><a href="/wiki/RapidIO" title="RapidIO">RapidIO</a></li>
<li><a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">Intel QuickPath Interconnect</a></li>
<li><a href="/wiki/HyperTransport" title="HyperTransport">HyperTransport</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Storage</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/ST-506" title="ST-506">ST-506</a></li>
<li><a href="/wiki/Enhanced_Small_Disk_Interface" title="Enhanced Small Disk Interface">ESDI</a></li>
<li><a href="/wiki/Storage_Module_Device" title="Storage Module Device">SMD</a></li>
<li><a href="/wiki/Parallel_ATA" title="Parallel ATA">Parallel ATA (PATA)</a></li>
<li><a href="/wiki/Serial_Storage_Architecture" title="Serial Storage Architecture">SSA</a></li>
<li><a href="/wiki/Digital_Storage_Systems_Interconnect" title="Digital Storage Systems Interconnect">DSSI</a></li>
<li><a href="/wiki/HIPPI" title="HIPPI">HIPPI</a></li>
<li><a href="/wiki/USB_mass-storage_device_class" title="USB mass-storage device class" class="mw-redirect">USB MSC</a></li>
<li><a href="/wiki/IEEE_1394" title="IEEE 1394">IEEE 1394 interface (FireWire)</a></li>
<li><a href="/wiki/Serial_ATA" title="Serial ATA">Serial ATA (SATA)</a></li>
<li><a href="/wiki/ESATA" title="ESATA" class="mw-redirect">eSATA</a></li>
<li><a href="/wiki/ESATAp" title="ESATAp">eSATAp</a></li>
<li><a href="/wiki/MSATA" title="MSATA" class="mw-redirect">mSATA</a></li>
<li><a href="/wiki/SCSI" title="SCSI">SCSI</a></li>
<li><a href="/wiki/Parallel_SCSI" title="Parallel SCSI">Parallel SCSI</a></li>
<li><a href="/wiki/Serial_attached_SCSI" title="Serial attached SCSI">SAS</a></li>
<li><a href="/wiki/SATA_Express" title="SATA Express">SATA Express</a></li>
<li><a href="/wiki/M.2" title="M.2">M.2</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Peripheral</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Apple_Desktop_Bus" title="Apple Desktop Bus">Apple Desktop Bus</a></li>
<li><a href="/wiki/HIL_bus" title="HIL bus">HIL</a></li>
<li><a href="/wiki/MIDI" title="MIDI">MIDI</a></li>
<li><a href="/wiki/Multibus" title="Multibus">Multibus</a></li>
<li><a href="/wiki/RS-232" title="RS-232">RS-232</a></li>
<li><a href="/wiki/RS-422" title="RS-422">RS-422</a></li>
<li><a href="/wiki/RS-423" title="RS-423">RS-423</a></li>
<li><a href="/wiki/RS-485" title="RS-485">RS-485</a></li>
<li><a href="/wiki/DMX512-A" title="DMX512-A" class="mw-redirect">DMX512-A</a></li>
<li><a href="/wiki/IEEE-488" title="IEEE-488">IEEE-488 (GPIB)</a></li>
<li><a href="/wiki/IEEE_1284" title="IEEE 1284">IEEE-1284 (parallel port)</a></li>
<li><a href="/wiki/UNI/O" title="UNI/O">UNI/O</a></li>
<li><a href="/wiki/ACCESS.bus" title="ACCESS.bus">ACCESS.bus</a></li>
<li><a href="/wiki/1-Wire" title="1-Wire">1-Wire</a></li>
<li><a href="/wiki/IEC_61030" title="IEC 61030">D²B</a></li>
<li><a href="/wiki/I%C2%B2C" title="I²C">I²C</a></li>
<li><a href="/wiki/Serial_Peripheral_Interface_Bus" title="Serial Peripheral Interface Bus">SPI</a></li>
<li><a href="/wiki/Parallel_SCSI" title="Parallel SCSI">Parallel SCSI</a></li>
<li><a href="/wiki/Profibus" title="Profibus">Profibus</a></li>
<li><a href="/wiki/USB" title="USB">USB</a></li>
<li><a href="/wiki/IEEE_1394" title="IEEE 1394">IEEE 1394 (FireWire)</a></li>
<li><a href="/wiki/Camera_Link" title="Camera Link">Camera Link</a></li>
<li><a href="/wiki/PCI_Express#PCI_Express_External_Cabling" title="PCI Express">External PCIe</a></li>
<li><a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Audio</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/AC%2797" title="AC'97">AC'97</a></li>
<li><a href="/wiki/I%C2%B2S" title="I²S">I²S</a></li>
<li><a href="/wiki/McASP" title="McASP">McASP</a></li>
<li><a href="/wiki/S/PDIF" title="S/PDIF">S/PDIF</a></li>
<li><a href="/wiki/TOSLINK" title="TOSLINK">TOSLINK</a></li>
<li><a href="/wiki/ADAT_Lightpipe" title="ADAT Lightpipe">ADAT Lightpipe</a></li>
<li><a href="/wiki/AES3" title="AES3">AES3</a></li>
<li><a href="/wiki/MADI" title="MADI">MADI</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Portable</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/PC_Card" title="PC Card">PC Card</a></li>
<li><a href="/wiki/ExpressCard" title="ExpressCard">ExpressCard</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Embedded</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;">
<div style="padding:0em 0.25em;">
<ul>
<li><a href="/wiki/Multidrop_bus" title="Multidrop bus">Multidrop bus</a></li>
<li><a href="/wiki/Advanced_Microcontroller_Bus_Architecture" title="Advanced Microcontroller Bus Architecture">AMBA</a></li>
<li><a href="/wiki/Wishbone_(computer_bus)" title="Wishbone (computer bus)">Wishbone</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px;">
<td colspan="2"></td>
</tr>
<tr>
<td class="navbox-abovebelow" colspan="2">
<div><small><i>Note: interfaces are listed in speed ascending order (roughly), the interface at the end of each section should be the fastest</i></small><br />
<img alt="Category" src="//upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/16px-Folder_Hexagonal_Icon.svg.png" width="16" height="14" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/24px-Folder_Hexagonal_Icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/32px-Folder_Hexagonal_Icon.svg.png 2x" /> <a href="/wiki/Category:Computer_buses" title="Category:Computer buses">Category</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Parsed by mw1162
CPU time usage: 1.676 seconds
Real time usage: 1.767 seconds
Preprocessor visited node count: 4336/1000000
Preprocessor generated node count: 17241/1500000
Post‐expand include size: 131129/2048000 bytes
Template argument size: 3521/2048000 bytes
Highest expansion depth: 13/40
Expensive parser function count: 2/500
Lua time usage: 0.256/10.000 seconds
Lua memory usage: 3.65 MB/50 MB
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:143320-0!*!0!!en!4!* and timestamp 20140325214310
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>								<div class="printfooter">
				Retrieved from "<a href="http://en.wikipedia.org/w/index.php?title=PCI_Express&amp;oldid=601256555">http://en.wikipedia.org/w/index.php?title=PCI_Express&amp;oldid=601256555</a>"				</div>
												<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:2004_introductions" title="Category:2004 introductions">2004 introductions</a></li><li><a href="/wiki/Category:Computer_buses" title="Category:Computer buses">Computer buses</a></li><li><a href="/wiki/Category:Serial_buses" title="Category:Serial buses">Serial buses</a></li><li><a href="/wiki/Category:Standards_organizations" title="Category:Standards organizations">Standards organizations</a></li><li><a href="/wiki/Category:Motherboard_expansion_slot" title="Category:Motherboard expansion slot">Motherboard expansion slot</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_September_2010" title="Category:Articles with dead external links from September 2010">Articles with dead external links from September 2010</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2013" title="Category:Articles containing potentially dated statements from 2013">Articles containing potentially dated statements from 2013</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2012" title="Category:Articles containing potentially dated statements from 2012">Articles containing potentially dated statements from 2012</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
				<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul>
<li id="pt-createaccount"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=PCI+Express&amp;type=signup">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=PCI+Express" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>	</ul>
</div>
				<div id="left-navigation">
					<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul>
					<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/PCI_Express"  title="View the content page [c]" accesskey="c">Article</a></span></li>
					<li  id="ca-talk"><span><a href="/wiki/Talk:PCI_Express"  title="Discussion about the content page [t]" accesskey="t">Talk</a></span></li>
			</ul>
</div>
<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
	<h3 id="mw-vector-current-variant">
		</h3>
	<h3 id="p-variants-label"><span>Variants</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
				</div>
				<div id="right-navigation">
					<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul>
					<li id="ca-view" class="selected"><span><a href="/wiki/PCI_Express" >Read</a></span></li>
					<li id="ca-edit"><span><a href="/w/index.php?title=PCI_Express&amp;action=edit"  title="You can edit this page. &#10;Please review your changes before saving. [e]" accesskey="e">Edit</a></span></li>
					<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=PCI_Express&amp;action=history"  title="Past versions of this page [h]" accesskey="h">View history</a></span></li>
			</ul>
</div>
<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
	<h3 id="p-cactions-label"><span>Actions</span><a href="#"></a></h3>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>
<div id="p-search" role="search">
	<h3><label for="searchInput">Search</label></h3>
	<form action="/w/index.php" id="searchform">
					<div id="simpleSearch">
					<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if one exists" id="searchButton" class="searchButton" />		</div>
	</form>
</div>
				</div>
			</div>
			<div id="mw-panel">
					<div id="p-logo" role="banner"><a style="background-image: url(//upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
				<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
	<h3 id='p-navigation-label'>Navigation</h3>
	<div class="body">
		<ul>
			<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
			<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
			<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li>
			<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
			<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			<li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li>
			<li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikimedia Shop">Wikimedia Shop</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
	<h3 id='p-interaction-label'>Interaction</h3>
	<div class="body">
		<ul>
			<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
			<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
			<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
			<li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact page</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
	<h3 id='p-tb-label'>Tools</h3>
	<div class="body">
		<ul>
			<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/PCI_Express" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
			<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/PCI_Express" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
			<li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li>
			<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li>
			<li id="t-permalink"><a href="/w/index.php?title=PCI_Express&amp;oldid=601256555" title="Permanent link to this revision of the page">Permanent link</a></li>
			<li id="t-info"><a href="/w/index.php?title=PCI_Express&amp;action=info">Page information</a></li>
			<li id="t-wikibase"><a href="//www.wikidata.org/wiki/Q206924" title="Link to connected data repository item [g]" accesskey="g">Data item</a></li>
<li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=PCI_Express&amp;id=601256555" title="Information on how to cite this page">Cite this page</a></li>		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
	<h3 id='p-coll-print_export-label'>Print/export</h3>
	<div class="body">
		<ul>
			<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=PCI+Express">Create a book</a></li>
			<li id="coll-download-as-rl"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=PCI+Express&amp;oldid=601256555&amp;writer=rl">Download as PDF</a></li>
			<li id="t-print"><a href="/w/index.php?title=PCI_Express&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>
		</ul>
	</div>
</div>
<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
	<h3 id='p-lang-label'>Languages</h3>
	<div class="body">
		<ul>
			<li class="interlanguage-link interwiki-ar"><a href="//ar.wikipedia.org/wiki/%D9%85%D9%86%D9%81%D8%B0_%D8%A7%D9%84%D9%85%D9%84%D8%AD%D9%82%D8%A7%D8%AA_%D8%A7%D9%84%D8%A5%D8%B6%D8%A7%D9%81%D9%8A%D8%A9_%D8%A7%D9%84%D8%B3%D8%B1%D9%8A%D8%B9" title="منفذ الملحقات الإضافية السريع – Arabic" lang="ar" hreflang="ar">العربية</a></li>
			<li class="interlanguage-link interwiki-bs"><a href="//bs.wikipedia.org/wiki/PCI_Express" title="PCI Express – Bosnian" lang="bs" hreflang="bs">Bosanski</a></li>
			<li class="interlanguage-link interwiki-ca"><a href="//ca.wikipedia.org/wiki/PCI_Express" title="PCI Express – Catalan" lang="ca" hreflang="ca">Català</a></li>
			<li class="interlanguage-link interwiki-cs"><a href="//cs.wikipedia.org/wiki/PCI-Express" title="PCI-Express – Czech" lang="cs" hreflang="cs">Čeština</a></li>
			<li class="interlanguage-link interwiki-de"><a href="//de.wikipedia.org/wiki/PCI_Express" title="PCI Express – German" lang="de" hreflang="de">Deutsch</a></li>
			<li class="interlanguage-link interwiki-et"><a href="//et.wikipedia.org/wiki/PCI_Express" title="PCI Express – Estonian" lang="et" hreflang="et">Eesti</a></li>
			<li class="interlanguage-link interwiki-el"><a href="//el.wikipedia.org/wiki/PCI_Express" title="PCI Express – Greek" lang="el" hreflang="el">Ελληνικά</a></li>
			<li class="interlanguage-link interwiki-es"><a href="//es.wikipedia.org/wiki/PCI-Express" title="PCI-Express – Spanish" lang="es" hreflang="es">Español</a></li>
			<li class="interlanguage-link interwiki-eo"><a href="//eo.wikipedia.org/wiki/PCI-Express" title="PCI-Express – Esperanto" lang="eo" hreflang="eo">Esperanto</a></li>
			<li class="interlanguage-link interwiki-fa"><a href="//fa.wikipedia.org/wiki/%D9%BE%DB%8C%E2%80%8C%D8%B3%DB%8C%E2%80%8C%D8%A2%DB%8C_%D8%A7%DA%A9%D8%B3%E2%80%8C%D9%BE%D8%B1%D8%B3" title="پی‌سی‌آی اکس‌پرس – Persian" lang="fa" hreflang="fa">فارسی</a></li>
			<li class="interlanguage-link interwiki-fr"><a href="//fr.wikipedia.org/wiki/PCI_Express" title="PCI Express – French" lang="fr" hreflang="fr">Français</a></li>
			<li class="interlanguage-link interwiki-gl"><a href="//gl.wikipedia.org/wiki/PCI_Express" title="PCI Express – Galician" lang="gl" hreflang="gl">Galego</a></li>
			<li class="interlanguage-link interwiki-ko"><a href="//ko.wikipedia.org/wiki/PCI_%EC%9D%B5%EC%8A%A4%ED%94%84%EB%A0%88%EC%8A%A4" title="PCI 익스프레스 – Korean" lang="ko" hreflang="ko">한국어</a></li>
			<li class="interlanguage-link interwiki-hr"><a href="//hr.wikipedia.org/wiki/PCI_Express" title="PCI Express – Croatian" lang="hr" hreflang="hr">Hrvatski</a></li>
			<li class="interlanguage-link interwiki-id"><a href="//id.wikipedia.org/wiki/PCI_Express" title="PCI Express – Indonesian" lang="id" hreflang="id">Bahasa Indonesia</a></li>
			<li class="interlanguage-link interwiki-it"><a href="//it.wikipedia.org/wiki/PCI_Express" title="PCI Express – Italian" lang="it" hreflang="it">Italiano</a></li>
			<li class="interlanguage-link interwiki-he"><a href="//he.wikipedia.org/wiki/PCI_Express" title="PCI Express – Hebrew" lang="he" hreflang="he">עברית</a></li>
			<li class="interlanguage-link interwiki-kn"><a href="//kn.wikipedia.org/wiki/%E0%B2%AA%E0%B2%BF%E0%B2%B8%E0%B2%BF%E0%B2%90_%E0%B2%8E%E0%B2%95%E0%B3%8D%E0%B2%B8%E0%B3%8D%E2%80%8C%E0%B2%AA%E0%B3%8D%E0%B2%B0%E0%B3%86%E0%B2%B8%E0%B3%8D%E2%80%8C" title="ಪಿಸಿಐ ಎಕ್ಸ್‌ಪ್ರೆಸ್‌ – Kannada" lang="kn" hreflang="kn">ಕನ್ನಡ</a></li>
			<li class="interlanguage-link interwiki-hu"><a href="//hu.wikipedia.org/wiki/PCI_Express" title="PCI Express – Hungarian" lang="hu" hreflang="hu">Magyar</a></li>
			<li class="interlanguage-link interwiki-nl"><a href="//nl.wikipedia.org/wiki/PCI_Express" title="PCI Express – Dutch" lang="nl" hreflang="nl">Nederlands</a></li>
			<li class="interlanguage-link interwiki-ja"><a href="//ja.wikipedia.org/wiki/PCI_Express" title="PCI Express – Japanese" lang="ja" hreflang="ja">日本語</a></li>
			<li class="interlanguage-link interwiki-no"><a href="//no.wikipedia.org/wiki/PCI_Express" title="PCI Express – Norwegian (bokmål)" lang="no" hreflang="no">Norsk bokmål</a></li>
			<li class="interlanguage-link interwiki-pl"><a href="//pl.wikipedia.org/wiki/PCI_Express" title="PCI Express – Polish" lang="pl" hreflang="pl">Polski</a></li>
			<li class="interlanguage-link interwiki-pt"><a href="//pt.wikipedia.org/wiki/PCI_Express" title="PCI Express – Portuguese" lang="pt" hreflang="pt">Português</a></li>
			<li class="interlanguage-link interwiki-ru"><a href="//ru.wikipedia.org/wiki/PCI_Express" title="PCI Express – Russian" lang="ru" hreflang="ru">Русский</a></li>
			<li class="interlanguage-link interwiki-sk"><a href="//sk.wikipedia.org/wiki/PCI-Express" title="PCI-Express – Slovak" lang="sk" hreflang="sk">Slovenčina</a></li>
			<li class="interlanguage-link interwiki-sr"><a href="//sr.wikipedia.org/wiki/PCI-E" title="PCI-E – Serbian" lang="sr" hreflang="sr">Српски / srpski</a></li>
			<li class="interlanguage-link interwiki-fi"><a href="//fi.wikipedia.org/wiki/PCI_Express" title="PCI Express – Finnish" lang="fi" hreflang="fi">Suomi</a></li>
			<li class="interlanguage-link interwiki-sv"><a href="//sv.wikipedia.org/wiki/PCI_Express" title="PCI Express – Swedish" lang="sv" hreflang="sv">Svenska</a></li>
			<li class="interlanguage-link interwiki-tr"><a href="//tr.wikipedia.org/wiki/Pci-e" title="Pci-e – Turkish" lang="tr" hreflang="tr">Türkçe</a></li>
			<li class="interlanguage-link interwiki-uk"><a href="//uk.wikipedia.org/wiki/PCI_Express" title="PCI Express – Ukrainian" lang="uk" hreflang="uk">Українська</a></li>
			<li class="interlanguage-link interwiki-vi"><a href="//vi.wikipedia.org/wiki/PCI_Express" title="PCI Express – Vietnamese" lang="vi" hreflang="vi">Tiếng Việt</a></li>
			<li class="interlanguage-link interwiki-zh"><a href="//zh.wikipedia.org/wiki/PCI_Express" title="PCI Express – Chinese" lang="zh" hreflang="zh">中文</a></li>
			<li class="uls-p-lang-dummy"><a href="#"></a></li>
			<li class="wbc-editpage"><a href="//www.wikidata.org/wiki/Q206924#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></li>
		</ul>
	</div>
</div>
			</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 25 March 2014 at 21:43.<br /></li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy.</a> <br/>
Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="//wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a class="external" href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/wiki/PCI_Express" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
					<li id="footer-copyrightico">
						<a href="//wikimediafoundation.org/"><img src="//bits.wikimedia.org/images/wikimedia-button.png" width="88" height="31" alt="Wikimedia Foundation"/></a>
					</li>
					<li id="footer-poweredbyico">
						<a href="//www.mediawiki.org/"><img src="//bits.wikimedia.org/static-1.23wmf19/skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31" /></a>
					</li>
				</ul>
						<div style="clear:both"></div>
		</div>
		<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.cite","mobile.desktop","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","mw.MwEmbedSupport.style","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage","skins.vector.collapsibleNav"],null,true);
}</script>
<script src="//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=scripts&amp;skin=vector&amp;*"></script>
<!-- Served by mw1087 in 0.438 secs. -->
	</body>
</html>
