

================================================================
== Vitis HLS Report for 'array_copy_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Sun Feb 18 18:05:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_array_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.540 us|  0.540 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       25|       25|        11|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     159|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     159|      93|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+----+---+----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_6_no_dsp_1_U2  |fdiv_32ns_32ns_32_6_no_dsp_1  |        0|   0|  0|   0|    0|
    |fptoui_32ns_32_2_no_dsp_1_U3     |fptoui_32ns_32_2_no_dsp_1     |        0|   0|  0|   0|    0|
    |sitofp_32ns_32_2_no_dsp_1_U4     |sitofp_32ns_32_2_no_dsp_1     |        0|   0|  0|   0|    0|
    +---------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                            |                              |        0|   0|  0|   0|    0|
    +---------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next12_fu_88_p2  |         +|   0|  0|  13|           5|           1|
    |exitcond133_fu_82_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  25|          11|           9|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv11_load  |   9|          2|    5|         10|
    |indvars_iv11_fu_34                  |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   12|         24|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |conv_reg_138                      |  32|   0|   32|          0|
    |div_reg_143                       |  32|   0|   32|          0|
    |indvars_iv11_fu_34                |   5|   0|    5|          0|
    |indvars_iv11_load_reg_124         |   5|   0|    5|          0|
    |indvars_iv11_load_reg_124         |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 159|  32|  100|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_din0        |  out|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_din1        |  out|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_dout0       |   in|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_ce          |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|alpha                    |   in|   32|     ap_none|                                alpha|        scalar|
|vla_u3_29fixp1_address0  |  out|    4|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_ce0       |  out|    1|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_we0       |  out|    1|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_d0        |  out|   32|   ap_memory|                       vla_u3_29fixp1|         array|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.54>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv11 = alloca i32 1"   --->   Operation 14 'alloca' 'indvars_iv11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 15 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv11"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv11_load = load i5 %indvars_iv11"   --->   Operation 18 'load' 'indvars_iv11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%exitcond133 = icmp_eq  i5 %indvars_iv11_load, i5 16"   --->   Operation 20 'icmp' 'exitcond133' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.09ns)   --->   "%indvars_iv_next12 = add i5 %indvars_iv11_load, i5 1"   --->   Operation 22 'add' 'indvars_iv_next12' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond133, void %for.inc.split, void %for.inc14.preheader.exitStub"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_18 = trunc i5 %indvars_iv11_load"   --->   Operation 24 'trunc' 'empty_18' <Predicate = (!exitcond133)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv11_cast_cast = zext i4 %empty_18"   --->   Operation 25 'zext' 'indvars_iv11_cast_cast' <Predicate = (!exitcond133)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (9.54ns)   --->   "%conv = sitofp i32 %indvars_iv11_cast_cast"   --->   Operation 26 'sitofp' 'conv' <Predicate = (!exitcond133)> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next12, i5 %indvars_iv11"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond133)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 9.54>
ST_2 : Operation 28 [1/2] (9.54ns)   --->   "%conv = sitofp i32 %indvars_iv11_cast_cast"   --->   Operation 28 'sitofp' 'conv' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.7>
ST_3 : Operation 29 [6/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 29 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.7>
ST_4 : Operation 30 [5/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 30 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.7>
ST_5 : Operation 31 [4/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 31 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.7>
ST_6 : Operation 32 [3/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 32 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.7>
ST_7 : Operation 33 [2/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 33 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.7>
ST_8 : Operation 34 [1/6] (12.7ns)   --->   "%div = fdiv i32 %conv, i32 %alpha_read"   --->   Operation 34 'fdiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.46>
ST_9 : Operation 35 [2/2] (8.46ns)   --->   "%tmp = fmul i32 %div, i32 5.36871e+08"   --->   Operation 35 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 14.5>
ST_10 : Operation 36 [1/2] (8.46ns)   --->   "%tmp = fmul i32 %div, i32 5.36871e+08"   --->   Operation 36 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 37 [2/2] (6.08ns)   --->   "%empty_19 = fptoui i32 %tmp"   --->   Operation 37 'fptoui' 'empty_19' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (exitcond133)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%indvars_iv11_cast2 = zext i5 %indvars_iv11_load"   --->   Operation 38 'zext' 'indvars_iv11_cast2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/2] (6.08ns)   --->   "%empty_19 = fptoui i32 %tmp"   --->   Operation 40 'fptoui' 'empty_19' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%vla_u3_29fixp1_addr = getelementptr i32 %vla_u3_29fixp1, i64 0, i64 %indvars_iv11_cast2"   --->   Operation 41 'getelementptr' 'vla_u3_29fixp1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (1.14ns)   --->   "%store_ln0 = store i32 %empty_19, i4 %vla_u3_29fixp1_addr"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vla_u3_29fixp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv11           (alloca           ) [ 010000000000]
alpha_read             (read             ) [ 011111111000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
indvars_iv11_load      (load             ) [ 011111111111]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
exitcond133            (icmp             ) [ 011111111110]
empty                  (speclooptripcount) [ 000000000000]
indvars_iv_next12      (add              ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
empty_18               (trunc            ) [ 000000000000]
indvars_iv11_cast_cast (zext             ) [ 011000000000]
store_ln0              (store            ) [ 000000000000]
conv                   (sitofp           ) [ 010111111000]
div                    (fdiv             ) [ 010000000110]
tmp                    (fmul             ) [ 010000000001]
indvars_iv11_cast2     (zext             ) [ 000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000]
empty_19               (fptoui           ) [ 000000000000]
vla_u3_29fixp1_addr    (getelementptr    ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vla_u3_29fixp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla_u3_29fixp1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="indvars_iv11_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv11/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="alpha_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="vla_u3_29fixp1_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla_u3_29fixp1_addr/11 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln0_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/11 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="1"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="0" index="1" bw="32" slack="2"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptoui(36) " fcode="fptoui"/>
<opset="empty_19/10 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="indvars_iv11_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv11_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="exitcond133_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond133/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvars_iv_next12_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next12/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_18_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvars_iv11_cast_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv11_cast_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvars_iv11_cast2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="10"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv11_cast2/11 "/>
</bind>
</comp>

<comp id="112" class="1005" name="indvars_iv11_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv11 "/>
</bind>
</comp>

<comp id="119" class="1005" name="alpha_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2"/>
<pin id="121" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvars_iv11_load_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="10"/>
<pin id="126" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="indvars_iv11_load "/>
</bind>
</comp>

<comp id="129" class="1005" name="exitcond133_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="9"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond133 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvars_iv11_cast_cast_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv11_cast_cast "/>
</bind>
</comp>

<comp id="138" class="1005" name="conv_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="143" class="1005" name="div_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="66" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="70"><net_src comp="57" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="79" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="107"><net_src comp="88" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="108" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="115"><net_src comp="34" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="122"><net_src comp="38" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="127"><net_src comp="79" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="132"><net_src comp="82" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="98" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="141"><net_src comp="71" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="146"><net_src comp="62" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="151"><net_src comp="57" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla_u3_29fixp1 | {11 }
 - Input state : 
	Port: array_copy_Pipeline_VITIS_LOOP_35_1 : alpha | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvars_iv11_load : 1
		exitcond133 : 2
		indvars_iv_next12 : 2
		br_ln0 : 3
		empty_18 : 2
		indvars_iv11_cast_cast : 3
		conv : 4
		store_ln0 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_19 : 1
	State 11
		vla_u3_29fixp1_addr : 1
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_57          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|    add   |    indvars_iv_next12_fu_88   |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       exitcond133_fu_82      |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|   read   |     alpha_read_read_fu_38    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_62          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  fptoui  |           grp_fu_66          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  sitofp  |           grp_fu_71          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        empty_18_fu_94        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   | indvars_iv11_cast_cast_fu_98 |    0    |    0    |    0    |
|          |   indvars_iv11_cast2_fu_108  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   128   |   157   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      alpha_read_reg_119      |   32   |
|         conv_reg_138         |   32   |
|          div_reg_143         |   32   |
|      exitcond133_reg_129     |    1   |
|indvars_iv11_cast_cast_reg_133|   32   |
|   indvars_iv11_load_reg_124  |    5   |
|     indvars_iv11_reg_112     |    5   |
|          tmp_reg_148         |   32   |
+------------------------------+--------+
|             Total            |   171  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_66 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_71 |  p0  |   2  |   4  |    8   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   72   ||  1.688  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   128  |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   171  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   299  |   175  |
+-----------+--------+--------+--------+--------+
