$date
	Wed Jul  3 19:48:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ff_tb $end
$var wire 8 ! q_syncrst [7:0] $end
$var wire 8 " q_norst [7:0] $end
$var wire 8 # q_asyncrst [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % d [7:0] $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 8 ' d [7:0] $end
$var wire 1 & reset $end
$var reg 8 ( q_asyncrst [7:0] $end
$var reg 8 ) q_norst [7:0] $end
$var reg 8 * q_syncrst [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
b0 (
b10101011 '
1&
b10101011 %
0$
b0 #
bx "
bx !
$end
#5
b10101011 "
b10101011 )
b0 !
b0 *
1$
#10
0$
#15
b10101011 #
b10101011 (
b10101011 !
b10101011 *
0&
1$
#20
0$
#25
b0 #
b0 (
b10111100 "
b10111100 )
b0 !
b0 *
b10111100 %
b10111100 '
1&
1$
#30
0$
#35
b10111100 #
b10111100 (
0&
1$
