// Seed: 2874048203
module module_0 (
    output supply0 id_0,
    output wand id_1
    , id_6,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4#(
        .id_7 (1),
        .id_8 (1'b0 | -1),
        .id_9 (1),
        .id_10(1)
    )
);
  logic [-1 : 1] id_11;
  assign id_8[-1'b0*1] = 1;
  logic id_12;
  ;
  assign id_11 = id_12 || id_11;
  assign id_9[-1+:1] = id_12;
  assign id_0 = -1;
  assign module_1.id_18 = 0;
  wire  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    output uwire id_5,
    output tri id_6,
    input uwire id_7,
    input uwire id_8,
    output tri1 id_9,
    output tri id_10,
    output tri0 id_11,
    output wand id_12,
    input tri id_13,
    input tri id_14,
    input wire id_15,
    input wor id_16,
    output wor id_17
    , id_21,
    input supply0 id_18,
    input tri id_19
);
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_4,
      id_19,
      id_14
  );
endmodule
