Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:01:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_route_timing_summary.rpt
| Design       : Sqrt_64b
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.351   -10833.011                   1200                 1372        0.326        0.000                      0                 1372        4.500        0.000                       0                  1436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -13.351   -10833.011                   1200                 1372        0.326        0.000                      0                 1372        4.500        0.000                       0                  1436  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1200  Failing Endpoints,  Worst Slack      -13.351ns,  Total Violation   -10833.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.351ns  (required time - arrival time)
  Source:                 res__3_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res__7_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        23.375ns  (logic 14.022ns (59.988%)  route 9.353ns (40.012%))
  Logic Levels:           89  (CARRY4=81 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1435, unset)         0.704     0.704    clk
    SLICE_X49Y16         FDRE                                         r  res__3_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  res__3_q_reg[7]/Q
                         net (fo=7, routed)           0.547     1.592    res__3_q[7]
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     1.988 r  op__7_q_reg[63]_i_493/CO[3]
                         net (fo=1, routed)           0.000     1.988    op__7_q_reg[63]_i_493_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.077 r  op__7_q_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000     2.077    op__7_q_reg[63]_i_474_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.166 r  op__7_q_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000     2.166    op__7_q_reg[63]_i_473_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  op__7_q_reg[63]_i_434/CO[3]
                         net (fo=1, routed)           0.000     2.255    op__7_q_reg[63]_i_434_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  op__7_q_reg[63]_i_433/CO[3]
                         net (fo=1, routed)           0.000     2.344    op__7_q_reg[63]_i_433_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  op__7_q_reg[63]_i_376/CO[3]
                         net (fo=1, routed)           0.000     2.433    op__7_q_reg[63]_i_376_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  op__7_q_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000     2.522    op__7_q_reg[63]_i_375_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.611 r  op__7_q_reg[63]_i_316/CO[3]
                         net (fo=1, routed)           0.000     2.611    op__7_q_reg[63]_i_316_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.700 r  op__7_q_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.700    op__7_q_reg[63]_i_315_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.789 r  op__7_q_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000     2.789    op__7_q_reg[63]_i_256_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.878 r  op__7_q_reg[63]_i_255/CO[3]
                         net (fo=1, routed)           0.000     2.878    op__7_q_reg[63]_i_255_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.967 r  op__7_q_reg[63]_i_199/CO[3]
                         net (fo=1, routed)           0.000     2.967    op__7_q_reg[63]_i_199_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.056 r  op__7_q_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007     3.063    op__7_q_reg[63]_i_198_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.152 r  op__7_q_reg[63]_i_150/CO[3]
                         net (fo=1, routed)           0.000     3.152    op__7_q_reg[63]_i_150_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.382 r  op__7_q_reg[63]_i_149/O[1]
                         net (fo=2, routed)           0.673     4.056    op__42[61]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.225     4.281 r  op__7_q[63]_i_98/O
                         net (fo=1, routed)           0.000     4.281    op__7_q[63]_i_98_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.582 r  op__7_q_reg[63]_i_41/CO[3]
                         net (fo=352, routed)         1.094     5.676    op__7_q_reg[63]_i_41_n_0
    SLICE_X47Y18         LUT3 (Prop_lut3_I1_O)        0.097     5.773 r  res[7]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     5.773    res[7]_INST_0_i_19_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.168 r  res[7]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.168    res[7]_INST_0_i_8_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.257 r  res[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.257    res[8]_INST_0_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.346 r  res[15]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.346    res[15]_INST_0_i_8_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.435 r  res[18]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.435    res[18]_INST_0_i_8_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.665 r  res[22]_INST_0_i_6/O[1]
                         net (fo=7, routed)           0.593     7.258    res[22]_INST_0_i_6_n_6
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     7.885 r  op__7_q_reg[63]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.885    op__7_q_reg[63]_i_418_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.977 r  op__7_q_reg[63]_i_361/CO[3]
                         net (fo=1, routed)           0.007     7.984    op__7_q_reg[63]_i_361_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.076 r  op__7_q_reg[63]_i_360/CO[3]
                         net (fo=1, routed)           0.000     8.076    op__7_q_reg[63]_i_360_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.168 r  op__7_q_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000     8.168    op__7_q_reg[63]_i_301_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.260 r  op__7_q_reg[63]_i_300/CO[3]
                         net (fo=1, routed)           0.000     8.260    op__7_q_reg[63]_i_300_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.352 r  op__7_q_reg[63]_i_241/CO[3]
                         net (fo=1, routed)           0.000     8.352    op__7_q_reg[63]_i_241_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.444 r  op__7_q_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.444    op__7_q_reg[63]_i_240_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.681 f  op__7_q_reg[63]_i_188/O[3]
                         net (fo=2, routed)           0.429     9.111    op__52[51]
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.222     9.333 r  op__7_q[63]_i_128/O
                         net (fo=1, routed)           0.432     9.764    op__7_q[63]_i_128_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    10.138 r  op__7_q_reg[63]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.138    op__7_q_reg[63]_i_77_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.227 r  op__7_q_reg[63]_i_39/CO[3]
                         net (fo=127, routed)         0.884    11.111    op__7_q_reg[63]_i_39_n_0
    SLICE_X39Y21         LUT3 (Prop_lut3_I1_O)        0.097    11.208 r  res[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    11.208    res[3]_INST_0_i_10_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.603 r  res[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.603    res[3]_INST_0_i_4_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.692 r  res[7]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.692    res[7]_INST_0_i_20_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.781 r  res[10]_INST_0_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.781    res[10]_INST_0_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.870 r  res[15]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.007    11.878    res[15]_INST_0_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.967 r  res[19]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.967    res[19]_INST_0_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.056 r  res[22]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.056    res[22]_INST_0_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.286 r  res[26]_INST_0_i_13/O[1]
                         net (fo=7, routed)           0.471    12.757    res[26]_INST_0_i_13_n_6
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637    13.394 r  op__7_q_reg[63]_i_286/CO[3]
                         net (fo=1, routed)           0.000    13.394    op__7_q_reg[63]_i_286_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.483 r  op__7_q_reg[63]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.483    op__7_q_reg[63]_i_285_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.572 r  op__7_q_reg[63]_i_226/CO[3]
                         net (fo=1, routed)           0.000    13.572    op__7_q_reg[63]_i_226_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.661 r  op__7_q_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    13.661    op__7_q_reg[63]_i_225_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.750 r  op__7_q_reg[63]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.750    op__7_q_reg[63]_i_174_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.839 r  op__7_q_reg[63]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.839    op__7_q_reg[63]_i_173_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.928 r  op__7_q_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.928    op__7_q_reg[63]_i_122_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.017 r  op__7_q_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.017    op__7_q_reg[63]_i_121_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.247 r  op__7_q_reg[63]_i_69/O[1]
                         net (fo=2, routed)           0.610    14.857    op__62[57]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.225    15.082 r  op__7_q[63]_i_37/O
                         net (fo=1, routed)           0.000    15.082    op__7_q[63]_i_37_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.477 r  op__7_q_reg[63]_i_5/CO[3]
                         net (fo=317, routed)         0.995    16.471    op__7_q_reg[63]_i_5_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.097    16.568 r  res__7_q[3]_i_6/O
                         net (fo=1, routed)           0.000    16.568    res__7_q[3]_i_6_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.963 r  res__7_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.007    16.971    res__7_q_reg[3]_i_2_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.060 r  res__7_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.060    res__7_q_reg[7]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.149 r  res__7_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.149    res__7_q_reg[11]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.238 r  res__7_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.238    res__7_q_reg[15]_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.327 r  res__7_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.327    res__7_q_reg[19]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.416 r  res__7_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.416    res__7_q_reg[23]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.505 r  res__7_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.505    res__7_q_reg[27]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.594 r  res__7_q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.594    res__7_q_reg[31]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.683 r  res__7_q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.683    res__7_q_reg[35]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.772 r  res__7_q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.772    res__7_q_reg[39]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.861 r  res__7_q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.861    res__7_q_reg[43]_i_2_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.950 r  res__7_q_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.950    res__7_q_reg[47]_i_2_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    18.180 r  res__7_q_reg[51]_i_2/O[1]
                         net (fo=6, routed)           0.585    18.765    res__6[49]
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637    19.402 r  op__7_q_reg[63]_i_111/CO[3]
                         net (fo=1, routed)           0.000    19.402    op__7_q_reg[63]_i_111_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.491 r  op__7_q_reg[63]_i_110/CO[3]
                         net (fo=1, routed)           0.000    19.491    op__7_q_reg[63]_i_110_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.580 r  op__7_q_reg[63]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.580    op__7_q_reg[63]_i_54_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    19.810 f  op__7_q_reg[63]_i_53/O[1]
                         net (fo=2, routed)           0.412    20.223    op__7_d2[61]
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.225    20.448 r  op__7_q[63]_i_16/O
                         net (fo=1, routed)           0.324    20.771    op__7_q[63]_i_16_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    21.069 r  op__7_q_reg[63]_i_3/CO[3]
                         net (fo=90, routed)          1.273    22.343    op__7_d1
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.097    22.440 r  res__7_q[7]_i_3/O
                         net (fo=1, routed)           0.000    22.440    res__7_q[7]_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    22.726 r  res__7_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.726    res__7_q_reg[7]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.818 r  res__7_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.818    res__7_q_reg[11]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.910 r  res__7_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.910    res__7_q_reg[15]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.002 r  res__7_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.002    res__7_q_reg[19]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.094 r  res__7_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.094    res__7_q_reg[23]_i_1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.186 r  res__7_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.186    res__7_q_reg[27]_i_1_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.278 r  res__7_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.278    res__7_q_reg[31]_i_1_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.370 r  res__7_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.370    res__7_q_reg[35]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.462 r  res__7_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.462    res__7_q_reg[39]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.554 r  res__7_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.554    res__7_q_reg[43]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.646 r  res__7_q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.646    res__7_q_reg[47]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.738 r  res__7_q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.738    res__7_q_reg[51]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.830 r  res__7_q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.830    res__7_q_reg[55]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.922 r  res__7_q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.922    res__7_q_reg[59]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.079 r  res__7_q_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000    24.079    res__7_q_reg[61]_i_1_n_7
    SLICE_X42Y48         FDRE                                         r  res__7_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1435, unset)         0.669    10.669    clk
    SLICE_X42Y48         FDRE                                         r  res__7_q_reg[60]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.094    10.727    res__7_q_reg[60]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -24.079    
  -------------------------------------------------------------------
                         slack                                -13.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res__3_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.251ns (55.839%)  route 0.199ns (44.161%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1435, unset)         0.411     0.411    clk
    SLICE_X51Y15         FDRE                                         r  num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  num_reg[5]/Q
                         net (fo=21, routed)          0.199     0.750    p_0_in4_in
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.045     0.795 r  res__3_q[3]_i_5/O
                         net (fo=1, routed)           0.000     0.795    res__3_q[3]_i_5_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.860 r  res__3_q_reg[3]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.860    res__3_q_reg[3]_i_1_n_6
    SLICE_X49Y15         FDRE                                         r  res__3_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1435, unset)         0.432     0.432    clk
    SLICE_X49Y15         FDRE                                         r  res__3_q_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.102     0.534    res__3_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14  num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14  num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14  num_reg[0]/C



