# Reading C:/MentorGraphics/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.2 Feb  2 2013 
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile C:/altera/15.1/projects/backup/conv_sim/conv_top_tb.mpf 
# Loading project conv_top_tb
# Load canceled
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb
# vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb 
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Loading model_220_ver.lpm_add_sub
# Loading model_220_ver.lpm_mult
# Loading model_220_ver.LPM_HINT_EVALUATION
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Loading model_220_ver.lpm_compare
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Loading std.standard
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
add wave -position insertpoint sim:/conv_top_tb/*
add wave -position insertpoint sim:/conv_top_tb/conv_tile/*
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/*
run -all
# ** Note: Data structure takes 42784336 bytes of memory
#          Process time 776.35 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(149)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 149
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# Break key hit 
# Break in Module altera_syncram at c:/altera/15.1/quartus/eda/sim_lib/altera_lnsim.sv line 16938
# Compile of conv_top_tb.v was successful.
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 58900216 bytes of memory
#          Process time 753.30 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(149)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 149
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/output_fm/output_fm_bank3/*
restart -f
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 58900216 bytes of memory
#          Process time 765.82 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(149)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 149
add wave -position insertpoint sim:/conv_top_tb/conv_tile/gen_load_done/*
restart -f
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 60079912 bytes of memory
#          Process time 785.14 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(149)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 149
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
# Break key hit 
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# Break key hit 
# Break in Module altera_syncram at c:/altera/15.1/quartus/eda/sim_lib/altera_lnsim.sv line 16361
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 62963616 bytes of memory
#          Process time 825.29 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(149)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 149
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/output_fm/output_fm_bank0/*
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/conv_data_path0/*
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 64667624 bytes of memory
#          Process time 751.88 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(149)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 149
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
quit -sim
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v failed with 1 errors.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v failed with 1 errors.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 2 failed with 2 errors. 
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb
# vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb 
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Loading model_220_ver.lpm_add_sub
# Loading model_220_ver.lpm_mult
# Loading model_220_ver.LPM_HINT_EVALUATION
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Loading model_220_ver.lpm_compare
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Loading std.standard
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
# ** Error: (vsim-3063) C:/altera/15.1/projects/backup/ram_to_in_fm_fifo.v(149): Port 'conv_tile_clean' not found in the connected module (2nd connection).
# 
#         Region: /conv_top_tb/conv_tile/ram_to_in_fm_fifo/nest3_counter_inst
# ** Error: (vsim-3063) C:/altera/15.1/projects/backup/ram_to_weight_fifo.v(149): Port 'conv_tile_clean' not found in the connected module (2nd connection).
# 
#         Region: /conv_top_tb/conv_tile/ram_to_weight_fifo/nest4_counter_inst
# ** Error: (vsim-3063) C:/altera/15.1/projects/backup/ram_to_out_fm_fifo.v(149): Port 'conv_tile_clean' not found in the connected module (2nd connection).
# 
#         Region: /conv_top_tb/conv_tile/ram_to_out_fm_fifo/nest3_counter_inst
# ** Error: (vsim-3063) C:/altera/15.1/projects/backup/out_fm_fifo_to_ram.v(138): Port 'conv_tile_clean' not found in the connected module (2nd connection).
# 
#         Region: /conv_top_tb/conv_tile/out_fm_fifo_to_ram/nest3_counter_inst
# ** Error: (vsim-3063) C:/altera/15.1/projects/backup/output_fm.v(188): Port 'conv_clean' not found in the connected module (4th connection).
# 
#         Region: /conv_top_tb/conv_tile/conv_core/output_fm/out_fm_ld_counter
# Error loading design
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb
# vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb 
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Loading model_220_ver.lpm_add_sub
# Loading model_220_ver.lpm_mult
# Loading model_220_ver.LPM_HINT_EVALUATION
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Loading model_220_ver.lpm_compare
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Loading std.standard
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
# ** Error: (vsim-3063) C:/altera/15.1/projects/backup/output_fm.v(188): Port 'conv_clean' not found in the connected module (4th connection).
# 
#         Region: /conv_top_tb/conv_tile/conv_core/output_fm/out_fm_ld_counter
# Error loading design
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb
# vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb 
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Loading model_220_ver.lpm_add_sub
# Loading model_220_ver.lpm_mult
# Loading model_220_ver.LPM_HINT_EVALUATION
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Loading model_220_ver.lpm_compare
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Loading std.standard
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
add wave -position insertpoint sim:/conv_top_tb/*
run -all
# Break key hit 
# Break in Module altera_syncram at c:/altera/15.1/quartus/eda/sim_lib/altera_lnsim.sv line 16938
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/conv_data_path0/*
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/output_fm/output_fm_bank0/*
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/output_fm/output_fm_bank0/*
restart -f
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 43695768 bytes of memory
#          Process time 765.29 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(153)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 153
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/conv_ctrl_path_inst/*
restart -f
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
# Break key hit 
# Break in Module altera_syncram at c:/altera/15.1/quartus/eda/sim_lib/altera_lnsim.sv line 16938
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 50249440 bytes of memory
#          Process time 770.57 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(153)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 153
# Causality operation skipped due to absence of debug database file
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 84852520 bytes of memory
#          Process time 136.10 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(153)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 153
quit -sim
vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb
# vsim -L altera_mf_ver -L model_220_ver -gui -novopt work.conv_top_tb 
# Loading work.conv_top_tb
# Loading work.conv_tile
# Loading work.sig_delay
# Loading work.ram_to_in_fm_fifo
# Loading work.nest3_counter
# Loading work.ram_to_weight_fifo
# Loading work.nest4_counter
# Loading work.ram_to_out_fm_fifo
# Loading work.out_fm_fifo_to_ram
# Loading work.conv_core
# Loading work.gen_load_done
# Loading work.input_fm
# Loading work.counter
# Loading work.input_fm_bank
# Loading work.dp_ram_bhm
# Loading work.weight
# Loading work.weight_bank
# Loading work.output_fm
# Loading work.data_delay
# Loading work.output_fm_bank
# Loading work.conv_mem_if
# Loading work.fifo_32_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.conv_ctrl_path
# Loading work.conv_data_path
# Loading work.fpmul11
# Loading work.fpmul11_altfp_mult_sln
# Loading model_220_ver.lpm_add_sub
# Loading model_220_ver.lpm_mult
# Loading model_220_ver.LPM_HINT_EVALUATION
# Loading work.fpadd14
# Loading work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_n28
# Loading model_220_ver.lpm_compare
# Loading work.facc
# Loading work.gen_tile_cord
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading altera_lnsim.altera_lnsim_components
# Loading lpm.lpm_components
# Loading work.facc_0002(normal)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
add wave -position insertpoint sim:/conv_top_tb/conv_tile/*
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/*
run -all
# Break key hit 
# Break in Module altera_syncram at c:/altera/15.1/quartus/eda/sim_lib/altera_lnsim.sv line 16938
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
# Warning in wave window restart: (vish-4014) No objects found matching '/conv_top_tb/conv_tile/conv_core/conv_tile_load_done'. 
run -all
# Break key hit 
# Break in Module altera_syncram at c:/altera/15.1/quartus/eda/sim_lib/altera_lnsim.sv line 16361
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/output_fm/output_fm_bank0/*
restart -f
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# Break key hit 
# Break in Module fpadd14_altbarrel_shift_ltd at C:/altera/15.1/projects/backup/fpadd14.v line 105
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/conv_ctrl_path_inst/*
restart -f
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# Break key hit 
# Break in Module fpadd14_altpriority_encoder_6e8 at C:/altera/15.1/projects/backup/fpadd14.v line 282
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v failed with 1 errors.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 1 failed with 1 error. 
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 54968104 bytes of memory
#          Process time 525.55 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(153)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 153
# Compile of conv_top_tb.v was successful.
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
add wave -position insertpoint  \
sim:/conv_top_tb/timer
# Break key hit 
# Break in Module altera_syncram at c:/altera/15.1/quartus/eda/sim_lib/altera_lnsim.sv line 16361
restart -f
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 72400728 bytes of memory
#          Process time 599.20 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(163)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 163
# Compile of conv_top_tb.v was successful.
# Compile of conv_core.v was successful.
# Compile of conv_ctrl_path.v was successful.
# Compile of conv_data_path.v was successful.
# Compile of conv_mem_if.v was successful.
# Compile of conv_tile.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of facc.v was successful.
# Compile of fifo_32_256.v was successful.
# Compile of fpadd14.v was successful.
# Compile of fpmul11.v was successful.
# Compile of gen_load_done.v was successful.
# Compile of gen_tile_cord.v was successful.
# Compile of input_fm.v was successful.
# Compile of input_fm_bank.v was successful.
# Compile of nest3_counter.v was successful.
# Compile of nest4_counter.v was successful.
# Compile of out_fm_fifo_to_ram.v was successful.
# Compile of output_fm.v was successful.
# Compile of output_fm_bank.v was successful.
# Compile of ram_to_in_fm_fifo.v was successful.
# Compile of ram_to_out_fm_fifo.v was successful.
# Compile of ram_to_weight_fifo.v was successful.
# Compile of sig_delay.v was successful.
# Compile of weight.v was successful.
# Compile of weight_bank.v was successful.
# Compile of dspba_library.vhd was successful.
# Compile of dspba_library_package.vhd was successful.
# Compile of facc_0002.vhd was successful.
# Compile of data_delay.v was successful.
# Compile of counter.v was successful.
# 31 compiles, 0 failed with no errors. 
# Break key hit 
restart -f
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_top_tb
# Loading work.conv_top_tb
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_tile
# Loading work.conv_tile
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.sig_delay
# Loading work.sig_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_in_fm_fifo
# Loading work.ram_to_in_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest3_counter
# Loading work.nest3_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_weight_fifo
# Loading work.ram_to_weight_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.nest4_counter
# Loading work.nest4_counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.ram_to_out_fm_fifo
# Loading work.ram_to_out_fm_fifo
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.out_fm_fifo_to_ram
# Loading work.out_fm_fifo_to_ram
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_core
# Loading work.conv_core
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_load_done
# Loading work.gen_load_done
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm
# Loading work.input_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.counter
# Loading work.counter
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.input_fm_bank
# Loading work.input_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dp_ram_bhm
# Loading work.dp_ram_bhm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight
# Loading work.weight
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.weight_bank
# Loading work.weight_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm
# Loading work.output_fm
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.data_delay
# Loading work.data_delay
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.output_fm_bank
# Loading work.output_fm_bank
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_mem_if
# Loading work.conv_mem_if
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fifo_32_256
# Loading work.fifo_32_256
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_ctrl_path
# Loading work.conv_ctrl_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.conv_data_path
# Loading work.conv_data_path
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11
# Loading work.fpmul11
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpmul11_altfp_mult_sln
# Loading work.fpmul11_altfp_mult_sln
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14
# Loading work.fpadd14
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altfp_add_sub_5vi
# Loading work.fpadd14_altfp_add_sub_5vi
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_ltd
# Loading work.fpadd14_altbarrel_shift_ltd
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altbarrel_shift_s0g
# Loading work.fpadd14_altbarrel_shift_s0g
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ou8
# Loading work.fpadd14_altpriority_encoder_ou8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_uv8
# Loading work.fpadd14_altpriority_encoder_uv8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_be8
# Loading work.fpadd14_altpriority_encoder_be8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6e8
# Loading work.fpadd14_altpriority_encoder_6e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3e8
# Loading work.fpadd14_altpriority_encoder_3e8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_bv7
# Loading work.fpadd14_altpriority_encoder_bv7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_6v7
# Loading work.fpadd14_altpriority_encoder_6v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_3v7
# Loading work.fpadd14_altpriority_encoder_3v7
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ue9
# Loading work.fpadd14_altpriority_encoder_ue9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_dna
# Loading work.fpadd14_altpriority_encoder_dna
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_d6b
# Loading work.fpadd14_altpriority_encoder_d6b
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_2h9
# Loading work.fpadd14_altpriority_encoder_2h9
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_qh8
# Loading work.fpadd14_altpriority_encoder_qh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_nh8
# Loading work.fpadd14_altpriority_encoder_nh8
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_ena
# Loading work.fpadd14_altpriority_encoder_ena
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_229
# Loading work.fpadd14_altpriority_encoder_229
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_q28
# Loading work.fpadd14_altpriority_encoder_q28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.fpadd14_altpriority_encoder_n28
# Loading work.fpadd14_altpriority_encoder_n28
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc
# Loading work.facc
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.gen_tile_cord
# Loading work.gen_tile_cord
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_library_package
# Loading work.dspba_library_package
# Loading work.facc_0002(normal)
# Refreshing C:/altera/15.1/projects/backup/conv_sim/work.dspba_delay(delay)
# Loading work.dspba_delay(delay)
# Loading sv_std.std
# Loading altera_lnsim.altera_syncram
# Loading altera_lnsim.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading altera_lnsim.altera_syncram_forwarding_logic
run -all
# ** Note: Data structure takes 74104736 bytes of memory
#          Process time 559.00 seconds
#          $stop    : C:/altera/15.1/projects/backup/conv_top_tb.v(187)
#    Time: 2399995 ns  Iteration: 1  Instance: /conv_top_tb
# Break in Module conv_top_tb at C:/altera/15.1/projects/backup/conv_top_tb.v line 187
add wave -position insertpoint sim:/conv_top_tb/conv_tile/conv_core/output_fm/output_fm_bank0/*
