
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003327                       # Number of seconds simulated
sim_ticks                                  3327265000                       # Number of ticks simulated
final_tick                                 3327265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146950                       # Simulator instruction rate (inst/s)
host_op_rate                                   230704                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              125572551                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648564                       # Number of bytes of host memory used
host_seconds                                    26.50                       # Real time elapsed on the host
sim_insts                                     3893691                       # Number of instructions simulated
sim_ops                                       6112914                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           53248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               81344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28096                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              439                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              832                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1271                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8444173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16003534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               24447707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8444173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8444173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8444173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          16003534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              24447707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001105750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2595                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1271                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1271                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   81344                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    81344                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                92                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     3327173500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1271                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1044                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      171                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       45                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          200                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     398.400000                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    256.072467                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    336.181812                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            46     23.00%     23.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           47     23.50%     46.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20     10.00%     56.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16      8.00%     64.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      5.00%     69.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           31     15.50%     85.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      0.50%     85.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.00%     86.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27     13.50%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           200                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        53248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 8444172.616247879341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 16003534.434437895194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          439                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          832                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17791000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     29097250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     40526.20                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34972.66                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      23057000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 46888250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6355000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18140.83                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36890.83                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         24.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      24.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1062                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.56                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2617760.42                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.56                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6247500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16609800                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1681440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        137676660                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         29211840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         703002060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               928313175                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             279.001875                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            3286426000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2832500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2908467750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     76069250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       24178250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    301937250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2827440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6676410                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                873120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         40872990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         17927520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         765080640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               846879585                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.527242                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            3310123000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1834500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4940000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    3174029750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     46686500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10136250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     89638000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  779763                       # Number of BP lookups
system.cpu.branchPred.condPredicted            779763                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             93006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               589235                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   48885                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               5242                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          589235                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             387289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           201946                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        43295                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2364046                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      591279                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            72                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            36                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      756794                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6654531                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              94154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6674202                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      779763                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             436174                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6441525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  187672                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         70                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           984                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    756682                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   268                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            6630704                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.587699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.773978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1182694     17.84%     17.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   368457      5.56%     23.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5079553     76.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6630704                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.117178                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.002956                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   611503                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1118295                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4283544                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                523526                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  93836                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9202019                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                291156                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  93836                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1151229                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  422146                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1630                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   4218728                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                743135                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8886105                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                148107                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 222494                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 204702                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85246                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            20518                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             9922037                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              22264156                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14882300                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3826                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7013491                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2908546                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    877273                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2762576                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              745977                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            920702                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           326154                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8575369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7555121                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             65858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2462533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3638320                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6630704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.139415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.789581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1669147     25.17%     25.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2367993     35.71%     60.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2593564     39.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6630704                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1914      0.22%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.03%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.01%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.01%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.01%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 818523     92.96%     93.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 59507      6.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16782      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4410918     58.38%     58.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20005      0.26%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 70002      0.93%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2432338     32.19%     92.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              603622      7.99%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              65      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            424      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7555121                       # Type of FU issued
system.cpu.iq.rate                           1.135335                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      880508                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.116545                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22682811                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11036741                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7266523                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4501                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2023                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1954                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8416315                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2532                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           356639                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       861622                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1579                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          783                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       210689                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  93836                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  108151                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                115690                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8575448                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             54862                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2762576                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               745977                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    135                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 86078                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            783                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          31284                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        71054                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               102338                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7368632                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2364044                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            186489                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2955323                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   517148                       # Number of branches executed
system.cpu.iew.exec_stores                     591279                       # Number of stores executed
system.cpu.iew.exec_rate                     1.107310                       # Inst execution rate
system.cpu.iew.wb_sent                        7307615                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7268477                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5788832                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7344394                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.092260                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.788197                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2327587                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             93073                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6431676                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.950439                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.905222                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2802421     43.57%     43.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1145596     17.81%     61.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2483659     38.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6431676                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3893691                       # Number of instructions committed
system.cpu.commit.committedOps                6112914                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2436242                       # Number of memory references committed
system.cpu.commit.loads                       1900954                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     453786                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6086396                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30121                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        10099      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3575611     58.49%     58.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20002      0.33%     58.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            70000      1.15%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1900898     31.10%     91.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         534873      8.75%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6112914                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2483659                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12388518                       # The number of ROB reads
system.cpu.rob.rob_writes                    17080057                       # The number of ROB writes
system.cpu.timesIdled                             266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3893691                       # Number of Instructions Simulated
system.cpu.committedOps                       6112914                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.709055                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.709055                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.585119                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.585119                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11990895                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6325925                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3780                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1484                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1948755                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1846603                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4054819                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.632305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2541875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4263                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            596.264368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.632305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20345215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20345215                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2004520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2004520                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       533092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         533092                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2537612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2537612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2537612                       # number of overall hits
system.cpu.dcache.overall_hits::total         2537612                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2811                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2196                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         5007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5007                       # number of overall misses
system.cpu.dcache.overall_misses::total          5007                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49236000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49236000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     80528500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80528500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    129764500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    129764500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    129764500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    129764500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2007331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2007331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2542619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2542619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2542619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2542619                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001400                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004102                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001969                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17515.474920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17515.474920                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36670.537341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36670.537341                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25916.616737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25916.616737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25916.616737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25916.616737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.375000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4058                       # number of writebacks
system.cpu.dcache.writebacks::total              4058                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          740                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          744                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2071                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2192                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4263                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     78130500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78130500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    110670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    110670000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110670000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001677                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15711.974891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15711.974891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35643.476277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35643.476277                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25960.591133                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25960.591133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25960.591133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25960.591133                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4135                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.856418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              756567                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1688.765625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.856418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6053904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6053904                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       756119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          756119                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       756119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           756119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       756119                       # number of overall hits
system.cpu.icache.overall_hits::total          756119                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47346999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47346999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     47346999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47346999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47346999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47346999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       756682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       756682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       756682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       756682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       756682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       756682                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84097.689165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84097.689165                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84097.689165                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84097.689165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84097.689165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84097.689165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39734999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39734999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39734999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39734999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39734999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39734999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000593                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88496.657016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88496.657016                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88496.657016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88496.657016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88496.657016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88496.657016                       # average overall mshr miss latency
system.cpu.icache.replacements                    192                       # number of replacements
system.l2bus.snoop_filter.tot_requests           9039                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2519                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4058                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               270                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2192                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2192                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2520                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1088                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        12661                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   13749                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       532544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   561152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4713                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000849                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.029123                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4709     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4713                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             12635500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1120499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            10657500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              995.563387                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   8768                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1271                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.898505                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   397.169835                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   598.393552                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.193931                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.292184                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.486115                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1270                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1060                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.620117                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                71423                       # Number of tag accesses
system.l2cache.tags.data_accesses               71423                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4058                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4058                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1470                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1470                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1961                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1969                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            3431                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3439                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           3431                       # number of overall hits
system.l2cache.overall_hits::total               3439                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          722                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            722                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          440                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          550                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           440                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           832                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1272                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          440                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          832                       # number of overall misses
system.l2cache.overall_misses::total             1272                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     59405500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     59405500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     38959000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9813500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     48772500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     38959000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     69219000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    108178000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     38959000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     69219000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    108178000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4058                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4058                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2192                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2192                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          448                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2071                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2519                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          448                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         4263                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4711                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          448                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         4263                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4711                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.329380                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.329380                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.982143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.053114                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.218341                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.982143                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.195168                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.270006                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.982143                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.195168                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.270006                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82279.085873                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82279.085873                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 88543.181818                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89213.636364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 88677.272727                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 88543.181818                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83195.913462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85045.597484                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 88543.181818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83195.913462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85045.597484                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          722                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          722                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          440                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          550                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          832                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1272                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          832                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1272                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     57961500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     57961500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38081000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9593500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     47674500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     38081000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67555000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    105636000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     38081000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67555000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    105636000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.329380                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.329380                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.982143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.053114                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.218341                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.982143                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.195168                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.270006                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.982143                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.195168                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.270006                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80279.085873                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80279.085873                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 86547.727273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87213.636364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86680.909091                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 86547.727273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81195.913462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83047.169811                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 86547.727273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81195.913462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83047.169811                       # average overall mshr miss latency
system.l2cache.replacements                         1                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1272                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 549                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                722                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               722                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            549                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2543                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        81344                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1271                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1271    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1271                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               636000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3177500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              995.565165                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1271                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1271                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   397.170863                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   598.394302                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.024241                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.036523                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.060764                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1271                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1061                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.077576                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                21607                       # Number of tag accesses
system.l3cache.tags.data_accesses               21607                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          722                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            722                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          439                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          549                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           439                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           832                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1271                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          439                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          832                       # number of overall misses
system.l3cache.overall_misses::total             1271                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     51463500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     51463500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     34130000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8603500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     42733500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     34130000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     60067000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     94197000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     34130000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     60067000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     94197000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          722                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          722                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          439                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          549                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          439                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          832                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1271                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          439                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          832                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1271                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71279.085873                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71279.085873                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77744.874715                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78213.636364                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77838.797814                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 77744.874715                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72195.913462                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 74112.509835                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 77744.874715                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72195.913462                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 74112.509835                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          722                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          722                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          439                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          549                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          832                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1271                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          832                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1271                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     50019500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     50019500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33252000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8383500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     41635500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     33252000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     58403000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     91655000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     33252000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     58403000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     91655000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69279.085873                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69279.085873                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 75744.874715                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76213.636364                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75838.797814                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 75744.874715                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70195.913462                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 72112.509835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 75744.874715                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70195.913462                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 72112.509835                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3327265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                549                       # Transaction distribution
system.membus.trans_dist::ReadExReq               722                       # Transaction distribution
system.membus.trans_dist::ReadExResp              722                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           549                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        81344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        81344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   81344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1271                       # Request fanout histogram
system.membus.reqLayer0.occupancy              635500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3459250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
