{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540404529497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540404529502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 14:08:49 2018 " "Processing started: Wed Oct 24 14:08:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540404529502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404529502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404529502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540404530227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540404530227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo_v1.8/vga_demo_v1.8/vga_components/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo_v1.8/vga_demo_v1.8/vga_components/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404537936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404537936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo_v1.8/vga_demo_v1.8/vga_components/vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo_v1.8/vga_demo_v1.8/vga_components/vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404537946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404537946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo_v1.8/vga_demo_v1.8/vga_components/vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo_v1.8/vga_demo_v1.8/vga_components/vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404537955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404537955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vga_control.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540404537966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo_v1.8/vga_demo_v1.8/vga_components/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo_v1.8/vga_demo_v1.8/vga_components/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vga_control.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404537967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404537967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo_v1.8/vga_demo_v1.8/vga_components/vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo_v1.8/vga_demo_v1.8/vga_components/vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404537975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404537975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo_v1.8/vga_demo_v1.8/vga_components/color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo_v1.8/vga_demo_v1.8/vga_components/color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/color_encoder.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404537983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404537983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(170) " "Verilog HDL information at char_engine.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540404537995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(204) " "Verilog HDL information at char_engine.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540404537995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo_v1.8/vga_demo_v1.8/vga_components/char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo_v1.8/vga_demo_v1.8/vga_components/char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404537997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404537997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmem " "Found entity 1: instructionmem" {  } { { "instructionmem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instructionmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "filereg.v(29) " "Verilog HDL information at filereg.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "filereg.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/filereg.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540404538015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filereg.v 1 1 " "Found 1 design units, including 1 entities, in source file filereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 filereg " "Found entity 1: filereg" {  } { { "filereg.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/filereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instMem " "Found entity 1: instMem" {  } { { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540404538258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BLOCK VGA_BLOCK:inst " "Elaborating entity \"VGA_BLOCK\" for hierarchy \"VGA_BLOCK:inst\"" {  } { { "Lab4.bdf" "inst" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 80 120 376 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control VGA_BLOCK:inst\|vga_control:inst2 " "Elaborating entity \"vga_control\" for hierarchy \"VGA_BLOCK:inst\|vga_control:inst2\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" "inst2" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" { { 120 136 320 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_control.v(63) " "Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vga_control.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vga_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538288 "|Lab4|VGA_BLOCK:inst|vga_control:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk VGA_BLOCK:inst\|vgaclk:inst4 " "Elaborating entity \"vgaclk\" for hierarchy \"VGA_BLOCK:inst\|vgaclk:inst4\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" "inst4" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" { { 120 -56 104 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk_0002 VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst " "Elaborating entity \"vgaclk_0002\" for hierarchy \"VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk.v" "vgaclk_inst" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" "altera_pll_i" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538335 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1540404538345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.125000 MHz " "Parameter \"output_clock_frequency0\" = \"25.125000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538346 ""}  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540404538346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_engine VGA_BLOCK:inst\|char_engine:inst " "Elaborating entity \"char_engine\" for hierarchy \"VGA_BLOCK:inst\|char_engine:inst\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" "inst" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" { { 368 136 384 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(273) " "Verilog HDL assignment warning at char_engine.v(273): truncated value with size 32 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(274) " "Verilog HDL assignment warning at char_engine.v(274): truncated value with size 32 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(275) " "Verilog HDL assignment warning at char_engine.v(275): truncated value with size 32 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(276) " "Verilog HDL assignment warning at char_engine.v(276): truncated value with size 32 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(278) " "Verilog HDL assignment warning at char_engine.v(278): truncated value with size 32 to match size of target (5)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(288) " "Verilog HDL assignment warning at char_engine.v(288): truncated value with size 88 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(300) " "Verilog HDL assignment warning at char_engine.v(300): truncated value with size 88 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(312) " "Verilog HDL assignment warning at char_engine.v(312): truncated value with size 72 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 8 char_engine.v(325) " "Verilog HDL assignment warning at char_engine.v(325): truncated value with size 80 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 8 char_engine.v(338) " "Verilog HDL assignment warning at char_engine.v(338): truncated value with size 56 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(361) " "Verilog HDL assignment warning at char_engine.v(361): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(372) " "Verilog HDL assignment warning at char_engine.v(372): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(383) " "Verilog HDL assignment warning at char_engine.v(383): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(394) " "Verilog HDL assignment warning at char_engine.v(394): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(405) " "Verilog HDL assignment warning at char_engine.v(405): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(416) " "Verilog HDL assignment warning at char_engine.v(416): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(427) " "Verilog HDL assignment warning at char_engine.v(427): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(438) " "Verilog HDL assignment warning at char_engine.v(438): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(449) " "Verilog HDL assignment warning at char_engine.v(449): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538371 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(460) " "Verilog HDL assignment warning at char_engine.v(460): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(471) " "Verilog HDL assignment warning at char_engine.v(471): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(482) " "Verilog HDL assignment warning at char_engine.v(482): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(493) " "Verilog HDL assignment warning at char_engine.v(493): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(504) " "Verilog HDL assignment warning at char_engine.v(504): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(515) " "Verilog HDL assignment warning at char_engine.v(515): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(526) " "Verilog HDL assignment warning at char_engine.v(526): truncated value with size 113 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(583) " "Verilog HDL assignment warning at char_engine.v(583): truncated value with size 72 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 8 char_engine.v(595) " "Verilog HDL assignment warning at char_engine.v(595): truncated value with size 97 to match size of target (8)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(713) " "Verilog HDL assignment warning at char_engine.v(713): truncated value with size 32 to match size of target (5)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(720) " "Verilog HDL assignment warning at char_engine.v(720): truncated value with size 32 to match size of target (5)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "char_engine.v(281) " "Verilog HDL Case Statement warning at char_engine.v(281): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 281 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 char_engine.v(198) " "Verilog HDL assignment warning at char_engine.v(198): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(230) " "Verilog HDL assignment warning at char_engine.v(230): truncated value with size 8 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(235) " "Verilog HDL assignment warning at char_engine.v(235): truncated value with size 8 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(240) " "Verilog HDL assignment warning at char_engine.v(240): truncated value with size 8 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(245) " "Verilog HDL assignment warning at char_engine.v(245): truncated value with size 8 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(254) " "Verilog HDL assignment warning at char_engine.v(254): truncated value with size 8 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(259) " "Verilog HDL assignment warning at char_engine.v(259): truncated value with size 8 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(264) " "Verilog HDL assignment warning at char_engine.v(264): truncated value with size 8 to match size of target (6)" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/char_engine.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540404538372 "|Lab4|VGA_BLOCK:inst|char_engine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_encoder VGA_BLOCK:inst\|color_encoder:inst1 " "Elaborating entity \"color_encoder\" for hierarchy \"VGA_BLOCK:inst\|color_encoder:inst1\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" "inst1" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" { { 120 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram VGA_BLOCK:inst\|vram:inst3 " "Elaborating entity \"vram\" for hierarchy \"VGA_BLOCK:inst\|vram:inst3\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" "inst3" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/VGA_BLOCK.bdf" { { 120 520 720 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" "altsyncram_component" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538528 ""}  } { { "VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_Components/vram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540404538528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tn2 " "Found entity 1: altsyncram_1tn2" {  } { { "db/altsyncram_1tn2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_1tn2.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tn2 VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated " "Elaborating entity \"altsyncram_1tn2\" for hierarchy \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_1tn2.tdf" "decode2" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_1tn2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/decode_s2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_1tn2.tdf" "rden_decode_a" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_1tn2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_1tn2.tdf" "mux4" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_1tn2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5 " "Elaborating entity \"mux_jhb\" for hierarchy \"VGA_BLOCK:inst\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5\"" {  } { { "db/altsyncram_1tn2.tdf" "mux5" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_1tn2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instMem instMem:inst1 " "Elaborating entity \"instMem\" for hierarchy \"instMem:inst1\"" {  } { { "Lab4.bdf" "inst1" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instMem:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instMem:inst1\|altsyncram:altsyncram_component\"" {  } { { "instMem.v" "altsyncram_component" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instMem:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instMem:inst1\|altsyncram:altsyncram_component\"" {  } { { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instMem:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"instMem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif " "Parameter \"init_file\" = \"./VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404538887 ""}  } { { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540404538887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mo2 " "Found entity 1: altsyncram_7mo2" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404538939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404538939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mo2 instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated " "Elaborating entity \"altsyncram_7mo2\" for hierarchy \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404538940 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "58 64 0 4 4 " "58 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 4 warnings found, and 4 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 20 " "Addresses ranging from 3 to 20 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404538952 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "22 45 " "Addresses ranging from 22 to 45 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404538952 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "47 57 " "Addresses ranging from 47 to 57 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404538952 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "59 63 " "Addresses ranging from 59 to 63 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404538952 ""}  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/ins.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540404538952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:inst2 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:inst2\"" {  } { { "Lab4.bdf" "inst2" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404539063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:inst2\|altsyncram:altsyncram_component\"" {  } { { "dataMem.v" "altsyncram_component" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404539079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:inst2\|altsyncram:altsyncram_component\"" {  } { { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404539086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif " "Parameter \"init_file\" = \"./VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540404539086 ""}  } { { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540404539086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_noo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_noo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noo2 " "Found entity 1: altsyncram_noo2" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540404539139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404539139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_noo2 dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated " "Elaborating entity \"altsyncram_noo2\" for hierarchy \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404539141 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "53 64 0 4 4 " "53 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 4 warnings found, and 4 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "7 20 " "Addresses ranging from 7 to 20 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404539144 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "22 45 " "Addresses ranging from 22 to 45 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404539144 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "47 57 " "Addresses ranging from 47 to 57 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404539144 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "59 62 " "Addresses ranging from 59 to 62 are not initialized" {  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1540404539144 ""}  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540404539144 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 64 1 1 " "1 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1540404539145 ""}  } { { "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/VGA_Demo_V1.8/VGA_Demo_V1.8/VGA_DEMO/data.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1540404539145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filereg filereg:inst32 " "Elaborating entity \"filereg\" for hierarchy \"filereg:inst32\"" {  } { { "Lab4.bdf" "inst32" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 536 344 568 744 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404539251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 168 408 584 184 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 168 408 584 184 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 168 408 584 184 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 168 408 584 184 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 104 408 584 120 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 104 408 584 120 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 104 408 584 120 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 104 408 584 120 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540404549223 "|Lab4|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540404549223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540404549344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540404551360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/black/OneDrive/Documents/ECE473/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/black/OneDrive/Documents/ECE473/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404551516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540404551832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540404551832 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_BLOCK:inst\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1540404552085 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1540404552085 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552150 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552150 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a20 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a20 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a16 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a16 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552151 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a28 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a28 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a24 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a24 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552152 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a17 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a17 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a25 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a25 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552153 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a21 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a21 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a29 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a29 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552154 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a18 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a18 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a26 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a26 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a22 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552155 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a22 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a30 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a30 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a19 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a19 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a27 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a27 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a23 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a23 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552156 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a31 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a31 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552157 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"instMem:inst1\|altsyncram:altsyncram_component\|altsyncram_7mo2:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_7mo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_7mo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/instMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 112 696 952 312 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552158 "|Lab4|instMem:inst1|altsyncram:altsyncram_component|altsyncram_7mo2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"dataMem:inst2\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/db/altsyncram_noo2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "dataMem.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab4/dataMem.v" 99 0 0 } } { "Lab4.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab4/Lab4.bdf" { { 352 696 952 552 "inst2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552158 "|Lab4|dataMem:inst2|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a15"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1866 " "Implemented 1866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540404552389 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540404552389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1735 " "Implemented 1735 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540404552389 ""} { "Info" "ICUT_CUT_TM_RAMS" "102 " "Implemented 102 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540404552389 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1540404552389 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1540404552389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540404552389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540404552437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 14:09:12 2018 " "Processing ended: Wed Oct 24 14:09:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540404552437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540404552437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540404552437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540404552437 ""}
