INFO-FLOW: Workspace D:/1111HLS/LabC/DFT/DFT/opt2_unroll opened at Sun Nov 13 15:47:38 +0800 2022
Execute     ap_set_clock -name default -period 5.6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.48 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.596 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.606 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
Execute   source ./DFT/opt2_unroll/directives.tcl 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
Execute     set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
Execute     set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling DFT/dft.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang DFT/dft.cpp -foptimization-record-file=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.cpp.clang.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dft -name=dft 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/clang.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.166 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/.systemc_flag -fix-errors D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.122 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/all.directive.json -fix-errors D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.21 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.121 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.244 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.259 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.115 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.clang.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.206 sec.
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.393 seconds; current allocated memory: 1.464 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc -args  "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.g.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.1.lower.bc -args D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.1.lower.bc > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.2.m1.bc -args D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.2.m1.bc > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.859 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.86 sec.
Execute       run_link_or_opt -opt -out D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.3.fpc.bc -args D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dft -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dft -reflow-float-conversion -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.3.fpc.bc > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.689 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.69 sec.
Execute       run_link_or_opt -out D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.4.m2.bc -args D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.4.m2.bc > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.5.gdce.bc -args D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dft 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.5.gdce.bc > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dft -mllvm -hls-db-dir -mllvm D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.5.gdce.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.297 sec.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:103:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:105:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:106:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:107:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:108:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:109:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:110:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:111:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:112:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.0.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.1.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.2.prechk.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.464 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.g.1.bc to D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.o.1.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.117 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.o.1.tmp.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.464 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.o.2.bc -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.464 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.296 sec.
Command     elaborate done; 4.768 sec.
Execute     ap_eval exec zip -j D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
Execute       ap_set_top_model dft 
Execute       get_model_list dft -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dft 
Execute       get_model_list dft -filter all-wo-channel 
INFO-FLOW: Model list for configure: dft
INFO-FLOW: Configuring Module : dft ...
Execute       set_default_model dft 
Execute       apply_spec_resource_limit dft 
INFO-FLOW: Model list for preprocess: dft
INFO-FLOW: Preprocessing Module: dft ...
Execute       set_default_model dft 
Execute       cdfg_preprocess -model dft 
Execute       rtl_gen_preprocess dft 
INFO-FLOW: Model list for synthesis: dft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft 
Execute       schedule -model dft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.342 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.487 sec.
Execute       db_write -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.sched.adb -f 
INFO-FLOW: Finish scheduling dft.
Execute       set_default_model dft 
Execute       bind -model dft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.179 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.744 sec.
Execute       db_write -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.bind.adb -f 
INFO-FLOW: Finish binding dft.
Execute       get_model_list dft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dft 
INFO-FLOW: Model list for RTL generation: dft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft -top_prefix  -sub_prefix dft_ -mg_file D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7801 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
Command       create_rtl_model done; 0.239 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.464 GB.
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft -istop -style xilinx -f -lang vhdl -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/syn/vhdl/dft 
Command       gen_rtl done; 0.268 sec.
Execute       gen_rtl dft -istop -style xilinx -f -lang vlog -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/syn/verilog/dft 
Command       gen_rtl done; 0.143 sec.
Execute       syn_report -csynth -model dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/syn/report/dft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       syn_report -rtlxml -model dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/syn/report/dft_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       syn_report -verbosereport -model dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.541 sec.
Execute       db_write -model dft -f -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model dft -bindview -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.105 sec.
Execute       gen_tb_info dft -p D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft 
Execute       export_constraint_db -f -tool general -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.constraint.tcl 
Execute       syn_report -designview -model dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.design.xml 
Command       syn_report done; 0.261 sec.
Execute       syn_report -csynthDesign -model dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dft -o D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dft 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dft 
INFO-FLOW: Model list for RTL component generation: dft
INFO-FLOW: Handling components in module [dft] ... 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.compgen.tcl 
INFO-FLOW: Found component dft_fadd_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model dft_fadd_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component dft_fmul_32ns_32ns_32_7_max_dsp_1.
INFO-FLOW: Append model dft_fmul_32ns_32ns_32_7_max_dsp_1
INFO-FLOW: Found component dft_mul_10s_10s_10_3_1.
INFO-FLOW: Append model dft_mul_10s_10s_10_3_1
INFO-FLOW: Found component dft_mul_mul_11ns_12ns_23_4_1.
INFO-FLOW: Append model dft_mul_mul_11ns_12ns_23_4_1
INFO-FLOW: Found component dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R.
INFO-FLOW: Append model dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R
INFO-FLOW: Found component dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R.
INFO-FLOW: Append model dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R
INFO-FLOW: Found component dft_flow_control_loop_pipe.
INFO-FLOW: Append model dft_flow_control_loop_pipe
INFO-FLOW: Append model dft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dft_fadd_32ns_32ns_32_10_full_dsp_1 dft_fmul_32ns_32ns_32_7_max_dsp_1 dft_mul_10s_10s_10_3_1 dft_mul_mul_11ns_12ns_23_4_1 dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R dft_flow_control_loop_pipe dft
INFO-FLOW: Generating D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dft_fadd_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model dft_fmul_32ns_32ns_32_7_max_dsp_1
INFO-FLOW: To file: write model dft_mul_10s_10s_10_3_1
INFO-FLOW: To file: write model dft_mul_mul_11ns_12ns_23_4_1
INFO-FLOW: To file: write model dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dft_flow_control_loop_pipe
INFO-FLOW: To file: write model dft
INFO-FLOW: Generating D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.600 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/vhdl' dstVlogDir='D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/vlog' tclDir='D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db' modelList='dft_fadd_32ns_32ns_32_10_full_dsp_1
dft_fmul_32ns_32ns_32_7_max_dsp_1
dft_mul_10s_10s_10_3_1
dft_mul_mul_11ns_12ns_23_4_1
dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R
dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R
dft_flow_control_loop_pipe
dft
' expOnly='0'
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.282 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.369 seconds; current allocated memory: 1.464 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dft_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/1111HLS/LabC/DFT/DFT/opt2_unroll/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dft_fadd_32ns_32ns_32_10_full_dsp_1
dft_fmul_32ns_32ns_32_7_max_dsp_1
dft_mul_10s_10s_10_3_1
dft_mul_mul_11ns_12ns_23_4_1
dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R
dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R
dft_flow_control_loop_pipe
dft
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/top-io-be.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.tbgen.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.tbgen.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/dft.constraint.tcl 
Execute       sc_get_clocks dft 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/impl/misc/dft_fadd_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source D:/1111HLS/LabC/DFT/DFT/opt2_unroll/impl/misc/dft_fmul_32ns_32ns_32_7_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST dft MODULE2INSTS {dft dft} INST2MODULE {dft dft} INSTDATA {dft {DEPTH 1 CHILDREN {}}} MODULEDATA {dft {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_1869_p2 SOURCE DFT/dft.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_1897_p2 SOURCE DFT/dft.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_3_1_U85 SOURCE DFT/dft.cpp:23 VARIABLE index0 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index1_fu_1967_p2 SOURCE DFT/dft.cpp:24 VARIABLE index1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index2_fu_1971_p2 SOURCE DFT/dft.cpp:25 VARIABLE index2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index3_fu_1981_p2 SOURCE DFT/dft.cpp:26 VARIABLE index3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index4_fu_1985_p2 SOURCE DFT/dft.cpp:27 VARIABLE index4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index5_fu_2005_p2 SOURCE DFT/dft.cpp:28 VARIABLE index5 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index6_fu_2009_p2 SOURCE DFT/dft.cpp:29 VARIABLE index6 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index7_fu_2024_p2 SOURCE DFT/dft.cpp:30 VARIABLE index7 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index8_fu_2028_p2 SOURCE DFT/dft.cpp:31 VARIABLE index8 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index9_fu_2043_p2 SOURCE DFT/dft.cpp:32 VARIABLE index9 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index10_fu_2047_p2 SOURCE DFT/dft.cpp:33 VARIABLE index10 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index11_fu_2062_p2 SOURCE DFT/dft.cpp:34 VARIABLE index11 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index12_fu_2066_p2 SOURCE DFT/dft.cpp:35 VARIABLE index12 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index13_fu_2081_p2 SOURCE DFT/dft.cpp:36 VARIABLE index13 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index14_fu_2085_p2 SOURCE DFT/dft.cpp:37 VARIABLE index14 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index15_fu_2100_p2 SOURCE DFT/dft.cpp:38 VARIABLE index15 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index16_fu_2104_p2 SOURCE DFT/dft.cpp:39 VARIABLE index16 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index17_fu_2124_p2 SOURCE DFT/dft.cpp:40 VARIABLE index17 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index18_fu_2128_p2 SOURCE DFT/dft.cpp:41 VARIABLE index18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index19_fu_2143_p2 SOURCE DFT/dft.cpp:42 VARIABLE index19 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index20_fu_2147_p2 SOURCE DFT/dft.cpp:43 VARIABLE index20 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U43 SOURCE DFT/dft.cpp:45 VARIABLE mul LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_12ns_23_4_1_U86 SOURCE DFT/dft.cpp:45 VARIABLE mul_ln45 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U1 SOURCE DFT/dft.cpp:45 VARIABLE add LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U44 SOURCE DFT/dft.cpp:46 VARIABLE mul1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U2 SOURCE DFT/dft.cpp:46 VARIABLE add1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U45 SOURCE DFT/dft.cpp:47 VARIABLE mul2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U3 SOURCE DFT/dft.cpp:47 VARIABLE add2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U46 SOURCE DFT/dft.cpp:48 VARIABLE mul3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U4 SOURCE DFT/dft.cpp:48 VARIABLE add3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U47 SOURCE DFT/dft.cpp:49 VARIABLE mul4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U5 SOURCE DFT/dft.cpp:49 VARIABLE add4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U48 SOURCE DFT/dft.cpp:50 VARIABLE mul5 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U6 SOURCE DFT/dft.cpp:50 VARIABLE add5 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U49 SOURCE DFT/dft.cpp:51 VARIABLE mul6 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U7 SOURCE DFT/dft.cpp:51 VARIABLE add6 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U50 SOURCE DFT/dft.cpp:52 VARIABLE mul7 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U8 SOURCE DFT/dft.cpp:52 VARIABLE add7 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U51 SOURCE DFT/dft.cpp:53 VARIABLE mul8 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U9 SOURCE DFT/dft.cpp:53 VARIABLE add8 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U52 SOURCE DFT/dft.cpp:54 VARIABLE mul9 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U10 SOURCE DFT/dft.cpp:54 VARIABLE add9 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U53 SOURCE DFT/dft.cpp:55 VARIABLE mul10 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U11 SOURCE DFT/dft.cpp:55 VARIABLE add10 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U54 SOURCE DFT/dft.cpp:56 VARIABLE mul11 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U12 SOURCE DFT/dft.cpp:56 VARIABLE add11 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U55 SOURCE DFT/dft.cpp:57 VARIABLE mul12 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U13 SOURCE DFT/dft.cpp:57 VARIABLE add12 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U56 SOURCE DFT/dft.cpp:58 VARIABLE mul13 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U14 SOURCE DFT/dft.cpp:58 VARIABLE add13 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U57 SOURCE DFT/dft.cpp:59 VARIABLE mul14 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U15 SOURCE DFT/dft.cpp:59 VARIABLE add14 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U58 SOURCE DFT/dft.cpp:60 VARIABLE mul15 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U16 SOURCE DFT/dft.cpp:60 VARIABLE add15 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U59 SOURCE DFT/dft.cpp:61 VARIABLE mul16 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U17 SOURCE DFT/dft.cpp:61 VARIABLE add16 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U60 SOURCE DFT/dft.cpp:62 VARIABLE mul17 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U18 SOURCE DFT/dft.cpp:62 VARIABLE add17 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U61 SOURCE DFT/dft.cpp:63 VARIABLE mul18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U19 SOURCE DFT/dft.cpp:63 VARIABLE add18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U62 SOURCE DFT/dft.cpp:64 VARIABLE mul19 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U20 SOURCE DFT/dft.cpp:64 VARIABLE add19 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U63 SOURCE DFT/dft.cpp:65 VARIABLE mul20 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U21 SOURCE DFT/dft.cpp:65 VARIABLE add20 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U64 SOURCE DFT/dft.cpp:66 VARIABLE mul21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U22 SOURCE DFT/dft.cpp:66 VARIABLE add21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U65 SOURCE DFT/dft.cpp:67 VARIABLE mul22 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U23 SOURCE DFT/dft.cpp:67 VARIABLE add22 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U66 SOURCE DFT/dft.cpp:68 VARIABLE mul23 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U24 SOURCE DFT/dft.cpp:68 VARIABLE add23 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U67 SOURCE DFT/dft.cpp:69 VARIABLE mul24 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U25 SOURCE DFT/dft.cpp:69 VARIABLE add24 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U68 SOURCE DFT/dft.cpp:70 VARIABLE mul25 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U26 SOURCE DFT/dft.cpp:70 VARIABLE add25 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U69 SOURCE DFT/dft.cpp:71 VARIABLE mul26 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U27 SOURCE DFT/dft.cpp:71 VARIABLE add26 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U70 SOURCE DFT/dft.cpp:72 VARIABLE mul27 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U28 SOURCE DFT/dft.cpp:72 VARIABLE add27 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U71 SOURCE DFT/dft.cpp:73 VARIABLE mul28 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U29 SOURCE DFT/dft.cpp:73 VARIABLE add28 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U72 SOURCE DFT/dft.cpp:74 VARIABLE mul29 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U30 SOURCE DFT/dft.cpp:74 VARIABLE add29 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U73 SOURCE DFT/dft.cpp:75 VARIABLE mul30 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U31 SOURCE DFT/dft.cpp:75 VARIABLE add30 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U74 SOURCE DFT/dft.cpp:76 VARIABLE mul31 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U32 SOURCE DFT/dft.cpp:76 VARIABLE add31 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U75 SOURCE DFT/dft.cpp:91 VARIABLE temp_r16 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U76 SOURCE DFT/dft.cpp:92 VARIABLE temp_i16 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U77 SOURCE DFT/dft.cpp:93 VARIABLE temp_r17 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U78 SOURCE DFT/dft.cpp:94 VARIABLE temp_i17 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U79 SOURCE DFT/dft.cpp:95 VARIABLE temp_r18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U80 SOURCE DFT/dft.cpp:96 VARIABLE temp_i18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U81 SOURCE DFT/dft.cpp:97 VARIABLE temp_r19 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U82 SOURCE DFT/dft.cpp:98 VARIABLE temp_i19 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U83 SOURCE DFT/dft.cpp:99 VARIABLE temp_r20 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_7_max_dsp_1_U84 SOURCE DFT/dft.cpp:100 VARIABLE temp_i20 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U33 SOURCE DFT/dft.cpp:103 VARIABLE add32 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U34 SOURCE DFT/dft.cpp:104 VARIABLE add33 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U35 SOURCE DFT/dft.cpp:105 VARIABLE add34 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U36 SOURCE DFT/dft.cpp:106 VARIABLE add35 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U37 SOURCE DFT/dft.cpp:107 VARIABLE add36 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U38 SOURCE DFT/dft.cpp:108 VARIABLE add37 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U39 SOURCE DFT/dft.cpp:109 VARIABLE add38 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U40 SOURCE DFT/dft.cpp:110 VARIABLE add39 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U41 SOURCE DFT/dft.cpp:111 VARIABLE add40 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U42 SOURCE DFT/dft.cpp:112 VARIABLE add41 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1929_p2 SOURCE DFT/dft.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_18_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_0_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_0_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_1_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_1_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_2_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_2_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_3_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_3_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_4_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_4_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_5_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_5_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_6_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_6_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_7_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_7_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_8_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_8_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_9_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_9_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_10_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_10_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_11_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_11_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_12_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_12_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_13_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_13_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_14_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_14_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_15_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_15_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_16_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_16_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_17_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_17_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_18_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_18_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_19_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_19_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22cos_coefficients_table_20_U SOURCE {} VARIABLE p_ZL22cos_coefficients_table_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL22sin_coefficients_table_20_U SOURCE {} VARIABLE p_ZL22sin_coefficients_table_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 212 BRAM 84 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
Execute       syn_report -model dft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 246.67 MHz
Command     autosyn done; 7.822 sec.
Command   csynth_design done; 12.659 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.659 seconds; current allocated memory: 0.012 MB.
Command ap_source done; 14.406 sec.
Execute cleanup_all 
