m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog
vAdder
Z0 !s110 1659707058
!i10b 1
!s100 SWD8Hh9WW_4>C=^M;c[km3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IRgJIg3aJVzmiVo24h[8jG2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog
w1658450212
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Adder.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Adder.v
!i122 424
L0 1 71
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1659707057.000000
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Adder.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@adder
Eadder_uint16
Z8 w1656694363
Z9 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z10 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z11 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 221
R3
Z12 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
Z13 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
l0
L5 1
VS@bc2D]dHLh2c=KXUW@]K2
!s100 zdPlBJ@G2hASnT_HRYL782
Z14 OV;C;2020.1;71
32
Z15 !s110 1659703186
!i10b 1
Z16 !s108 1659703186.000000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
Z18 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
!i113 1
Z19 o-work work -2002 -explicit
Z20 tExplicit 1 CvgOpt 0
Artl
R9
R10
R11
DEx4 work 12 adder_uint16 0 22 S@bc2D]dHLh2c=KXUW@]K2
!i122 221
l36
L17 96
VMZN>DM43b9W1biX^m;dUg3
!s100 97>jJi:C3d8fX:Q:8_8V62
R14
32
R15
!i10b 1
R16
R17
R18
!i113 1
R19
R20
vALU
R0
!i10b 1
!s100 _gof@eeHV5<Ohjj6V=lVI3
R1
I^:fDE;<gAkNcgIW1]A0Hi3
R2
R3
w1658446281
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/ALU.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/ALU.v
!i122 425
L0 1 403
R4
r1
!s85 0
31
Z21 !s108 1659707058.000000
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/ALU.v|
!i113 1
R6
R7
n@a@l@u
Ealu
Z22 w1657902650
R9
R10
R11
!i122 222
R3
Z23 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
Z24 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
l0
L5 1
VH:_lCjee2CQ@MCd2oz]c<2
!s100 <VEXOGIzW37:JhHa8DE_m2
R14
32
R15
!i10b 1
R16
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
Z26 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
!i113 1
R19
R20
Artl
R9
R10
R11
DEx4 work 3 alu 0 22 H:_lCjee2CQ@MCd2oz]c<2
!i122 222
l81
L17 423
V:An`lf21^djj>AfL;h11@1
!s100 Aa^ji^D:0ZP?gB^miRh8z3
R14
32
R15
!i10b 1
R16
R25
R26
!i113 1
R19
R20
Ealu_tb
R8
R9
R10
R11
!i122 223
R3
Z27 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd
Z28 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd
l0
L5 1
VCSVQPGHPAn9Y?aI>IJKZ:1
!s100 <YO2J@oMa5B>@N9WbVWj[0
R14
32
R15
!i10b 1
R16
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd|
Z30 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU_Tb.vhd|
!i113 1
R19
R20
Atb
R9
R10
R11
DEx4 work 6 alu_tb 0 22 CSVQPGHPAn9Y?aI>IJKZ:1
!i122 223
l33
L9 186
V2gc@RBcVjfX[@<BXBDP7C3
!s100 [klCJ?Y=E_YJ_aBMDHW5E0
R14
32
R15
!i10b 1
R16
R29
R30
!i113 1
R19
R20
vBitwise
R0
!i10b 1
!s100 OT:?6cGdVBmB3:gc;[A6I0
R1
IJ;a_zPl^Z;L=oLNmUK?>[1
R2
R3
w1657902112
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Bitwise.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Bitwise.v
!i122 426
L0 1 10
R4
r1
!s85 0
31
R21
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Bitwise.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Bitwise.v|
!i113 1
R6
R7
n@bitwise
Ebitwise_16bit
R8
R10
R11
!i122 224
R3
Z31 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
Z32 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
l0
L4 1
VGiVf_b5gT`49lXfM2j9<32
!s100 lBR2KJ8M;`6?T6YO@D]Ik2
R14
32
Z33 !s110 1659703187
!i10b 1
R16
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
Z35 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
!i113 1
R19
R20
Artl
R10
R11
DEx4 work 13 bitwise_16bit 0 22 GiVf_b5gT`49lXfM2j9<32
!i122 224
l14
L13 12
VcI1:?WI^6T;X:ee4^_Q^z1
!s100 hNoz^4kHKbcAD`=E;dF_l1
R14
32
R33
!i10b 1
R16
R34
R35
!i113 1
R19
R20
Ebitwise_tb
R8
R9
R10
R11
!i122 225
R3
Z36 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
Z37 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
l0
L5 1
V4VVf2UiPd<bQm1>5Le?C11
!s100 z1mEg^]acdl_oc7o71Kn]3
R14
32
R33
!i10b 1
Z38 !s108 1659703187.000000
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
Z40 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
!i113 1
R19
R20
Atb
R9
R10
R11
DEx4 work 10 bitwise_tb 0 22 4VVf2UiPd<bQm1>5Le?C11
!i122 225
l25
L9 94
Vc>5HSo7`_GiCe7V9EP<9=0
!s100 U85TYN2DE[khj5aFR`1LD2
R14
32
R33
!i10b 1
R38
R39
R40
!i113 1
R19
R20
Pcommon
R9
R10
R11
!i122 215
Z41 w1656798560
R3
Z42 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
Z43 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
l0
L5 1
VlT<<;?NP@VK]QCoZGVV8h3
!s100 J38jB^M9`9G^<BBfN=[=D3
R14
32
Z44 !s110 1659703185
!i10b 1
Z45 !s108 1659703185.000000
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
Z47 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
!i113 1
R19
R20
Bbody
Z48 DPx4 work 6 common 0 22 lT<<;?NP@VK]QCoZGVV8h3
R9
R10
R11
!i122 215
l0
Z49 L11 1
VI6NgMZIa0=9;KRGf9[BdX1
!s100 0MBGU?X6L3d^CEEoF:fUD3
R14
32
R44
!i10b 1
R45
R46
R47
!i113 1
R19
R20
Ecpu
Z50 w1659668192
R9
R10
R11
!i122 213
R3
Z51 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd
Z52 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd
l0
L10 1
V4:LQl0AHFIe6EEP^j^PV50
!s100 2Oe32M2[0UmdMKD[LKOmz3
R14
32
Z53 !s110 1659703184
!i10b 1
Z54 !s108 1659703184.000000
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd|
Z56 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd|
!i113 1
R19
R20
Artl
R9
R10
R11
DEx4 work 3 cpu 0 22 4:LQl0AHFIe6EEP^j^PV50
!i122 213
l95
L23 235
VTzef9FhZ3<V:?WzK<M<k13
!s100 XQU1C4PnJRIG=AINJ?IF@2
R14
32
R53
!i10b 1
R54
R55
R56
!i113 1
R19
R20
vCPU
Z57 !s110 1659707056
!i10b 1
!s100 83TXQQiN[d;=7mTNF`n5O2
R1
INAFDW8HnaneYG17NR5j<e0
R2
R3
w1659706688
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/cpu.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/cpu.v
!i122 417
L0 7 170
R4
r1
!s85 0
31
Z58 !s108 1659707056.000000
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/cpu.v|
!i113 1
R6
R7
n@c@p@u
vFullAdder
R0
!i10b 1
!s100 ljEid`[MR@Kgag?A:Oz1`3
R1
I@KVz`nV5NUUoj0[Sm<OWo1
R2
R3
w1658434552
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/FullAdder.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/FullAdder.v
!i122 427
L0 1 9
R4
r1
!s85 0
31
R21
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/FullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/FullAdder.v|
!i113 1
R6
R7
n@full@adder
Efulladder
R8
R10
R11
!i122 226
R3
Z59 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
Z60 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
l0
L4 1
VTET^^_R>72j<3iBWOP60L0
!s100 R2`kkzXzd=U^D3<TTj`991
R14
32
R33
!i10b 1
R38
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
Z62 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
!i113 1
R19
R20
Artl
R10
R11
DEx4 work 9 fulladder 0 22 TET^^_R>72j<3iBWOP60L0
!i122 226
l15
L14 7
V_32de^A4`XU`^N?@?OTjf0
!s100 mUA=ha3O9dOnWhEi?;zDQ1
R14
32
R33
!i10b 1
R38
R61
R62
!i113 1
R19
R20
vMICROCODE_ROM
!s110 1659661201
!i10b 1
!s100 j@ZN8NbD_F6U6hQJkjZzO1
R1
IKN`cbKPOoKXL9;E4P9Ud10
R2
R3
w1659661183
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/microcode_rom_example.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/microcode_rom_example.v
!i122 5
L0 14 29
R4
r1
!s85 0
31
!s108 1659661201.000000
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/microcode_rom_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/microcode_rom_example.v|
!i113 1
R6
R7
n@m@i@c@r@o@c@o@d@e_@r@o@m
vMUX
Z63 !s110 1659707057
!i10b 1
!s100 e;m1N3[l:B=j=PJ[AAWW82
R1
I`?9VoMaKR_faoHP:IakT:1
R2
R3
w1657891846
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/mux.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/mux.v
!i122 420
L0 4 22
R4
r1
!s85 0
31
R5
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/mux.v|
!i113 1
R6
R7
n@m@u@x
Emux
R41
R48
R9
R10
R11
!i122 216
R3
Z64 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
Z65 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
l0
R49
V8@JQzliP_7><fi?7E;Q[=3
!s100 HWOdo9<>;[[hj9nd>Qm`[1
R14
32
R44
!i10b 1
R45
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
Z67 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
!i113 1
R19
R20
Artl
R48
R9
R10
R11
DEx4 work 3 mux 0 22 8@JQzliP_7><fi?7E;Q[=3
!i122 216
l21
L20 9
VhThP3f_2D=@5Y;P@KCUmN3
!s100 cRK>^59gQ@FLV7?A3EO9g2
R14
32
R44
!i10b 1
R45
R66
R67
!i113 1
R19
R20
vRAM
!s110 1659666873
!i10b 1
!s100 zOT_JLl2RJH0Ie<`d?JM`2
R1
IIVI6D;8eDRIdVD2hW`Y:F0
R2
R3
w1659662708
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/ram.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/ram.v
!i122 8
L0 2 51
R4
r1
!s85 0
31
!s108 1659666873.000000
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/ram.v|
!i113 1
R6
R7
n@r@a@m
Eregfile
R41
R48
R9
R10
R11
!i122 217
R3
Z68 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
Z69 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
l0
R49
V`E=>:Gg88j<[R=:jWfPzb2
!s100 39;48K03=L5^j9zBA4cCN2
R14
32
R44
!i10b 1
R45
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
Z71 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
!i113 1
R19
R20
Artl
R48
R9
R10
R11
DEx4 work 7 regfile 0 22 `E=>:Gg88j<[R=:jWfPzb2
!i122 217
l48
L21 60
VBP[6X^El>9JNSzmC>R7SD0
!s100 dIleN_ac9`Ql:PJHmN62^0
R14
32
R44
!i10b 1
R45
R70
R71
!i113 1
R19
R20
vREGFILE
R63
!i10b 1
!s100 5bNA_?6<fZ11_Z5H2BbLC1
R1
I`64ZPMW7<?nMzz:PVfkK23
R2
R3
w1657854974
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/regfile.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/regfile.v
!i122 421
L0 4 14
R4
r1
!s85 0
31
R5
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/regfile.v|
!i113 1
R6
R7
n@r@e@g@f@i@l@e
Eregfile_tb
R41
R9
R10
R11
!i122 218
R3
Z72 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd
Z73 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd
l0
L5 1
V@ebC8V^28G9X3BBg7NB]z3
!s100 6R2XoQLbM>:R[SKHR6eCW2
R14
32
R44
!i10b 1
R45
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd|
Z75 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile_tb.vhd|
!i113 1
R19
R20
Atb
R9
R10
R11
DEx4 work 10 regfile_tb 0 22 @ebC8V^28G9X3BBg7NB]z3
!i122 218
l27
L9 85
V[hEQhC66B9LAAHmP_j4W80
!s100 MdB;n@a@0jd7`6GG:P_iL0
R14
32
R44
!i10b 1
R45
R74
R75
!i113 1
R19
R20
Eregister_array
R41
R48
R9
R10
R11
!i122 219
R3
Z76 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
Z77 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
l0
R49
VHMDU_;^EaW?EQZRmA8>VG3
!s100 ]zCzVC1WN=N`;e]m9?NMl0
R14
32
R15
!i10b 1
R45
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
Z79 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
!i113 1
R19
R20
Artl
R48
R9
R10
R11
DEx4 work 14 register_array 0 22 HMDU_;^EaW?EQZRmA8>VG3
!i122 219
l26
L21 28
VF1ZCK55REW71iGBJSNPFN1
!s100 VUkdf4a_DU<FL3Ceec`V[1
R14
32
R15
!i10b 1
R45
R78
R79
!i113 1
R19
R20
vREGISTER_ARRAY
R63
!i10b 1
!s100 VTf:fGXCCiJ[FiC3>;SU90
R1
IEglkJ1[Vi[9?FdSa8Ag<N3
R2
R3
w1657854971
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/registerArray.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/registerArray.v
!i122 422
L0 4 27
R4
r1
!s85 0
31
R5
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/registerArray.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/registerArray.v|
!i113 1
R6
R7
n@r@e@g@i@s@t@e@r_@a@r@r@a@y
vShift
R0
!i10b 1
!s100 ]bQSg2g1;di:;@RTG7]6`1
R1
I[Uc2A@JYK_[ROVbP^fgC50
R2
R3
w1658446699
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Shift.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Shift.v
!i122 428
L0 1 60
R4
r1
!s85 0
31
R21
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Shift.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/Shift.v|
!i113 1
R6
R7
n@shift
Eshifts
R8
R10
R11
!i122 227
R3
Z80 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
Z81 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
l0
L4 1
VNCW9Z2BW=[IiRBXQ4LR3L0
!s100 FC4Q2D5[Mk_9KBHBmYY^Q1
R14
32
R33
!i10b 1
R38
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
Z83 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
!i113 1
R19
R20
Artl
R10
R11
DEx4 work 6 shifts 0 22 NCW9Z2BW=[IiRBXQ4LR3L0
!i122 227
l16
L15 52
VUW[Bf9@VnY63FR6oojiIV1
!s100 ze6DOF5DL[TW1S8=B4d9G2
R14
32
R33
!i10b 1
R38
R82
R83
!i113 1
R19
R20
vtest_alu
!s110 1659707059
!i10b 1
!s100 `FJ40hlHLbLHT5Pk;J?^L3
R1
IhP5R98e[N>2V0YcmjLgFO2
R2
R3
w1657832621
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/test_alu.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/test_alu.v
!i122 429
L0 2 204
R4
r1
!s85 0
31
R21
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/test_alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation3-IntegerALU/Verilog/ModelSimVerilog/test_alu.v|
!i113 1
R6
R7
vTEST_CPU
R57
!i10b 1
!s100 ]7=CNPodzHi:RUcT1dlOW2
R1
IV7o6EKgRD0jMh_Fm^C47i1
R2
R3
w1659705844
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_cpu.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_cpu.v
!i122 418
L0 7 70
R4
r1
!s85 0
31
R58
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_cpu.v|
!i113 1
R6
R7
n@t@e@s@t_@c@p@u
Etest_cpu_full
Z84 w1659673624
R9
R10
R11
!i122 214
R3
Z85 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd
Z86 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd
l0
L9 1
V9Da00aZ4=58I?;BX:BQ9;1
!s100 UMg7L8iLN3SmDkYV6::C01
R14
32
R44
!i10b 1
R54
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd|
Z88 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd|
!i113 1
R19
R20
Artl
R9
R10
R11
DEx4 work 13 test_cpu_full 0 22 9Da00aZ4=58I?;BX:BQ9;1
!i122 214
l47
L12 174
Vec:C=N>BT>RH[S6]IDTcN0
!s100 dzC`K6n7J`9>dU2kEQcNn2
R14
32
R44
!i10b 1
R54
R87
R88
!i113 1
R19
R20
vTEST_CPU_FULL
R63
!i10b 1
!s100 1B`OXlEodG7;?HYEGbjIQ0
R1
I9z40f<d:PKXObK;:6Wn5A0
R2
R3
w1659706862
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_full_cpu.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_full_cpu.v
!i122 419
L0 7 161
R4
r1
!s85 0
31
R58
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_full_cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation5-ControlUnit/Verilog/test_full_cpu.v|
!i113 1
R6
R7
n@t@e@s@t_@c@p@u_@f@u@l@l
Etest_regfile
R41
R9
R10
R11
!i122 220
R3
Z89 8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd
Z90 FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd
l0
L9 1
VUaVT>i:kZ<LPXI?B6Y8<z2
!s100 SX1<F3cME^]nU;QPc@`EO2
R14
32
R15
!i10b 1
R16
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd|
Z92 !s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/test_regfile.vhd|
!i113 1
R19
R20
Artl
R9
R10
R11
DEx4 work 12 test_regfile 0 22 UaVT>i:kZ<LPXI?B6Y8<z2
!i122 220
l37
L12 224
VO;=eKZ5VE[3MaSUoA5DnB3
!s100 9_nW6<5R1=D42Uz6i5i@80
R14
32
R15
!i10b 1
R16
R91
R92
!i113 1
R19
R20
vtest_regs
R63
!i10b 1
!s100 lkdVzjEQW[YghzTMdA0Jc0
R1
ILUWd=Y0Zf6j?U3ZG7Q92`0
R2
R3
w1657893880
8C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/test_regfile.v
FC:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/test_regfile.v
!i122 423
L0 2 211
R4
r1
!s85 0
31
R5
!s107 C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/test_regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kaurj/Documents/CONESTOGA/ESD/Reconfigurable systems/Labs/FPGA-Design-Simulations/Simulation4-Regfile/Verilog/test_regfile.v|
!i113 1
R6
R7
