INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/design/votes_reduced.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votes_reduced
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/tb/tb_votes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_votes
