# ğŸ§® ROM-Based Finite State Machine (FSM) in VHDL
---
## ğŸ—ï¸ Project Description
This VHDL implementation demonstrates a ROM-based finite state machine with:
- ğŸ›ï¸ 3-bit state encoding
- ğŸ“š ROM-stored state transitions and outputs
- âœ… Self-checking testbench verification
---
## ğŸ“‚ File Structure
---
### ğŸ§© Core Components
| File | Description  Emoji |
|------|--------------------|
| `rom_fsm.vhd` | ROM storing next states and outputs  ğŸ§  |
| `reg3.vhd` | 3-bit register for state storage  â±ï¸ |
| `top.vhd` | Top-level entity connecting components  ğŸ—ï¸ |

### ğŸ§ª Verification
| File | Description |
|------|--------------------|
| `tb.vhd` | Testbench with automatic pattern verification  âœ… |

## ğŸ“– ROM Configuration
The ROM contains 8 entries with the following mapping:

| Address (Current State) | Next State | Output  |
|-------------------------|------------|---------------|
| `000` | `001` | `000`  |
| `001` | `011` | `001`  |
| `010` | `000` | `010`  |
| `011` | `101` | `011`  |
| `100` | `000` | `000`  |
| `101` | `111` | `101`  |
| `110` | `000` | `000`  |
| `111` | `010` | `111`  |

## ğŸ”„ State Transition Diagram
```mermaid
stateDiagram-v2
    [reset] --> 000
    000 --> 001
    001 --> 011
    011 --> 101
    101 --> 111
    111 --> 010
    010 --> 000
```
---
## âœ¨ Key Features

- **ğŸ“¦ Compact implementation** - Uses efficient ROM storage
- **â±ï¸ Synchronous operation** - Clocked registers ensure stability
- **ğŸ§± Modular design** - Easy to modify components

## ğŸ“œ License 

**MIT License** - Feel free to use and modify! ğŸ¨
