{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 12:28:59 2010 " "Info: Processing started: Sat Feb 27 12:28:59 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BinaryCounter8bit -c BinaryCounter8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BinaryCounter8bit -c BinaryCounter8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 56 64 232 72 "Clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] FullAdder8bit:inst\|s\[7\] 450.05 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 450.05 MHz between source register \"Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"FullAdder8bit:inst\|s\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.704 ns + Longest register register " "Info: + Longest register to register delay is 1.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y11_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y11_N1; Fanout = 2; REG Node = 'Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.393 ns) 0.696 ns FullAdder8bit:inst\|s\[0\]~11 2 COMB LCCOMB_X61_Y11_N10 2 " "Info: 2: + IC(0.303 ns) + CELL(0.393 ns) = 0.696 ns; Loc. = LCCOMB_X61_Y11_N10; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] FullAdder8bit:inst|s[0]~11 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.767 ns FullAdder8bit:inst\|s\[1\]~13 3 COMB LCCOMB_X61_Y11_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.767 ns; Loc. = LCCOMB_X61_Y11_N12; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[1\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FullAdder8bit:inst|s[0]~11 FullAdder8bit:inst|s[1]~13 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.926 ns FullAdder8bit:inst\|s\[2\]~15 4 COMB LCCOMB_X61_Y11_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.926 ns; Loc. = LCCOMB_X61_Y11_N14; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[2\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { FullAdder8bit:inst|s[1]~13 FullAdder8bit:inst|s[2]~15 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.997 ns FullAdder8bit:inst\|s\[3\]~17 5 COMB LCCOMB_X61_Y11_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.997 ns; Loc. = LCCOMB_X61_Y11_N16; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FullAdder8bit:inst|s[2]~15 FullAdder8bit:inst|s[3]~17 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.068 ns FullAdder8bit:inst\|s\[4\]~19 6 COMB LCCOMB_X61_Y11_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.068 ns; Loc. = LCCOMB_X61_Y11_N18; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[4\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FullAdder8bit:inst|s[3]~17 FullAdder8bit:inst|s[4]~19 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.139 ns FullAdder8bit:inst\|s\[5\]~21 7 COMB LCCOMB_X61_Y11_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.139 ns; Loc. = LCCOMB_X61_Y11_N20; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[5\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FullAdder8bit:inst|s[4]~19 FullAdder8bit:inst|s[5]~21 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.210 ns FullAdder8bit:inst\|s\[6\]~23 8 COMB LCCOMB_X61_Y11_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.210 ns; Loc. = LCCOMB_X61_Y11_N22; Fanout = 1; COMB Node = 'FullAdder8bit:inst\|s\[6\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FullAdder8bit:inst|s[5]~21 FullAdder8bit:inst|s[6]~23 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.620 ns FullAdder8bit:inst\|s\[7\]~24 9 COMB LCCOMB_X61_Y11_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.620 ns; Loc. = LCCOMB_X61_Y11_N24; Fanout = 1; COMB Node = 'FullAdder8bit:inst\|s\[7\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { FullAdder8bit:inst|s[6]~23 FullAdder8bit:inst|s[7]~24 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.704 ns FullAdder8bit:inst\|s\[7\] 10 REG LCFF_X61_Y11_N25 3 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.704 ns; Loc. = LCFF_X61_Y11_N25; Fanout = 3; REG Node = 'FullAdder8bit:inst\|s\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FullAdder8bit:inst|s[7]~24 FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 82.22 % ) " "Info: Total cell delay = 1.401 ns ( 82.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.303 ns ( 17.78 % ) " "Info: Total interconnect delay = 0.303 ns ( 17.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] FullAdder8bit:inst|s[0]~11 FullAdder8bit:inst|s[1]~13 FullAdder8bit:inst|s[2]~15 FullAdder8bit:inst|s[3]~17 FullAdder8bit:inst|s[4]~19 FullAdder8bit:inst|s[5]~21 FullAdder8bit:inst|s[6]~23 FullAdder8bit:inst|s[7]~24 FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.704 ns" { Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] {} FullAdder8bit:inst|s[0]~11 {} FullAdder8bit:inst|s[1]~13 {} FullAdder8bit:inst|s[2]~15 {} FullAdder8bit:inst|s[3]~17 {} FullAdder8bit:inst|s[4]~19 {} FullAdder8bit:inst|s[5]~21 {} FullAdder8bit:inst|s[6]~23 {} FullAdder8bit:inst|s[7]~24 {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.184 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 56 64 232 72 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.537 ns) 3.184 ns FullAdder8bit:inst\|s\[7\] 2 REG LCFF_X61_Y11_N25 3 " "Info: 2: + IC(1.785 ns) + CELL(0.537 ns) = 3.184 ns; Loc. = LCFF_X61_Y11_N25; Fanout = 3; REG Node = 'FullAdder8bit:inst\|s\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { Clk FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.94 % ) " "Info: Total cell delay = 1.399 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.06 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.184 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 56 64 232 72 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.537 ns) 3.184 ns Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X61_Y11_N1 2 " "Info: 2: + IC(1.785 ns) + CELL(0.537 ns) = 3.184 ns; Loc. = LCFF_X61_Y11_N1; Fanout = 2; REG Node = 'Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { Clk Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.94 % ) " "Info: Total cell delay = 1.399 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.06 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] FullAdder8bit:inst|s[0]~11 FullAdder8bit:inst|s[1]~13 FullAdder8bit:inst|s[2]~15 FullAdder8bit:inst|s[3]~17 FullAdder8bit:inst|s[4]~19 FullAdder8bit:inst|s[5]~21 FullAdder8bit:inst|s[6]~23 FullAdder8bit:inst|s[7]~24 FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.704 ns" { Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] {} FullAdder8bit:inst|s[0]~11 {} FullAdder8bit:inst|s[1]~13 {} FullAdder8bit:inst|s[2]~15 {} FullAdder8bit:inst|s[3]~17 {} FullAdder8bit:inst|s[4]~19 {} FullAdder8bit:inst|s[5]~21 {} FullAdder8bit:inst|s[6]~23 {} FullAdder8bit:inst|s[7]~24 {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} Reg8:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { FullAdder8bit:inst|s[7] {} } {  } {  } "" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FullAdder8bit:inst\|s\[7\] B\[4\] Clk 4.811 ns register " "Info: tsu for register \"FullAdder8bit:inst\|s\[7\]\" (data pin = \"B\[4\]\", clock pin = \"Clk\") is 4.811 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.031 ns + Longest pin register " "Info: + Longest pin to register delay is 8.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns B\[4\] 1 PIN PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; PIN Node = 'B\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 280 64 232 296 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.139 ns) + CELL(0.414 ns) 7.395 ns FullAdder8bit:inst\|s\[4\]~19 2 COMB LCCOMB_X61_Y11_N18 2 " "Info: 2: + IC(6.139 ns) + CELL(0.414 ns) = 7.395 ns; Loc. = LCCOMB_X61_Y11_N18; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[4\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { B[4] FullAdder8bit:inst|s[4]~19 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.466 ns FullAdder8bit:inst\|s\[5\]~21 3 COMB LCCOMB_X61_Y11_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.466 ns; Loc. = LCCOMB_X61_Y11_N20; Fanout = 2; COMB Node = 'FullAdder8bit:inst\|s\[5\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FullAdder8bit:inst|s[4]~19 FullAdder8bit:inst|s[5]~21 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.537 ns FullAdder8bit:inst\|s\[6\]~23 4 COMB LCCOMB_X61_Y11_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.537 ns; Loc. = LCCOMB_X61_Y11_N22; Fanout = 1; COMB Node = 'FullAdder8bit:inst\|s\[6\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FullAdder8bit:inst|s[5]~21 FullAdder8bit:inst|s[6]~23 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.947 ns FullAdder8bit:inst\|s\[7\]~24 5 COMB LCCOMB_X61_Y11_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 7.947 ns; Loc. = LCCOMB_X61_Y11_N24; Fanout = 1; COMB Node = 'FullAdder8bit:inst\|s\[7\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { FullAdder8bit:inst|s[6]~23 FullAdder8bit:inst|s[7]~24 } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.031 ns FullAdder8bit:inst\|s\[7\] 6 REG LCFF_X61_Y11_N25 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.031 ns; Loc. = LCFF_X61_Y11_N25; Fanout = 3; REG Node = 'FullAdder8bit:inst\|s\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FullAdder8bit:inst|s[7]~24 FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 23.56 % ) " "Info: Total cell delay = 1.892 ns ( 23.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 76.44 % ) " "Info: Total interconnect delay = 6.139 ns ( 76.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.031 ns" { B[4] FullAdder8bit:inst|s[4]~19 FullAdder8bit:inst|s[5]~21 FullAdder8bit:inst|s[6]~23 FullAdder8bit:inst|s[7]~24 FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.031 ns" { B[4] {} B[4]~combout {} FullAdder8bit:inst|s[4]~19 {} FullAdder8bit:inst|s[5]~21 {} FullAdder8bit:inst|s[6]~23 {} FullAdder8bit:inst|s[7]~24 {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.000ns 6.139ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.414ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.184 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 56 64 232 72 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.537 ns) 3.184 ns FullAdder8bit:inst\|s\[7\] 2 REG LCFF_X61_Y11_N25 3 " "Info: 2: + IC(1.785 ns) + CELL(0.537 ns) = 3.184 ns; Loc. = LCFF_X61_Y11_N25; Fanout = 3; REG Node = 'FullAdder8bit:inst\|s\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { Clk FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.94 % ) " "Info: Total cell delay = 1.399 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.06 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.031 ns" { B[4] FullAdder8bit:inst|s[4]~19 FullAdder8bit:inst|s[5]~21 FullAdder8bit:inst|s[6]~23 FullAdder8bit:inst|s[7]~24 FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.031 ns" { B[4] {} B[4]~combout {} FullAdder8bit:inst|s[4]~19 {} FullAdder8bit:inst|s[5]~21 {} FullAdder8bit:inst|s[6]~23 {} FullAdder8bit:inst|s[7]~24 {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.000ns 6.139ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.414ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk FullAdder8bit:inst|s[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} FullAdder8bit:inst|s[7] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Cout FullAdder8bit:inst\|s\[6\] 9.466 ns register " "Info: tco from clock \"Clk\" to destination pin \"Cout\" through register \"FullAdder8bit:inst\|s\[6\]\" is 9.466 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.184 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 56 64 232 72 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.537 ns) 3.184 ns FullAdder8bit:inst\|s\[6\] 2 REG LCFF_X61_Y11_N23 3 " "Info: 2: + IC(1.785 ns) + CELL(0.537 ns) = 3.184 ns; Loc. = LCFF_X61_Y11_N23; Fanout = 3; REG Node = 'FullAdder8bit:inst\|s\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { Clk FullAdder8bit:inst|s[6] } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.94 % ) " "Info: Total cell delay = 1.399 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.06 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk FullAdder8bit:inst|s[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} FullAdder8bit:inst|s[6] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.032 ns + Longest register pin " "Info: + Longest register to pin delay is 6.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FullAdder8bit:inst\|s\[6\] 1 REG LCFF_X61_Y11_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y11_N23; Fanout = 3; REG Node = 'FullAdder8bit:inst\|s\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FullAdder8bit:inst|s[6] } "NODE_NAME" } } { "FullAdder8bit.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/FullAdder8bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.410 ns) 1.143 ns inst2~1 2 COMB LCCOMB_X62_Y11_N2 1 " "Info: 2: + IC(0.733 ns) + CELL(0.410 ns) = 1.143 ns; Loc. = LCCOMB_X62_Y11_N2; Fanout = 1; COMB Node = 'inst2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { FullAdder8bit:inst|s[6] inst2~1 } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { -16 584 648 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 1.782 ns inst2 3 COMB LCCOMB_X62_Y11_N28 1 " "Info: 3: + IC(0.246 ns) + CELL(0.393 ns) = 1.782 ns; Loc. = LCCOMB_X62_Y11_N28; Fanout = 1; COMB Node = 'inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { inst2~1 inst2 } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { -16 584 648 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(2.818 ns) 6.032 ns Cout 4 PIN PIN_AE23 0 " "Info: 4: + IC(1.432 ns) + CELL(2.818 ns) = 6.032 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.250 ns" { inst2 Cout } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 48 648 824 64 "Cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.621 ns ( 60.03 % ) " "Info: Total cell delay = 3.621 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.411 ns ( 39.97 % ) " "Info: Total interconnect delay = 2.411 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { FullAdder8bit:inst|s[6] inst2~1 inst2 Cout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.032 ns" { FullAdder8bit:inst|s[6] {} inst2~1 {} inst2 {} Cout {} } { 0.000ns 0.733ns 0.246ns 1.432ns } { 0.000ns 0.410ns 0.393ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { Clk FullAdder8bit:inst|s[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { Clk {} Clk~combout {} FullAdder8bit:inst|s[6] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { FullAdder8bit:inst|s[6] inst2~1 inst2 Cout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.032 ns" { FullAdder8bit:inst|s[6] {} inst2~1 {} inst2 {} Cout {} } { 0.000ns 0.733ns 0.246ns 1.432ns } { 0.000ns 0.410ns 0.393ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] ClkEn Clk 0.607 ns register " "Info: th for register \"Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ClkEn\", clock pin = \"Clk\") is 0.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.174 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 56 64 232 72 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.537 ns) 3.174 ns Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X62_Y11_N31 1 " "Info: 2: + IC(1.775 ns) + CELL(0.537 ns) = 3.174 ns; Loc. = LCFF_X62_Y11_N31; Fanout = 1; REG Node = 'Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { Clk Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.08 % ) " "Info: Total cell delay = 1.399 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.775 ns ( 55.92 % ) " "Info: Total interconnect delay = 1.775 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { Clk Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { Clk {} Clk~combout {} Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.833 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ClkEn 1 PIN PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'ClkEn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkEn } "NODE_NAME" } } { "BinaryCounter8bit.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW4/Pt2/BinaryCounter8bit.bdf" { { 72 64 232 88 "ClkEn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.660 ns) 2.833 ns Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X62_Y11_N31 1 " "Info: 2: + IC(1.174 ns) + CELL(0.660 ns) = 2.833 ns; Loc. = LCFF_X62_Y11_N31; Fanout = 1; REG Node = 'Reg8:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { ClkEn Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 58.56 % ) " "Info: Total cell delay = 1.659 ns ( 58.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 41.44 % ) " "Info: Total interconnect delay = 1.174 ns ( 41.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { ClkEn Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { ClkEn {} ClkEn~combout {} Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { Clk Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { Clk {} Clk~combout {} Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { ClkEn Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { ClkEn {} ClkEn~combout {} Reg8:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.174ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 12:28:59 2010 " "Info: Processing ended: Sat Feb 27 12:28:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
