Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/ALU_32/alutb_isim_beh.exe -prj C:/Xilinx/ALU_32/alutb_beh.prj work.alutb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/ALU_32/alu2.v" into library work
Analyzing Verilog file "C:/Xilinx/ALU_32/alutb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module rshift
Compiling module lshift
Compiling module shift
Compiling module and1
Compiling module or1
Compiling module not1
Compiling module exor1
Compiling module logicunit32bit_1
Compiling module addcarry
Compiling module add
Compiling module sub
Compiling module subcarry
Compiling module incremen22
Compiling module decremen22
Compiling module trd
Compiling module alu2
Compiling module alutb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable C:/Xilinx/ALU_32/alutb_isim_beh.exe
Fuse Memory Usage: 28252 KB
Fuse CPU Usage: 546 ms
