{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604563805074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604563805074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:10:04 2020 " "Processing started: Thu Nov 05 16:10:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604563805074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604563805074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604563805074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1604563805299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk_50m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk_50m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk_50M-behavior " "Found design unit 1: div_clk_50M-behavior" {  } { { "div_clk_50M.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/div_clk_50M.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_clk_50M " "Found entity 1: div_clk_50M" {  } { { "div_clk_50M.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/div_clk_50M.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_tube.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_tube.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_tube-behavior " "Found design unit 1: disp_tube-behavior" {  } { { "disp_tube.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/disp_tube.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_tube " "Found entity 1: disp_tube" {  } { { "disp_tube.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/disp_tube.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd45s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd45s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CD45s-behavior " "Found design unit 1: CD45s-behavior" {  } { { "CD45s.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/CD45s.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""} { "Info" "ISGN_ENTITY_NAME" "1 CD45s " "Found entity 1: CD45s" {  } { { "CD45s.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/CD45s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLight-bdf_type " "Found design unit 1: TrafficLight-bdf_type" {  } { { "TrafficLight.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Found entity 1: TrafficLight" {  } { { "TrafficLight.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604563805602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604563805632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_inst " "Elaborating entity \"control\" for hierarchy \"control:b2v_inst\"" {  } { { "TrafficLight.vhd" "b2v_inst" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563805632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_dir_flag control.vhd(53) " "VHDL Process Statement warning at control.vhd(53): signal \"r_dir_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_seg_en control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_seg_en\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ew_red control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ew_red\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ew_yellow control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ew_yellow\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ew_green control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ew_green\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ns_red control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ns_red\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ns_yellow control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ns_yellow\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_ns_green control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_ns_green\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_tens_ew control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_tens_ew\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_units_ew control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_units_ew\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_tens_ns control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_tens_ns\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_tim_units_ns control.vhd(33) " "VHDL Process Statement warning at control.vhd(33): inferring latch(es) for signal or variable \"r_tim_units_ns\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[0\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[1\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[2\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ns\[3\] control.vhd(33) " "Inferred latch for \"r_tim_units_ns\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[0\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[1\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[2\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ns\[3\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ns\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[0\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[1\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[2\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_units_ew\[3\] control.vhd(33) " "Inferred latch for \"r_tim_units_ew\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[0\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[0\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[1\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[1\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[2\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[2\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_tim_tens_ew\[3\] control.vhd(33) " "Inferred latch for \"r_tim_tens_ew\[3\]\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ns_green control.vhd(33) " "Inferred latch for \"r_ns_green\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ns_yellow control.vhd(33) " "Inferred latch for \"r_ns_yellow\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ns_red control.vhd(33) " "Inferred latch for \"r_ns_red\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ew_green control.vhd(33) " "Inferred latch for \"r_ew_green\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ew_yellow control.vhd(33) " "Inferred latch for \"r_ew_yellow\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ew_red control.vhd(33) " "Inferred latch for \"r_ew_red\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_seg_en control.vhd(33) " "Inferred latch for \"r_seg_en\" at control.vhd(33)" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604563805642 "|TrafficLight|control:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD45s CD45s:b2v_inst1 " "Elaborating entity \"CD45s\" for hierarchy \"CD45s:b2v_inst1\"" {  } { { "TrafficLight.vhd" "b2v_inst1" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563805652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_tube disp_tube:b2v_inst4 " "Elaborating entity \"disp_tube\" for hierarchy \"disp_tube:b2v_inst4\"" {  } { { "TrafficLight.vhd" "b2v_inst4" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563805652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk_50M div_clk_50M:b2v_inst8 " "Elaborating entity \"div_clk_50M\" for hierarchy \"div_clk_50M:b2v_inst8\"" {  } { { "TrafficLight.vhd" "b2v_inst8" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563805652 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control:b2v_inst\|r_ns_yellow control:b2v_inst\|r_ew_yellow " "Duplicate LATCH primitive \"control:b2v_inst\|r_ns_yellow\" merged with LATCH primitive \"control:b2v_inst\|r_ew_yellow\"" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604563806000 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1604563806000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604563806128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604563806305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604563806305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604563806335 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604563806335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604563806335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604563806335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604563806345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:10:06 2020 " "Processing ended: Thu Nov 05 16:10:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604563806345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604563806345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604563806345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604563806345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604563807790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604563807790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:10:07 2020 " "Processing started: Thu Nov 05 16:10:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604563807790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604563807790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604563807790 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604563807853 ""}
{ "Info" "0" "" "Project  = TrafficLight" {  } {  } 0 0 "Project  = TrafficLight" 0 0 "Fitter" 0 0 1604563807853 ""}
{ "Info" "0" "" "Revision = TrafficLight" {  } {  } 0 0 "Revision = TrafficLight" 0 0 "Fitter" 0 0 1604563807853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1604563807898 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrafficLight EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"TrafficLight\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604563807906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604563807936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604563807936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604563807936 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604563807993 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604563808136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604563808136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604563808136 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604563808136 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604563808136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604563808136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604563808136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604563808136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604563808136 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604563808136 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604563808146 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1604563808745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLight.sdc " "Synopsys Design Constraints File file not found: 'TrafficLight.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604563808746 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604563808746 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604563808748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604563808749 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604563808750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_sys_clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node i_sys_clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604563808760 ""}  } { { "TrafficLight.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/TrafficLight.vhd" 28 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 409 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604563808760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:b2v_inst\|r_tim_tens_ew\[3\]~2  " "Automatically promoted node control:b2v_inst\|r_tim_tens_ew\[3\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604563808760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CD45s:b2v_inst1\|r_tim_carry~1 " "Destination node CD45s:b2v_inst1\|r_tim_carry~1" {  } { { "CD45s.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/CD45s.vhd" 24 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CD45s:b2v_inst1|r_tim_carry~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 371 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604563808760 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604563808760 ""}  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:b2v_inst|r_tim_tens_ew[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604563808760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_clk_50M:b2v_inst8\|r_div_clk  " "Automatically promoted node div_clk_50M:b2v_inst8\|r_div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604563808761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:b2v_inst\|r_ew_red~0 " "Destination node control:b2v_inst\|r_ew_red~0" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:b2v_inst|r_ew_red~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604563808761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:b2v_inst\|r_ew_green~0 " "Destination node control:b2v_inst\|r_ew_green~0" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:b2v_inst|r_ew_green~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604563808761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:b2v_inst\|r_ns_red~0 " "Destination node control:b2v_inst\|r_ns_red~0" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:b2v_inst|r_ns_red~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604563808761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:b2v_inst\|r_seg_en~0 " "Destination node control:b2v_inst\|r_seg_en~0" {  } { { "control.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/control.vhd" 33 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:b2v_inst|r_seg_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604563808761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_clk_50M:b2v_inst8\|r_div_clk~0 " "Destination node div_clk_50M:b2v_inst8\|r_div_clk~0" {  } { { "div_clk_50M.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/div_clk_50M.vhd" 26 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_clk_50M:b2v_inst8|r_div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604563808761 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604563808761 ""}  } { { "div_clk_50M.vhd" "" { Text "D:/Workspace/FPGA/TrafficLight11.1/div_clk_50M.vhd" 26 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_clk_50M:b2v_inst8|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604563808761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604563808907 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604563808907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604563808907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604563808908 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604563808908 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604563808909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604563808909 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604563808909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604563808909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604563808910 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604563808910 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604563808937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604563809306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604563809386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604563809386 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604563809857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604563809857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604563810018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "D:/Workspace/FPGA/TrafficLight11.1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604563810537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604563810537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604563811238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604563811238 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604563811238 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604563811248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604563811278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604563811498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604563811518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604563811608 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604563812087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/FPGA/TrafficLight11.1/output_files/TrafficLight.fit.smsg " "Generated suppressed messages file D:/Workspace/FPGA/TrafficLight11.1/output_files/TrafficLight.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604563812577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5547 " "Peak virtual memory: 5547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604563812732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:10:12 2020 " "Processing ended: Thu Nov 05 16:10:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604563812732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604563812732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604563812732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604563812732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604563814037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604563814037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:10:13 2020 " "Processing started: Thu Nov 05 16:10:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604563814037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604563814037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604563814037 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604563814657 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604563814677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604563814884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:10:14 2020 " "Processing ended: Thu Nov 05 16:10:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604563814884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604563814884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604563814884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604563814884 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604563815467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604563816306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:10:16 2020 " "Processing started: Thu Nov 05 16:10:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604563816306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604563816306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrafficLight -c TrafficLight " "Command: quartus_sta TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604563816306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1604563816366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1604563816456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604563816456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604563816486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604563816486 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1604563816586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLight.sdc " "Synopsys Design Constraints File file not found: 'TrafficLight.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1604563816616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1604563816616 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_sys_clk i_sys_clk " "create_clock -period 1.000 -name i_sys_clk i_sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816616 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_sys_emergency i_sys_emergency " "create_clock -period 1.000 -name i_sys_emergency i_sys_emergency" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816616 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk_50M:b2v_inst8\|r_div_clk div_clk_50M:b2v_inst8\|r_div_clk " "create_clock -period 1.000 -name div_clk_50M:b2v_inst8\|r_div_clk div_clk_50M:b2v_inst8\|r_div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816616 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CD45s:b2v_inst1\|r_tim_carry CD45s:b2v_inst1\|r_tim_carry " "create_clock -period 1.000 -name CD45s:b2v_inst1\|r_tim_carry CD45s:b2v_inst1\|r_tim_carry" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816616 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_sys_rst i_sys_rst " "create_clock -period 1.000 -name i_sys_rst i_sys_rst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816616 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816616 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1604563816713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816714 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604563816715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1604563816721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1604563816736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604563816736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.677 " "Worst-case setup slack is -3.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.677             -25.161 i_sys_rst  " "   -3.677             -25.161 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.880             -57.356 i_sys_clk  " "   -2.880             -57.356 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -8.119 div_clk_50M:b2v_inst8\|r_div_clk  " "   -1.324              -8.119 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605              -8.246 i_sys_emergency  " "   -0.605              -8.246 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    0.318               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563816738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.124 " "Worst-case hold slack is -1.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.124             -10.726 i_sys_rst  " "   -1.124             -10.726 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726              -9.636 i_sys_emergency  " "   -0.726              -9.636 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -0.625 div_clk_50M:b2v_inst8\|r_div_clk  " "   -0.353              -0.625 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.079 i_sys_clk  " "   -0.079              -0.079 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    0.385               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563816740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.054 " "Worst-case recovery slack is -1.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054              -1.054 CD45s:b2v_inst1\|r_tim_carry  " "   -1.054              -1.054 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.350 i_sys_clk  " "   -0.046              -0.350 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 div_clk_50M:b2v_inst8\|r_div_clk  " "    0.279               0.000 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563816742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.626 " "Worst-case removal slack is -0.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -3.860 div_clk_50M:b2v_inst8\|r_div_clk  " "   -0.626              -3.860 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -1.609 i_sys_clk  " "   -0.098              -1.609 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    1.070               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563816743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 i_sys_clk  " "   -3.000             -36.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_sys_emergency  " "   -3.000              -3.000 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_sys_rst  " "   -3.000              -3.000 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 div_clk_50M:b2v_inst8\|r_div_clk  " "   -1.000              -9.000 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 CD45s:b2v_inst1\|r_tim_carry  " "   -1.000              -1.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563816745 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1604563816838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1604563816858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1604563817148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1604563817188 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604563817188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.140 " "Worst-case setup slack is -3.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.140             -18.987 i_sys_rst  " "   -3.140             -18.987 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514             -47.488 i_sys_clk  " "   -2.514             -47.488 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065              -6.320 div_clk_50M:b2v_inst8\|r_div_clk  " "   -1.065              -6.320 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -4.678 i_sys_emergency  " "   -0.381              -4.678 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    0.398               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.106 " "Worst-case hold slack is -1.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106             -10.783 i_sys_rst  " "   -1.106             -10.783 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -9.378 i_sys_emergency  " "   -0.693              -9.378 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.228 div_clk_50M:b2v_inst8\|r_div_clk  " "   -0.228              -0.228 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.094 i_sys_clk  " "   -0.094              -0.094 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    0.341               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.949 " "Worst-case recovery slack is -0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -0.949 CD45s:b2v_inst1\|r_tim_carry  " "   -0.949              -0.949 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.091 i_sys_clk  " "   -0.013              -0.091 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 div_clk_50M:b2v_inst8\|r_div_clk  " "    0.239               0.000 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.487 " "Worst-case removal slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -2.860 div_clk_50M:b2v_inst8\|r_div_clk  " "   -0.487              -2.860 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.125 i_sys_clk  " "   -0.042              -0.125 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    1.030               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 i_sys_clk  " "   -3.000             -36.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_sys_emergency  " "   -3.000              -3.000 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_sys_rst  " "   -3.000              -3.000 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 div_clk_50M:b2v_inst8\|r_div_clk  " "   -1.000              -9.000 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 CD45s:b2v_inst1\|r_tim_carry  " "   -1.000              -1.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817208 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1604563817368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1604563817448 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1604563817448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.653 " "Worst-case setup slack is -1.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653              -7.364 i_sys_rst  " "   -1.653              -7.364 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172             -18.836 i_sys_clk  " "   -1.172             -18.836 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -1.132 div_clk_50M:b2v_inst8\|r_div_clk  " "   -0.316              -1.132 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 i_sys_emergency  " "    0.094               0.000 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    0.626               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.629 " "Worst-case hold slack is -0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629              -7.127 i_sys_rst  " "   -0.629              -7.127 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446              -6.257 i_sys_emergency  " "   -0.446              -6.257 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -0.991 div_clk_50M:b2v_inst8\|r_div_clk  " "   -0.299              -0.991 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.150 i_sys_clk  " "   -0.150              -0.150 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    0.208               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.719 " "Worst-case recovery slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -0.719 CD45s:b2v_inst1\|r_tim_carry  " "   -0.719              -0.719 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -2.977 i_sys_clk  " "   -0.104              -2.977 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 div_clk_50M:b2v_inst8\|r_div_clk  " "    0.029               0.000 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.416 " "Worst-case removal slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -2.660 div_clk_50M:b2v_inst8\|r_div_clk  " "   -0.416              -2.660 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -3.787 i_sys_clk  " "   -0.144              -3.787 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 CD45s:b2v_inst1\|r_tim_carry  " "    0.585               0.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.841 i_sys_clk  " "   -3.000             -37.841 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.770 i_sys_emergency  " "   -3.000              -4.770 i_sys_emergency " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.498 i_sys_rst  " "   -3.000              -4.498 i_sys_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 div_clk_50M:b2v_inst8\|r_div_clk  " "   -1.000              -9.000 div_clk_50M:b2v_inst8\|r_div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 CD45s:b2v_inst1\|r_tim_carry  " "   -1.000              -1.000 CD45s:b2v_inst1\|r_tim_carry " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604563817488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604563817835 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604563817835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604563817928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:10:17 2020 " "Processing ended: Thu Nov 05 16:10:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604563817928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604563817928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604563817928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604563817928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604563819316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604563819316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:10:19 2020 " "Processing started: Thu Nov 05 16:10:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604563819316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604563819316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604563819316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight_6_1200mv_85c_slow.vho D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight_6_1200mv_85c_slow.vho in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight_6_1200mv_0c_slow.vho D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight_6_1200mv_0c_slow.vho in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight_min_1200mv_0c_fast.vho D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight_min_1200mv_0c_fast.vho in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight.vho D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight.vho in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight_6_1200mv_85c_vhd_slow.sdo D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight_6_1200mv_0c_vhd_slow.sdo D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight_min_1200mv_0c_vhd_fast.sdo D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight_vhd.sdo D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/ simulation " "Generated file TrafficLight_vhd.sdo in folder \"D:/Workspace/FPGA/TrafficLight11.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604563819801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604563819833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:10:19 2020 " "Processing ended: Thu Nov 05 16:10:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604563819833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604563819833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604563819833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604563819833 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604563820438 ""}
