// [armdata.js]
// ARM instruction-set data.
//
// [License]
// Public Domain.

(function($export, $as) {
"use strict";

$export[$as] = {
  architectures: [
    "T16",
    "T32",
    "A32",
    "A64"
  ],

  features: [
    "ARMv4",
    "ARMv4T",
    "ARMv5T",
    "ARMv5TE",
    "ARMv6",
    "ARMv6K",
    "ARMv6T2",
    "ARMv7",
    "ARMv8",
    "ARMv8.1",
    "ARMv8.2",

    "CRC",
    "DIV",
    "SECURITY"
  ],

  registers: {
    "r"   : { kind: "gp"  , any: "r"   , names: ["r8-31"] },
    "x"   : { kind: "gp"  , any: "x"   , names: ["x8-31"] },
    "s"   : { kind: "vfp" , any: "s"   , names: ["s8-31"] },
    "d"   : { kind: "vfp" , any: "d"   , names: ["d8-31"] },
    "v"   : { kind: "vfp" , any: "v"   , names: ["v8-31"] }
  },

  instructions: [
    ["adc<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0101|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["adc<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0101|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["adc<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0101|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["adcs<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0101|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["adcs<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0101|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["adcs<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0101|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["add<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0100|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["add<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0100|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["add<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0100|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["adds<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0100|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["adds<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0100|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["adds<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0100|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    // ADR
    ["and<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0000|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["and<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0000|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["and<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0000|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["ands<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0000|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["ands<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0000|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["ands<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0000|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["asr<Cond>"             , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|0|0000|Rd|Imm5|100|Rm"                 , "ARMv4+"],
    ["asr<Cond>"             , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|0|0000|Rd|Rm |0101|Rn"                 , "ARMv4+"],
    ["asrs<Cond>"            , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|1|0000|Rd|Imm5|100|Rm"                 , "ARMv4+"],
    ["asrs<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|1|0000|Rd|Rm |0101|Rn"                 , "ARMv4+"],

    ["b<Cond>"               , "Label"                           , "A32", "Cond|101|0|Imm24"                                    , "ARMv4+"],
    ["bfc<Cond>"             , "Rd,#LSB,#Width"                  , "A32", "Cond|011|1110|MSB|Rd|LSB|001|1111"                   , "ARMv7+ ARMv6T2"],
    ["bfi<Cond>"             , "Rd,Rn,#LSB,#Width"               , "A32", "Cond|011|1110|MSB|Rd|LSB|001|Rn"                     , "ARMv7+ ARMv6T2"],
    ["bic<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|1110|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["bic<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|1110|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["bic<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|1110|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["bics<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|1110|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["bics<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|1110|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["bics<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|1110|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["bkpt<Cond>"            , "#Imm16"                          , "A32", "Cond|000|1|0|0|1|0|Imm12|0111|Imm4"                  , "ARMv6+ ARMv5T"],
    ["bl<Cond>"              , "Label"                           , "A32", "Cond|101|1|Imm24"                                    , "ARMv4+"],
    ["blx<Cond>"             , "Label"                           , "A32", "1111|101|H|Imm24"                                    , "ARMv4+"],
    ["blx"                   , "Rm"                              , "A32", "Cond|000|1001|0|1111|1111|1111|0011|Rm"              , "ARMv6+ ARMv5T"],
    ["bx<Cond>"              , "Rm"                              , "A32", "Cond|000|1001|0|1111|1111|1111|0001|Rm"              , "ARMv5T+ ARMv4T"],
    ["bxj<Cond>"             , "Rm"                              , "A32", "Cond|000|1001|0|1111|1111|1111|0010|Rm"              , "ARMv6+ ARMv5TE"],

    ["clrex"                 , ""                                , "A32", "1111|010|1011|1|1111|1111|0000|0001|1111"            , "?"],
    ["clz<Cond>"             , "Rd,Rm"                           , "A32", "Cond|000|1011|0|1111|Rd|1111|0001|Rm"                , "ARMv6+ ARMv5T"],
    ["cmn<Cond>"             , "Rn,#Imm12_A32"                   , "A32", "Cond|001|1011|1|Rn|0000|Imm12_A32"                   , "ARMv4+"],
    ["cmn<Cond>"             , "Rn,Rm,{Shift}"                   , "A32", "Cond|000|1011|1|Rn|0000|Shift|SType|0|Rm"            , "ARMv4+"],
    ["cmn<Cond>"             , "Rn,Rm,SType Rs"                  , "A32", "Cond|000|1011|1|Rn|0000|Rs|0|SType|1|Rm"             , "ARMv4+"],
    ["cmp<Cond>"             , "Rn,#Imm12_A32"                   , "A32", "Cond|001|1010|1|Rn|0000|Imm12_A32"                   , "ARMv4+"],
    ["cmp<Cond>"             , "Rn,Rm,{Shift}"                   , "A32", "Cond|000|1010|1|Rn|0000|Shift|SType|0|Rm"            , "ARMv4+"],
    ["cmp<Cond>"             , "Rn,Rm,SType Rs"                  , "A32", "Cond|000|1010|1|Rn|0000|Rs|0|SType|1|Rm"             , "ARMv4+"],
    ["cps"                   , "#Imm5"                           , "A32", "1111|000|1000|0|0010|0000|000|000|0|Imm5"            , "?"],
    ["cpsid"                 , "#AIF"                            , "A32", "1111|000|1000|0|1100|0000|000|AIF:3|0|00000"         , "?"],
    ["cpsid"                 , "#AIF,#Imm5"                      , "A32", "1111|000|1000|0|1110|0000|000|AIF:3|0|Imm5"          , "?"],
    ["cpsie"                 , "#AIF"                            , "A32", "1111|000|1000|0|1000|0000|000|AIF:3|0|00000"         , "?"],
    ["cpsie"                 , "#AIF,#Imm5"                      , "A32", "1111|000|1000|0|1010|0000|000|AIF:3|0|Imm5"          , "?"],
    ["crc32b<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1000|0|Rn|Rd|0000|0100|Rm"                  , "ARMv8.1+ CRC"],
    ["crc32h<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1001|0|Rn|Rd|0000|0100|Rm"                  , "ARMv8.1+ CRC"],
    ["crc32w<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1010|0|Rn|Rd|0000|0100|Rm"                  , "ARMv8.1+ CRC"],
    ["crc32cb<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|000|1000|0|Rn|Rd|0010|0100|Rm"                  , "ARMv8.1+ CRC"],
    ["crc32ch<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|000|1001|0|Rn|Rd|0010|0100|Rm"                  , "ARMv8.1+ CRC"],
    ["crc32cw<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|000|1010|0|Rn|Rd|0010|0100|Rm"                  , "ARMv8.1+ CRC"],

    ["dbg<Cond>"             , "#Imm4"                           , "A32", "Cond|001|1001|0|0000|1111|0000|1111|Imm4"            , "ARMv7+ ARMv8-"],
    ["dmb"                   , "#Imm4"                           , "A32", "1111|010|1011|1|1111|1111|0000|0101|Imm4"            , "?"],
    ["dsb"                   , "#Imm4"                           , "A32", "1111|010|1011|1|1111|1111|0000|0100|Imm4"            , "?"],

    ["eor<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0001|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["eor<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0001|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["eor<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0001|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["eors<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0001|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["eors<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0001|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["eors<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0001|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["eret<Cond>"            , ""                                , "A32", "Cond|000|1011|0|0000|0000|0000|0110|1110"            , "?"],

    ["hlt<Cond>"             , "#Imm16"                          , "A32", "Cond|000|1000|0|Imm16[15:4]|0111|Imm16[3:0]"         , "?"],
    ["hvc<Cond>"             , "#Imm16"                          , "A32", "Cond|000|1010|0|Imm16[15:4]|0111|Imm16[3:0]"         , "?"],

    ["isb"                   , "#Imm4"                           , "A32", "1111|010|1011|1|1111|1111|0000|0110|Imm4"            , "?"],

    ["lda<Cond>"             , "Rt,[Rn]"                         , "A32", "Cond|000|1100|1|Rn|Rt|1100|1001|1111"                , "?"],
    ["ldab<Cond>"            , "Rt,[Rn]"                         , "A32", "Cond|000|1110|1|Rn|Rt|1100|1001|1111"                , "?"],
    ["ldaex<Cond>"           , "Rt,[Rn]"                         , "A32", "Cond|000|1100|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldaexb<Cond>"          , "Rt,[Rn]"                         , "A32", "Cond|000|1110|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldaexd<Cond>"          , "Rt,Rt2,[Rn]"                     , "A32", "Cond|000|1101|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldaexh<Cond>"          , "Rt,[Rn]"                         , "A32", "Cond|000|1111|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldah<Cond>"            , "Rt,[Rn]"                         , "A32", "Cond|000|1111|1|Rn|Rt|1100|1001|1111"                , "?"],
    // LDC
    ["ldmda"                 , "[Rn]{!},RegList"                 , "A32", "Cond|100|000|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldmda<Cond>"           , "[Rn]{!},RegList"                 , "A32", "Cond|100|001|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldmdb"                 , "[Rn]{!},RegList"                 , "A32", "Cond|100|100|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldmdb<Cond>"           , "[Rn]{!},RegList"                 , "A32", "Cond|100|101|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldmia"                 , "[Rn]{!},RegList"                 , "A32", "Cond|100|010|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldmia<Cond>"           , "[Rn]{!},RegList"                 , "A32", "Cond|100|011|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldmib"                 , "[Rn]{!},RegList"                 , "A32", "Cond|100|110|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldmib<Cond>"           , "[Rn]{!},RegList"                 , "A32", "Cond|100|111|W|1|Rn|RegList"                         , "ARMv4+"],
    ["ldr<Cond>"             , "Rt,[Rn,{#+/-Imm12}]{!}"          , "A32", "Cond|010|P|U|0|W|1|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["ldr<Cond>"             , "Rt,[Rn,+/-Rm,{Shift}]{!}"        , "A32", "Cond|011|P|U|0|W|1|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["ldrt<Cond>"            , "Rt,[Rn,{#+/-Imm12}]!"            , "A32", "Cond|010|0|U|0|1|1|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["ldrt<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]!"          , "A32", "Cond|011|0|U|0|1|1|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["ldrb<Cond>"            , "Rt,[Rn,{#+/-Imm12}]{!}"          , "A32", "Cond|010|P|U|1|W|1|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["ldrb<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]{!}"        , "A32", "Cond|011|P|U|1|W|1|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["ldrbt<Cond>"           , "Rt,[Rn,{#+/-Imm12}]!"            , "A32", "Cond|010|0|U|1|1|1|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["ldrbt<Cond>"           , "Rt,[Rn,+/-Rm,{Shift}]!"          , "A32", "Cond|011|0|U|1|1|1|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["ldrd<Cond>"            , "Rt,Rt2,[Rn,{+/-Rm}]{!}"          , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000|1101|Rm"               , "ARMv6+ ARMv5TE"],
    ["ldrd<Cond>"            , "Rt,Rt2,[Rn,{#+/-Imm8}]{!}"       , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|Imm8[7:4]|1101|Imm8[3:0]"   , "ARMv6+ ARMv5TE"],
    ["ldrex<Cond>"           , "Rt,[Rn]"                         , "A32", "Cond|000|1|1|0|0|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6"],
    ["ldrexd<Cond>"          , "Rt,Rt2,[Rn]"                     , "A32", "Cond|000|1|1|0|1|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6K"],
    ["ldrexb<Cond>"          , "Rt,[Rn]"                         , "A32", "Cond|000|1|1|1|0|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6K"],
    ["ldrexh<Cond>"          , "Rt,[Rn]"                         , "A32", "Cond|000|1|1|1|1|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6K"],
    ["ldrh<Cond>"            , "Rt,[Rn,+/-Rm]{!}"                , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000|1011|Rm"               , "ARMv4+"],
    ["ldrh<Cond>"            , "Rt,[Rn,{#+/-Imm8}]{!}"           , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|Imm8[7:4]|1011|Imm8[3:0]"   , "ARMv4+"],
    ["ldrht<Cond>"           , "Rt,[Rn,+/-Rm]!"                  , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000|1011|Rm"               , "ARMv7+ ARMv6T2"],
    ["ldrht<Cond>"           , "Rt,[Rn,{#+/-Imm8}]!"             , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|Imm8[7:4]|1011|Imm8[3:0]"   , "ARMv7+ ARMv6T2"],
    ["ldrsb<Cond>"           , "Rt,[Rn,{+/-Rm}]{!}"              , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000|1101|Rm"               , "ARMv4+"],
    ["ldrsb<Cond>"           , "Rt,[Rn,{#+/-Imm8}]{!}"           , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|Imm8[7:4]|1101|Imm8[3:0]"   , "ARMv4+"],
    ["ldrsbt<Cond>"          , "Rt,[Rn,+/-Rm]!"                  , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000|1011|Rm"               , "ARMv7+ ARMv6T2"],
    ["ldrsbt<Cond>"          , "Rt,[Rn,{#+/-Imm8}]!"             , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|Imm8[7:4]|1011|Imm8[3:0]"   , "ARMv7+ ARMv6T2"],
    ["ldrsh<Cond>"           , "Rt,[Rn,{+/-Rm}]{!}"              , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000|1111|Rm"               , "ARMv4+"],
    ["ldrsh<Cond>"           , "Rt,[Rn,{#+/-Imm8}]{!}"           , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|Imm8[7:4]|1111|Imm8[3:0]"   , "ARMv4+"],
    ["ldrsht<Cond>"          , "Rt,[Rn,+/-Rm]!"                  , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000|1111|Rm"               , "ARMv7+ ARMv6T2"],
    ["ldrsht<Cond>"          , "Rt,[Rn,{#+/-Imm8}]!"             , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|Imm8[7:4]|1111|Imm8[3:0]"   , "ARMv7+ ARMv6T2"],
    ["lsl<Cond>"             , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|0|0000|Rd|Imm5|000|Rm"                 , "ARMv4+"],
    ["lsl<Cond>"             , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|0|0000|Rd|Rm|0001|Rn"                  , "ARMv4+"],
    ["lsls<Cond>"            , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|1|0000|Rd|Imm5|000|Rm"                 , "ARMv4+"],
    ["lsls<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|1|0000|Rd|Rm|0001|Rn"                  , "ARMv4+"],
    ["lsr<Cond>"             , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|0|0000|Rd|Imm5|010|Rm"                 , "ARMv4+"],
    ["lsr<Cond>"             , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|0|0000|Rd|Rm|0011|Rn"                  , "ARMv4+"],
    ["lsrs<Cond>"            , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|1|0000|Rd|Imm5|010|Rm"                 , "ARMv4+"],
    ["lsrs<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|1|0000|Rd|Rm|0011|Rn"                  , "ARMv4+"],

    ["mcr<Cond>"             , "#CoProc,#Opc1,Rt,CRn,CRm,{#Opc2}", "A32", "Cond|111|0|Opc1:2|0|CRn:4|Rt|CoProc:4|Opc2:2|1|CRm:4", "?"],
    ["mcrr<Cond>"            , "#CoProc,#Opc1,Rt,Rt2,CRm"        , "A32", "Cond|110|0010|0|Rt2|Rt|CoProc:4|Opc1:2|CRm:4"        , "?"],
    ["mla<Cond>"             , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|0001|0|Rd|Ra|Rm|1001|Rn"                    , "ARMv4+"],
    ["mlas<Cond>"            , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|0001|1|Rd|Ra|Rm|1001|Rn"                    , "ARMv4+"],
    ["mls<Cond>"             , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|0011|0|Rd|Ra|Rm|1001|Rn"                    , "ARMv7+ ARMv6T2"],
    ["mov<Cond>"             , "Rd,#Imm12_A32"                   , "A32", "Cond|001|1101|0|0000|Rd|Imm12_A32"                   , "ARMv4+"],
    ["mov<Cond>"             , "Rd,Rm"                           , "A32", "Cond|000|1101|0|0000|Rd|00000000|Rm"                 , "ARMv4+"],
    ["movs<Cond>"            , "Rd,#Imm12_A32"                   , "A32", "Cond|001|1101|1|0000|Rd|Imm12_A32"                   , "ARMv4+"],
    ["movs<Cond>"            , "Rd,Rm"                           , "A32", "Cond|000|1101|1|0000|Rd|00000000|Rm"                 , "ARMv4+"],
    ["movt<Cond>"            , "Rd,#Imm16"                       , "A32", "Cond|001|1010|0|Imm16[15:12]|Rd|Imm16[11:0]"         , "ARMv7+ ARMv6T2"],
    ["movw<Cond>"            , "Rd,#Imm16"                       , "A32", "Cond|001|1000|0|Imm16[15:12]|Rd|Imm16[11:0]"         , "ARMv7+ ARMv6T2"],
    ["mrc<Cond>"             , "#CoProc,#Opc1,Rt,CRn,CRm,{#Opc2}", "A32", "Cond|111|0|Opc1:2|1|CRn:4|Rt|CoProc:4|Opc2:2|1|CRm:4", "?"],
    ["mrrc<Cond>"            , "#CoProc,#Opc1,Rt,Rt2,CRm"        , "A32", "Cond|110|0010|1|Rt2|Rt|CoProc:4|Opc1:2|CRm:4"        , "?"],
    // MRS/MSR <banked_reg>
    ["mrs<Cond>"             , "Rd,SpecReg"                      , "A32", "Cond|000|1|0|0|0|0|1111|Rd|0000|0000|0000"           , "ARMv4+"],
    ["msr<Cond>"             , "SpecReg,#Imm12_A32"              , "A32", "Cond|001|1|0|R|1|0|Mask|1111|Imm12_A32"              , "ARMv4+"],
    ["msr<Cond>"             , "SpecReg,Rn"                      , "A32", "Cond|000|1|0|R|1|0|Mask|1111|0000|0000|Rn"           , "ARMv4+"],
    ["mul<Cond>"             , "Rd,Rn,Rm"                        , "A32", "Cond|000|0000|0|Rd|0000|Rm|1001|Rn"                  , "ARMv4+"],
    ["muls<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|000|0000|1|Rd|0000|Rm|1001|Rn"                  , "ARMv4+"],
    ["mvn<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|1111|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["mvn<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|1111|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["mvn<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|1111|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["mvns<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|1111|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["mvns<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|1111|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["mvns<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|1111|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],

    ["nop<Cond>"             , ""                                , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0000"            , "ARMv7+ ARMv6K ARMv6T2"],

    ["orr<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|1100|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["orr<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|1100|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["orr<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|1100|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["orrs<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|1100|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["orrs<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|1100|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["orrs<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|1100|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],

    ["pkhbt<Cond>"           , "Rd,Rn,Rm,{LSL #Shift}"           , "A32", "Cond|011|0100|0|Rn|Rd|Shift|0|01|Rm"                 , "ARMv6+"],
    ["pkhtb<Cond>"           , "Rd,Rn,Rm,{ASR #Shift}"           , "A32", "Cond|011|0100|0|Rn|Rd|Shift|1|01|Rm"                 , "ARMv6+"],

    ["pld"                   , "[Rn,#+/-Imm12]"                  , "A32", "1111|010|1|U|10|1|Rn|1111|Imm12"                     , "?"],
    ["pld"                   , "[Rn,+/-Rm,{Shift}]"              , "A32", "1111|011|1|U|10|1|Rn|Shift|SType|0|Rm"               , "?"],
    ["pldw"                  , "[Rn,#+/-Imm12]"                  , "A32", "1111|010|1|U|00|1|Rn|1111|Imm12"                     , "?"],
    ["pldw"                  , "[Rn,+/-Rm,{Shift}]"              , "A32", "1111|011|1|U|00|1|Rn|Shift|SType|0|Rm"               , "?"],
    ["pli"                   , "[Rn,#+/-Imm12]"                  , "A32", "1111|010|0|U|10|1|Rn|1111|Imm12"                     , "?"],
    ["pli"                   , "[Rn,+/-Rm,{Shift}]"              , "A32", "1111|011|0|U|10|1|Rn|Shift|SType|0|Rm"               , "?"],
    // POP/PUSH

    ["qadd<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|000|1000|0|Rm|Rd|0000|0101|Rn"                  , "ARMv6+ ARMv5TE"],
    ["qadd8<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|0|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["qadd16<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|0|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["qasx<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|0|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["qdadd<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|000|1010|0|Rm|Rd|0000|0101|Rn"                  , "ARMv6+ ARMv5TE"],
    ["qdsub<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|000|1011|0|Rm|Rd|0000|0101|Rn"                  , "ARMv6+ ARMv5TE"],
    ["qsax<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|0|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["qsub<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|000|1001|0|Rm|Rd|0000|0101|Rn"                  , "ARMv6+ ARMv5TE"],
    ["qsub8<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|0|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["qsub16<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|0|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],

    ["rbit<Cond>"            , "Rd,Rm"                           , "A32", "Cond|011|0111|1|1111|Rd|1111|0011|Rm"                , "ARMv7+ ARMv6T2"],
    ["rev<Cond>"             , "Rd,Rm"                           , "A32", "Cond|011|0101|1|1111|Rd|1111|0011|Rm"                , "ARMv6+"],
    ["rev16<Cond>"           , "Rd,Rm"                           , "A32", "Cond|011|0101|1|1111|Rd|1111|1011|Rm"                , "ARMv6+"],
    ["revsh<Cond>"           , "Rd,Rm"                           , "A32", "Cond|011|0111|1|1111|Rd|1111|1011|Rm"                , "ARMv6+"],
    ["rfeda"                 , "[Rn]{!}"                         , "A32", "1111|100|000|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"],
    ["rfeia/rfe"             , "[Rn]{!}"                         , "A32", "1111|100|010|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"],
    ["rfedb"                 , "[Rn]{!}"                         , "A32", "1111|100|100|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"],
    ["rfeib"                 , "[Rn]{!}"                         , "A32", "1111|100|110|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"]
    ["ror<Cond>"             , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|0|0000|Rd|Imm5|110|Rm"                 , "ARMv4+"],
    ["ror<Cond>"             , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|0|0000|Rd|Rm|0111|Rn"                  , "ARMv4+"],
    ["rors<Cond>"            , "Rd,Rm,#Imm12_A32"                , "A32", "Cond|000|1101|1|0000|Rd|Imm5|110|Rm"                 , "ARMv4+"],
    ["rors<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|000|1101|1|0000|Rd|Rm|0111|Rn"                  , "ARMv4+"],
    ["rrx<Cond>"             , "Rd,Rm"                           , "A32", "Cond|000|1101|0|0000|Rd|00000|110|Rm"                , "ARMv4+"],
    ["rrxs<Cond>"            , "Rd,Rm"                           , "A32", "Cond|000|1101|1|0000|Rd|00000|110|Rm"                , "ARMv4+"],
    ["rsb<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0011|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["rsb<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0011|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["rsb<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0011|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["rsbs<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0011|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["rsbs<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0011|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["rsbs<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0011|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["rsc<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0111|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["rsc<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0111|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["rsc<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0111|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["rscs<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0111|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["rscs<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0111|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["rscs<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0111|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],

    ["sadd8<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0000|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["sadd16<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0000|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["sasx<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|0000|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["sbc<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0110|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["sbc<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0110|0|Rn|Rd|Shift|Stype|0|Rm"              , "ARMv4+"],
    ["sbc<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0110|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["sbcs<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0110|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["sbcs<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0110|1|Rn|Rd|Shift|Stype|0|Rm"              , "ARMv4+"],
    ["sbcs<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0110|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["sbfx<Cond>"            , "Rd,Rn,#LSB,#Width"               , "A32", "Cond|011|1101|WidthM1|Rd|LSB|101|Rn"                 , "ARMv7+ ARMv6T2"],
    ["sdiv<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|1000|1|Rd|1111|Rm|0001|Rn"                  , "ARMv8+ DIV"],
    ["sel<Cond>"             , "Rd,Rn,Rm"                        , "A32", "Cond|011|0100|0|Rn|Rd|1111|1011|Rm"                  , "ARMv6+"],
    ["setend"                , "#Imm1"                           , "A32", "1111|000|1000|0|0001|0000|00|Imm1|0|0000|0000"       , "ARMv6+ ARMv8-"],
    ["sev<Cond>"             , ""                                , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0100"            , "ARMv7+ ARMv6K"],
    ["sevl<Cond>"            , ""                                , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0101"            , "?"],
    ["shadd8<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["shadd16<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["shasx<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["shsax<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["shsub8<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["shsub16<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|011|0001|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["smc<Cond>"             , "#Imm4"                           , "A32", "Cond|000|1|0|0|1|0|0000|0000|0000|0111|Imm4"         , "SECURITY"],
    ["smlabb<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1000|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlabt<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1100|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlatb<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1010|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlatt<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1110|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlad<Cond>"           , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0001|Rn"                    , "ARMv6+"],
    ["smladx<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0011|Rn"                    , "ARMv6+"],
    ["smlal<Cond>"           , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0111|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smlals<Cond>"          , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0111|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smlalbb<Cond>"         , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1000|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlalbt<Cond>"         , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1100|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlaltb<Cond>"         , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1010|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlaltt<Cond>"         , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1110|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlald<Cond>"          , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0001|Rn"                , "ARMv6+"],
    ["smlaldx<Cond>"         , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0011|Rn"                , "ARMv6+"],
    ["smlawb<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|1001|0|Rd|Ra|Rm|1000|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlawt<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|000|1001|0|Rd|Ra|Rm|1100|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlsd<Cond>"           , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0101|Rn"                    , "ARMv6+"],
    ["smlsdx<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0111|Rn"                    , "ARMv6+"],
    ["smlsld<Cond>"          , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0101|Rn"                , "ARMv6+"],
    ["smlsldx<Cond>"         , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0111|Rn"                , "ARMv6+"],
    ["smmla<Cond>"           , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1010|1|Rd|Ra|Rm|0001|Rn"                    , "ARMv6+"],
    ["smmlar<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1010|1|Rd|Ra|Rm|0011|Rn"                    , "ARMv6+"],
    ["smmls<Cond>"           , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1010|1|Rd|Ra|Rm|1101|Rn"                    , "ARMv6+"],
    ["smmlsr<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1010|1|Rd|Ra|Rm|1111|Rn"                    , "ARMv6+"],
    ["smmul<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|1010|1|Rd|1111|Rm|0001|Rn"                  , "ARMv6+"],
    ["smmulr<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|1010|1|Rd|1111|Rm|0011|Rn"                  , "ARMv6+"],
    ["smuad<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|1000|0|Rd|1111|Rm|0001|Rn"                  , "ARMv6+"],
    ["smuadx<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|1000|0|Rd|1111|Rm|0011|Rn"                  , "ARMv6+"],
    ["smulbb<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1011|0|Rd|SBZ|Rm|1000|Rn"                   , "ARMv6+ ARMv5TE"],
    ["smulbt<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1011|0|Rd|SBZ|Rm|1100|Rn"                   , "ARMv6+ ARMv5TE"],
    ["smultb<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1011|0|Rd|SBZ|Rm|1010|Rn"                   , "ARMv6+ ARMv5TE"],
    ["smultt<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1011|0|Rd|SBZ|Rm|1110|Rn"                   , "ARMv6+ ARMv5TE"],
    ["smull<Cond>"           , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0110|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smulls<Cond>"          , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0110|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smulwb<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1001|0|Rd|SBZ|Rm|1010|Rn"                   , "ARMv6+ ARMv5TE"],
    ["smulwt<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|000|1001|0|Rd|SBZ|Rm|1110|Rn"                   , "ARMv6+ ARMv5TE"],
    ["smusd<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|1000|0|Rd|1111|Rm|0101|Rn"                  , "ARMv6+"],
    ["smusdx<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|1000|0|Rd|1111|Rm|0111|Rn"                  , "ARMv6+"],
    ["srsda"                 , "[SP]{!},#Mode"                   , "A32", "1111|100|001|W|0|1101|0000|0101|000|Mode"            , "ARMv6+"],
    ["srsia/srs"             , "[SP]{!},#Mode"                   , "A32", "1111|100|011|W|0|1101|0000|0101|000|Mode"            , "ARMv6+"],
    ["srsdb"                 , "[SP]{!},#Mode"                   , "A32", "1111|100|101|W|0|1101|0000|0101|000|Mode"            , "ARMv6+"],
    ["srsib"                 , "[SP]{!},#Mode"                   , "A32", "1111|100|111|W|0|1101|0000|0101|000|Mode"            , "ARMv6+"],
    ["ssat<Cond>"            , "Rd,#Imm5,Rn,{Shift}"             , "A32", "Cond|011|0101|Imm5|Rd|Shift|SDir|01|Rn"              , "ARMv6+"],
    ["ssat16<Cond>"          , "Rd,#Imm4,Rn"                     , "A32", "Cond|011|0101|0|Imm4|Rd|1111|0011|Rn"                , "ARMv6+"],
    ["ssax<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|0000|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["ssub8<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0000|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["ssub16<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0000|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    // STC
    ["stl<Cond>"             , "Rt,[Rn]"                         , "A32", "Cond|000|1100|0|Rn|1111|1100|1001|Rt"                , "?"],
    ["stlb<Cond>"            , "Rt,[Rn]"                         , "A32", "Cond|000|1110|0|Rn|1111|1100|1001|Rt"                , "?"],
    ["stlex<Cond>"           , "Rd,Rt,[Rn]"                      , "A32", "Cond|000|1100|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlexb<Cond>"          , "Rd,Rt,[Rn]"                      , "A32", "Cond|000|1110|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlexd<Cond>"          , "Rd,Rt,Rt2,[Rn]"                  , "A32", "Cond|000|1101|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlexh<Cond>"          , "Rd,Rt,[Rn]"                      , "A32", "Cond|000|1111|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlh<Cond>"            , "Rt,[Rn]"                         , "A32", "Cond|000|1111|0|Rn|1111|1100|1001|Rt"                , "?"],
    // STM
    ["stmda"                 , "[Rn]{!},RegList"                 , "A32", "Cond|100|000|W|0|Rn|RegList"                         , "ARMv4+"],
    ["stmda<Cond>"           , "[Rn],RegList"                    , "A32", "Cond|100|001|0|0|Rn|RegList"                         , "ARMv4+"],
    ["stmdb"                 , "[Rn]{!},RegList"                 , "A32", "Cond|100|100|W|0|Rn|RegList"                         , "ARMv4+"],
    ["stmdb<Cond>"           , "[Rn],RegList"                    , "A32", "Cond|100|101|0|0|Rn|RegList"                         , "ARMv4+"],
    ["stmia/stm"             , "[Rn]{!},RegList"                 , "A32", "Cond|100|010|W|0|Rn|RegList"                         , "ARMv4+"],
    ["stmia/stm<Cond>"       , "[Rn],RegList"                    , "A32", "Cond|100|011|0|0|Rn|RegList"                         , "ARMv4+"],
    ["stmib"                 , "[Rn]{!},RegList"                 , "A32", "Cond|100|110|W|0|Rn|RegList"                         , "ARMv4+"],
    ["stmib<Cond>"           , "[Rn],RegList"                    , "A32", "Cond|100|111|0|0|Rn|RegList"                         , "ARMv4+"],

    ["str<Cond>"             , "Rt,[Rn,{#+/-Imm12}]{!}"          , "A32", "Cond|010|P|U|0|W|0|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["str<Cond>"             , "Rt,[Rn,+/-Rm,{Shift}]{!}"        , "A32", "Cond|011|P|U|0|W|0|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["strt<Cond>"            , "Rt,[Rn,{#+/-Imm12}]!"            , "A32", "Cond|010|0|U|0|1|0|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["strt<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]!"          , "A32", "Cond|011|0|U|0|1|0|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["strb<Cond>"            , "Rt,[Rn,{#+/-Imm12}]{!}"          , "A32", "Cond|010|P|U|1|W|0|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["strb<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]{!}"        , "A32", "Cond|011|P|U|1|W|0|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["strbt<Cond>"           , "Rt,[Rn,{#+/-Imm12}]!"            , "A32", "Cond|010|0|U|1|1|0|Rn|Rt|Imm12"                      , "ARMv4+"],
    ["strbt<Cond>"           , "Rt,[Rn,+/-Rm,{Shift}]!"          , "A32", "Cond|011|0|U|1|1|0|Rn|Rt|Imm5|Type|0|Rm"             , "ARMv4+"],
    ["strd<Cond>"            , "Rt,Rt2,[Rn,{+/-Rm}]{!}"          , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000|1111|Rm"               , "ARMv4+"],
    ["strd<Cond>"            , "Rt,Rt2,[Rn,{#+/-Imm8}]{!}"       , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|Imm8[7:4]|1111|Imm8[3:0]"   , "ARMv4+"],
    ["strex<Cond>"           , "Rd,Rt,[Rn]"                      , "A32", "Cond|000|1|1|0|0|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6"],
    ["strexd<Cond>"          , "Rd,Rt,Rt2,[Rn]"                  , "A32", "Cond|000|1|1|0|1|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6K"],
    ["strexb<Cond>"          , "Rd,Rt,[Rn]"                      , "A32", "Cond|000|1|1|1|0|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6K"],
    ["strexh<Cond>"          , "Rd,Rt,[Rn]"                      , "A32", "Cond|000|1|1|1|1|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6K"],
    ["strh<Cond>"            , "Rt,[Rn,{#+/-Imm8}]{!}"           , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|Imm8[7:4]|1011|Imm8[3:0]"   , "ARMv4+"],
    ["strh<Cond>"            , "Rt,[Rn,+/-Rm]{!}"                , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000|1011|Rm"               , "ARMv4+"],
    ["strht<Cond>"           , "Rt,[Rn,{#+/-Imm8}]!"             , "A32", "Cond|000|0|U|1|1|0|Rn|Rt|Imm8[7:4]|1011|Imm8[3:0]"   , "ARMv7+ ARMv6T2"],
    ["strht<Cond>"           , "Rt,[Rn,+/-Rm]!"                  , "A32", "Cond|000|0|U|0|1|0|Rn|Rt|0000|1011|Rm"               , "ARMv7+ ARMv6T2"],
    ["sub<Cond>"             , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0010|0|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["sub<Cond>"             , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0010|0|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["sub<Cond>"             , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0010|0|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["subs<Cond>"            , "Rd,Rn,#Imm12_A32"                , "A32", "Cond|001|0010|1|Rn|Rd|Imm12_A32"                     , "ARMv4+"],
    ["subs<Cond>"            , "Rd,Rn,Rm,{Shift}"                , "A32", "Cond|000|0010|1|Rn|Rd|Shift|SType|0|Rm"              , "ARMv4+"],
    ["subs<Cond>"            , "Rd,Rn,Rm,SType Rs"               , "A32", "Cond|000|0010|1|Rn|Rd|Rs|0|SType|1|Rm"               , "ARMv4+"],
    ["svc<Cond>"             , "#Imm24"                          , "A32", "Cond|111|1|Imm24"                                    , "?"],
    ["swp<Cond>"             , "Rt,Rt2,[Rn]"                     , "A32", "Cond|000|1000|0|Rn|Rt|0000|1001|Rt2"                 , "ARMv4+ ARMv6-"],
    ["swpb<Cond>"            , "Rt,Rt2,[Rn]"                     , "A32", "Cond|000|1010|0|Rn|Rt|0000|1001|Rt2"                 , "ARMv4+ ARMv6-"],
    ["sxtab<Cond>"           , "Rd,Rn,Rm,{Rotate}"               , "A32", "Cond|011|0101|0|Rn|Rd|Rotate|00|0111|Rm"             , "ARMv6+"],
    ["sxtab16<Cond>"         , "Rd,Rn,Rm,{Rotate}"               , "A32", "Cond|011|0100|0|Rn|Rd|Rotate|00|0111|Rm"             , "ARMv6+"],
    ["sxtah<Cond>"           , "Rd,Rn,Rm,{Rotate}"               , "A32", "Cond|011|0101|1|Rn|Rd|Rotate|00|0111|Rm"             , "ARMv6+"],
    ["sxtb<Cond>"            , "Rd,Rm,{Rotate}"                  , "A32", "Cond|011|0101|0|1111|Rd|Rotate|00|0111|Rm"           , "ARMv6+"],
    ["sxtb16<Cond>"          , "Rd,Rm,{Rotate}"                  , "A32", "Cond|011|0100|0|1111|Rd|Rotate|00|0111|Rm"           , "ARMv6+"],
    ["sxth<Cond>"            , "Rd,Rm,{Rotate}"                  , "A32", "Cond|011|0101|1|1111|Rd|Rotate|00|0111|Rm"           , "ARMv6+"],

    ["teq<Cond>"             , "Rn,#Imm12_A32"                   , "A32", "Cond|001|1001|1|Rn|0000|Imm12_A32"                   , "ARMv4+"],
    ["teq<Cond>"             , "Rn,Rm,{Shift}"                   , "A32", "Cond|000|1001|1|Rn|0000|Shift|SType|0|Rm"            , "ARMv4+"],
    ["teq<Cond>"             , "Rn,Rm,SType Rs"                  , "A32", "Cond|000|1001|1|Rn|0000|Rs|0|SType|1|Rm"             , "ARMv4+"],
    ["tst<Cond>"             , "Rn,#Imm12_A32"                   , "A32", "Cond|001|1000|1|Rn|0000|Imm12_A32"                   , "ARMv4+"],
    ["tst<Cond>"             , "Rn,Rm,{Shift}"                   , "A32", "Cond|000|1000|1|Rn|0000|Shift|SType|0|Rm"            , "ARMv4+"],
    ["tst<Cond>"             , "Rn,Rm,SType Rs"                  , "A32", "Cond|000|1000|1|Rn|0000|Rs|0|SType|1|Rm"             , "ARMv4+"],

    ["uadd8<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0010|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["uadd16<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0010|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["uasx<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|0010|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["ubfx<Cond>"            , "Rd,Rn,#LSB,#Width"               , "A32", "Cond|011|1111|WidthM1|Rd|LSB|101|Rn"                 , "ARMv7+ ARMv6T2"],
    ["udf"                   , "Imm16"                           , "A32", "1110|011|1111|1|Imm16[15:4]|1111|Imm16[3:0]"         , "?"],
    ["udiv<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|1001|1|Rd|1111|Rm|0001|Rn"                  , "ARMv8+ DIV"],
    ["uhadd8<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["uhadd16<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["uhasx<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["uhsax<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["uhsub8<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["uhsub16<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["umaal<Cond>"           , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0010|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv6+"],
    ["umlal<Cond>"           , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0101|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["umlals<Cond>"          , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0101|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["umull<Cond>"           , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0100|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["umulls<Cond>"          , "RdLo,RdHi,Rn,Rm"                 , "A32", "Cond|000|0100|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["uqadd8<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|0|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["uqadd16<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|0|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["uqasx<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|0|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["uqsax<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|0|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["uqsub8<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|0|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["uqsub16<Cond>"         , "Rd,Rn,Rm"                        , "A32", "Cond|011|0011|0|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["usad8<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|1100|0|Rd|1111|Rm|0001|Rn"                  , "ARMv6+"],
    ["usada8<Cond>"          , "Rd,Rn,Rm,Ra"                     , "A32", "Cond|011|1100|0|Rd|Ra|Rm|0001|Rn"                    , "ARMv6+"],
    ["usat<Cond>"            , "Rd,#Imm5,Rn,{Shift}"             , "A32", "Cond|011|0111|Imm5|Rd|Shift|SDir|01|Rn"              , "ARMv6+"],
    ["usat16<Cond>"          , "Rd,#Imm4,Rn"                     , "A32", "Cond|011|0111|0|Imm4|Rd|1111|0011|Rn"                , "ARMv6+"],
    ["usax<Cond>"            , "Rd,Rn,Rm"                        , "A32", "Cond|011|0010|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["usub8<Cond>"           , "Rd,Rn,Rm"                        , "A32", "Cond|011|0010|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["usub16<Cond>"          , "Rd,Rn,Rm"                        , "A32", "Cond|011|0010|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["uxtab<Cond>"           , "Rd,Rn,Rm,{Rotate}"               , "A32", "Cond|011|0111|0|Rn|Rd|Rotate|00|0111|Rm"             , "ARMv6+"],
    ["uxtab16<Cond>"         , "Rd,Rn,Rm,{Rotate}"               , "A32", "Cond|011|0110|0|Rn|Rd|Rotate|00|0111|Rm"             , "ARMv6+"],
    ["uxtah<Cond>"           , "Rd,Rn,Rm,{Rotate}"               , "A32", "Cond|011|0111|1|Rn|Rd|Rotate|00|0111|Rm"             , "ARMv6+"],
    ["uxtb<Cond>"            , "Rd,Rm,{Rotate}"                  , "A32", "Cond|011|0111|0|1111|Rd|Rotate|00|0111|Rm"           , "ARMv6+"],
    ["uxtb16<Cond>"          , "Rd,Rm,{Rotate}"                  , "A32", "Cond|011|0110|0|1111|Rd|Rotate|00|0111|Rm"           , "?"],
    ["uxth<Cond>"            , "Rd,Rm,{Rotate}"                  , "A32", "Cond|011|0111|1|1111|Rd|Rotate|00|0111|Rm"           , "ARMv6+"],

    ["wfe<Cond>"             , ""                                , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0010"            , "ARMv7+ ARMv6K"],
    ["wfi<Cond>"             , ""                                , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0011"            , "ARMv7+ ARMv6K"],

    ["yield<Cond>"           , ""                                , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0001"            , "ARMv7+ ARMv6K"],
  ]
};

}).apply(this, typeof module === "object" && module && module.exports
  ? [module, "exports"] : [this.asmdb || (this.asmdb = {}), "armdata"]);
