// Seed: 4108555638
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3
);
  initial id_2 = "" & 1;
  logic id_4;
  logic id_5 = id_4;
  logic id_6;
endmodule
