Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 27 11:15:15 2018
| Host         : fu-Win10 running 64-bit major release  (build 9200)
| Command      : report_methodology -file SAD_methodology_drc_routed.rpt -rpx SAD_methodology_drc_routed.rpx
| Design       : SAD
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_SAD
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 35         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on EN relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PA[0] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PA[1] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PA[2] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on PA[3] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on PA[4] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on PA[5] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on PA[6] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on PA[7] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on PB[0] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on PB[1] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on PB[2] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on PB[3] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on PB[4] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on PB[5] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on PB[6] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on PB[7] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on RST relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on DATA_VALID relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SAD[0] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SAD[10] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on SAD[11] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on SAD[12] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SAD[13] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SAD[14] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on SAD[15] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on SAD[1] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on SAD[2] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on SAD[3] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on SAD[4] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on SAD[5] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on SAD[6] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on SAD[7] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on SAD[8] relative to clock(s) PL_CLK_125 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on SAD[9] relative to clock(s) PL_CLK_125 
Related violations: <none>


