{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570439876614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570439876618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 03:17:56 2019 " "Processing started: Mon Oct 07 03:17:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570439876618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439876618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design2 -c Design2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design2 -c Design2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439876618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570439876899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570439876899 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var sevensegcall2.v(18) " "Verilog HDL Declaration warning at sevensegcall2.v(18): \"var\" is SystemVerilog-2005 keyword" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570439884744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/sevensegcall2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/sevensegcall2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall2 " "Found entity 1: sevensegcall2" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570439884745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/sevenseg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/sevenseg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2 " "Found entity 1: sevenseg2" {  } { { "../Source/sevenseg2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevenseg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570439884748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Source/fullAdder.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570439884749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock2/source/design2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock2/source/design2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design2_top " "Found entity 1: Design2_top" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570439884751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design2_top " "Elaborating entity \"Design2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570439884776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Design2_top.v(22) " "Verilog HDL assignment warning at Design2_top.v(22): truncated value with size 10 to match size of target (8)" {  } { { "../Source/Design2_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570439884777 "|Design2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fullAdder:U0 " "Elaborating entity \"fullAdder\" for hierarchy \"fullAdder:U0\"" {  } { { "../Source/Design2_top.v" "U0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570439884796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall2 sevensegcall2:U4 " "Elaborating entity \"sevensegcall2\" for hierarchy \"sevensegcall2:U4\"" {  } { { "../Source/Design2_top.v" "U4" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/Design2_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val5 sevensegcall2.v(28) " "Verilog HDL Always Construct warning at sevensegcall2.v(28): inferring latch(es) for variable \"val5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 "|Design2_top|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val4 sevensegcall2.v(28) " "Verilog HDL Always Construct warning at sevensegcall2.v(28): inferring latch(es) for variable \"val4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 "|Design2_top|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val3 sevensegcall2.v(42) " "Verilog HDL Always Construct warning at sevensegcall2.v(42): inferring latch(es) for variable \"val3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 "|Design2_top|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 sevensegcall2.v(42) " "Verilog HDL Always Construct warning at sevensegcall2.v(42): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 "|Design2_top|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 "|Design2_top|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val0 sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"val0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 "|Design2_top|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vars sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"vars\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570439884799 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[0\] sevensegcall2.v(70) " "Inferred latch for \"vars\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884800 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[1\] sevensegcall2.v(70) " "Inferred latch for \"vars\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884800 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[2\] sevensegcall2.v(70) " "Inferred latch for \"vars\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884800 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[3\] sevensegcall2.v(70) " "Inferred latch for \"vars\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884800 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[0\] sevensegcall2.v(70) " "Inferred latch for \"val0\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884800 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[1\] sevensegcall2.v(70) " "Inferred latch for \"val0\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884800 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[2\] sevensegcall2.v(70) " "Inferred latch for \"val0\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884801 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[3\] sevensegcall2.v(70) " "Inferred latch for \"val0\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884801 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] sevensegcall2.v(70) " "Inferred latch for \"val1\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884801 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] sevensegcall2.v(70) " "Inferred latch for \"val1\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884801 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] sevensegcall2.v(70) " "Inferred latch for \"val1\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884801 "|Design2_top|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] sevensegcall2.v(70) " "Inferred latch for \"val1\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884801 "|Design2_top|sevensegcall2:U4"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "a0 secondsevenseg " "Node instance \"a0\" instantiates undefined entity \"secondsevenseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Source/sevensegcall2.v" "a0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 78 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570439884851 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "a1 secondsevenseg " "Node instance \"a1\" instantiates undefined entity \"secondsevenseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Source/sevensegcall2.v" "a1" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 79 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570439884851 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "a2 secondsevenseg " "Node instance \"a2\" instantiates undefined entity \"secondsevenseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Source/sevensegcall2.v" "a2" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 80 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570439884851 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "a3 secondsevenseg " "Node instance \"a3\" instantiates undefined entity \"secondsevenseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Source/sevensegcall2.v" "a3" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 81 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570439884851 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "a4 secondsevenseg " "Node instance \"a4\" instantiates undefined entity \"secondsevenseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Source/sevensegcall2.v" "a4" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570439884851 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "a5 secondsevenseg " "Node instance \"a5\" instantiates undefined entity \"secondsevenseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Source/sevensegcall2.v" "a5" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock2/Source/sevensegcall2.v" 83 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570439884851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570439884923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 03:18:04 2019 " "Processing ended: Mon Oct 07 03:18:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570439884923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570439884923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570439884923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439884923 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570439885503 ""}
