GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\ADC.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\CAU.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\fft\temp\FFT\defile.v'("H:\GOWIN\Project\loongxin3\src\CAU.v":22)
Back to file 'H:\GOWIN\Project\loongxin3\src\CAU.v'("H:\GOWIN\Project\loongxin3\src\CAU.v":22)
Undeclared symbol 'adc_fir_rst', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\CAU.v":390)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\adc_top.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\box_ave.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\confreg.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\confreg.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\confreg.v'("H:\GOWIN\Project\loongxin3\src\confreg.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\fft\fft.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gpio.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hpet.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hpet.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hpet.v'("H:\GOWIN\Project\loongxin3\src\hpet.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\amba\..\config.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v":10)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v":10)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":1)
Undeclared symbol 'interrupt', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":336)
Undeclared symbol 'ljtag_prrst_src', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":406)
Undeclared symbol 'apb_valid', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":599)
Undeclared symbol 'int_o', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":788)
WARN  (EX3638) : 'int_o' is already implicitly declared on line 788("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":793)
WARN  (EX3638) : 'interrupt' is already implicitly declared on line 336("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":794)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\godson_rcg_module.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\io_tools.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\la132_top_pack\la132_top_gowin.vp'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\oled_top.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\pwm.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\simple_spi_top.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\spi_fifo4.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\spi_top.v'
Undeclared symbol 'SPI_CSN1_e', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\spi_top.v":26)
Undeclared symbol 'SPI_CSN2_e', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\spi_top.v":27)
Undeclared symbol 'SPI_CSN3_e', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\spi_top.v":28)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_interrupt.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_rx.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_top.v'
WARN  (EX3801) : Parameter 'RBR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'THR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'DLL' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'IER' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'DLM' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'IIR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'FCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'LCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'MCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'LSR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'MSR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'SCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'TX_FIFO_DEPTH' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":38)
WARN  (EX3801) : Parameter 'RX_FIFO_DEPTH' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":39)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_tx.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_pll\sys_pll.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_pll\cmos_pll.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_pll\mem_pll.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\video_frame_buffer\video_frame_buffer.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\video_fifo\video_fifo.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\clk_unit.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\cmos_8_16bit.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\lut_ov5640_rgb565_480_272.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\syn_gen.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\sync_vg.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\testpattern.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\top.v'
Undeclared symbol 'cmos_clk', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\top.v":122)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\vga.v'
Undeclared symbol 'vga_clk', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\vga.v":43)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\VGA_unit.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\ddr3_memory_interface\DDR3MI.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\timescale.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v":45)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v":45)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_slave_bit_ctrl.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_slave_byte_ctrl.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_top.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_top.v'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\iic_dri.v'
Undeclared symbol 'scl_h2l', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\iic_dri.v":86)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_config_cmos.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\i2c_master_defines_cmos.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":141)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":141)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\i2c_master_defines_cmos.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":73)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":73)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_defines_cmos.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_top_cmos.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\timescale_cmos.v'
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'godson_mcu_top'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":3)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 30("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":113)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":120)
Compiling module 'Gowin_PLL'("H:\GOWIN\Project\loongxin3\src\gowin_pll\gowin_pll.v":10)
WARN  (EX3073) : Port 'can_high_freq' remains unconnected for this instance("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
Compiling module 'godson_mcu_cpu'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":3)
Compiling module 'Flash_64k'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":960)
Compiling module 'Gowin_SP'("H:\GOWIN\Project\loongxin3\src\gowin_sp\gowin_sp.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 15 for port 'ad'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":985)
Compiling module 'Dram_8k'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":927)
Compiling module 'blk_mem_gen_1'("H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v":10)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\hw\la132_top_pack\la132_top_gowin.vp":59420)
Compiling module 'axi_slave_mux_cpu'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":23)
Compiling module 'nb_sync_fifo_mux'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1981)
Extracting RAM for identifier 'fifo_ram'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":2010)
Compiling module 'axi2apb_bridge'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v":12)
Compiling module 'apb_mux9'("H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v":3)
Compiling module 'GPIO_TOP'("H:\GOWIN\Project\loongxin3\src\gpio.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
Compiling module 'GPIO_IOBUF'("H:\GOWIN\Project\loongxin3\src\hw\io_tools.v":1)
WARN  (EX1998) : Net 'gpioa_i[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\gpio.v":66)
WARN  (EX1998) : Net 'gpiob_i[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\gpio.v":69)
Compiling module 'PWM_TOP'("H:\GOWIN\Project\loongxin3\src\pwm.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
Compiling module 'HPET_TOP'("H:\GOWIN\Project\loongxin3\src\hpet.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
Compiling module 'CONFREG'("H:\GOWIN\Project\loongxin3\src\confreg.v":3)
Compiling module 'one_int_gen'("H:\GOWIN\Project\loongxin3\src\confreg.v":97)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 20 for port 'apb_paddr'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":773)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":776)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":777)
Compiling module 'UART_TOP'("H:\GOWIN\Project\loongxin3\src\uart_top.v":13)
Compiling module 'uart_rx'("H:\GOWIN\Project\loongxin3\src\uart_rx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("H:\GOWIN\Project\loongxin3\src\uart_rx.v":115)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("H:\GOWIN\Project\loongxin3\src\uart_rx.v":196)
Compiling module 'uart_tx'("H:\GOWIN\Project\loongxin3\src\uart_tx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("H:\GOWIN\Project\loongxin3\src\uart_tx.v":105)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("H:\GOWIN\Project\loongxin3\src\uart_tx.v":176)
Compiling module 'io_generic_fifo(DATA_WIDTH=9,BUFFER_DEPTH=16)'("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":101)
Compiling module 'io_generic_fifo(DATA_WIDTH=8,BUFFER_DEPTH=16)'("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":101)
Compiling module 'uart_interrupt(TX_FIFO_DEPTH=16,RX_FIFO_DEPTH=16)'("H:\GOWIN\Project\loongxin3\src\uart_interrupt.v":13)
WARN  (EX2420) : Latch inferred for net 'fifo_tx_data[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
Compiling module 'CAU'("H:\GOWIN\Project\loongxin3\src\CAU.v":24)
Compiling module 'fifo_topx'("H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v":708)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v":707)
Compiling module 'FFT_Top'("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2743)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
Compiling module 'ADC_top'("H:\GOWIN\Project\loongxin3\src\adc_top.v":67)
Compiling module 'sigmadelta_adc'("H:\GOWIN\Project\loongxin3\src\ADC.v":68)
Compiling module 'box_ave'("H:\GOWIN\Project\loongxin3\src\box_ave.v":72)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\box_ave.v":142)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("H:\GOWIN\Project\loongxin3\src\ADC.v":185)
Compiling module 'Advanced_FIR_Filter_Top'("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16568)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (EX1998) : Net 'adc_fir_rst' does not have a driver("H:\GOWIN\Project\loongxin3\src\CAU.v":390)
Compiling module 'I2C_TOP'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":3)
Compiling module 'I2C_IOBUF'("H:\GOWIN\Project\loongxin3\src\hw\io_tools.v":14)
Compiling module 'i2c_master_byte_ctrl'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v":2)
Compiling module 'i2c_master_bit_ctrl'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v":46)
Compiling module 'i2c_sync_module'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":274)
WARN  (EX1998) : Net 'rxr_slave[7]' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":38)
WARN  (EX1998) : Net 'done_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":46)
WARN  (EX1998) : Net 'slave_addressed' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":48)
WARN  (EX1998) : Net 'slave_rw' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":49)
WARN  (EX1998) : Net 'irxack_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":61)
WARN  (EX1998) : Net 'busy_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":66)
WARN  (EX1998) : Net 'sda_oen_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":73)
WARN  (EX1998) : Net 'scl_oen_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":75)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 3 for port 'apb_paddr'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":836)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":839)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":840)
Compiling module 'SPI_TOP'("H:\GOWIN\Project\loongxin3\src\spi_top.v":1)
Compiling module 'spi_fifo4'("H:\GOWIN\Project\loongxin3\src\spi_fifo4.v":3)
Extracting RAM for identifier 'mem'("H:\GOWIN\Project\loongxin3\src\spi_fifo4.v":30)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'apb_paddr'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":856)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":859)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":860)
WARN  (EX1998) : Net 's1_awready' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":77)
WARN  (EX1998) : Net 's1_wready' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":83)
WARN  (EX1998) : Net 's1_bid[3]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":84)
WARN  (EX1998) : Net 's1_bresp[1]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":85)
WARN  (EX1998) : Net 's1_bvalid' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":86)
WARN  (EX1998) : Net 's1_arready' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":97)
WARN  (EX1998) : Net 's1_rid[3]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":98)
WARN  (EX1998) : Net 's1_rdata[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":99)
WARN  (EX1998) : Net 's1_rresp[1]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":100)
WARN  (EX1998) : Net 's1_rlast' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":101)
WARN  (EX1998) : Net 's1_rvalid' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":102)
WARN  (EX1998) : Net 'apb8_prdata[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":284)
WARN  (EX1998) : Net 'interrupt[5]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":336)
WARN  (EX2565) : Input 'dcc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'dcc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'dcc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'icc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'icc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'icc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
Compiling module 'top'("H:\GOWIN\Project\loongxin3\src\top.v":1)
Compiling module 'sys_pll'("H:\GOWIN\Project\loongxin3\src\gowin_pll\sys_pll.v":10)
Compiling module 'cmos_pll'("H:\GOWIN\Project\loongxin3\src\gowin_pll\cmos_pll.v":10)
Compiling module 'mem_pll'("H:\GOWIN\Project\loongxin3\src\gowin_pll\mem_pll.v":10)
Compiling module 'i2c_config_cmos'("H:\GOWIN\Project\loongxin3\src\i2c_config_cmos.v":1)
Compiling module 'i2c_master_top_cmos'("H:\GOWIN\Project\loongxin3\src\i2c_master_top_cmos.v":1)
Compiling module 'i2c_master_byte_ctrl_cmos'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":75)
Compiling module 'i2c_master_bit_ctrl_cmos'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":143)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":194)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":211)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":212)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":216)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":217)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":221)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":222)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":226)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":227)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":238)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":239)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":243)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":244)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":258)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":283)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":284)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":286)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":287)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":291)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":292)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":294)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":295)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":299)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":300)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":302)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":303)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":313)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":314)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":318)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":319)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":323)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":324)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":330)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":331)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":332)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":342)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":344)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":346)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":350)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":352)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":354)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":359)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":387)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":388)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":389)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":390)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":391)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":395)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":396)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":397)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":398)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":399)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":403)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":411)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":412)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":413)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":414)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":415)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":418)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":419)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":420)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":426)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":427)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":428)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":429)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":434)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":435)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":436)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":437)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":442)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":443)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":444)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":445)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":450)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":451)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":452)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":453)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":458)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":459)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":460)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":461)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":462)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":468)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":469)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":470)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":471)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":476)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":477)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":478)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":479)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":484)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":485)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":486)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":487)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":492)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":493)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":494)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":495)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":496)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":502)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":503)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":504)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":505)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":510)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":511)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":512)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":513)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":518)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":519)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":520)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":521)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":526)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":527)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":528)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":529)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":530)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":536)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":537)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":538)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":539)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":544)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":545)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":546)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":547)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":553)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":554)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":555)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":556)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":561)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":562)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":563)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":564)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":565)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl_cmos.v":406)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":175)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":177)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":179)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":181)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":186)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":188)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":190)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":192)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":204)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":205)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":206)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":207)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":208)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":209)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":210)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":214)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":215)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":216)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":217)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":218)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":219)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":220)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":225)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":226)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":227)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":228)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":236)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":237)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":241)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":242)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":246)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":247)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":251)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":252)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":255)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":263)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":264)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":268)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":269)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":272)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":279)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":280)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":284)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":285)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":286)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":294)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":295)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":299)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":300)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":303)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":304)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":312)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":313)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":317)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":318)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":321)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":325)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":327)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":330)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":335)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":336)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":339)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl_cmos.v":230)
WARN  (EX1998) : Net 'i2c_read_req' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_config_cmos.v":28)
Compiling module 'lut_ov5640_rgb565_480_272'("H:\GOWIN\Project\loongxin3\src\lut_ov5640_rgb565_480_272.v":1)
Compiling module 'cmos_8_16bit'("H:\GOWIN\Project\loongxin3\src\cmos_8_16bit.v":1)
Compiling module 'Video_Frame_Buffer_Top'("H:\GOWIN\Project\loongxin3\src\video_frame_buffer\video_frame_buffer.v":3779)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\video_frame_buffer\video_frame_buffer.v":3778)
Compiling module 'vga'("H:\GOWIN\Project\loongxin3\src\vga.v":3)
Compiling module 'clk_unit'("H:\GOWIN\Project\loongxin3\src\clk_unit.v":1)
Compiling module 'VGA_unit'("H:\GOWIN\Project\loongxin3\src\VGA_unit.v":1)
Compiling module 'sync_vg'("H:\GOWIN\Project\loongxin3\src\sync_vg.v":34)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":66)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\GOWIN\Project\loongxin3\src\sync_vg.v":70)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":70)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":72)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":80)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":85)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\GOWIN\Project\loongxin3\src\sync_vg.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":94)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":96)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":102)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":106)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":108)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":110)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":117)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":127)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":132)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":134)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":141)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":146)
WARN  (EX2629) : Delay control is not supported for synthesis("H:\GOWIN\Project\loongxin3\src\sync_vg.v":148)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 12 for port 'x_act'("H:\GOWIN\Project\loongxin3\src\VGA_unit.v":51)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 12 for port 'y_act'("H:\GOWIN\Project\loongxin3\src\VGA_unit.v":52)
Compiling module 'DVI_TX_Top'("H:\GOWIN\Project\loongxin3\src\dvi_tx\dvi_tx.v":1181)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\dvi_tx\dvi_tx.v":1180)
Compiling module 'DDR3MI'("H:\GOWIN\Project\loongxin3\src\ddr3_memory_interface\DDR3MI.v":21396)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\ddr3_memory_interface\DDR3MI.v":21395)
Compiling module 'gw_gao'("H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "godson_mcu_top"
WARN  (EX0211) : The output port "SCL" of module "godson_mcu_cpu" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":48)
WARN  (EX0211) : The output port "state_led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\GOWIN\Project\loongxin3\src\top.v":14)
WARN  (EX0211) : The output port "state_led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\GOWIN\Project\loongxin3\src\top.v":14)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "nb_sync_fifo_mux" instantiated to "rd_fifo" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1954)
WARN  (NL0002) : The module "FFT_Top" instantiated to "FFT_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\CAU.v":243)
WARN  (NL0002) : The module "~fft_top.FFT_Top" instantiated to "fft_top_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2794)
WARN  (NL0002) : The module "~ldxn.FFT_Top" instantiated to "ld_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~pqmm.FFT_Top" instantiated to "mem_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~cplxMem.FFT_Top" instantiated to "pmem" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~memory.FFT_Top" instantiated to "reMem" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~cplxMem.FFT_Top_0" instantiated to "qmem" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~memory.FFT_Top_0" instantiated to "reMem" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~fftCore.FFT_Top" instantiated to "tf_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~butterfly.FFT_Top" instantiated to "btfy_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~MULTADD18TO37.FFT_Top" instantiated to "ipdWder.multX" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~MULTADD18TO37.FFT_Top_0" instantiated to "ipdWder.multY" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~fft_ctrl.FFT_Top" instantiated to "ctrl_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~addgener.FFT_Top" instantiated to "twBtfyParm_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~twiddle.FFT_Top" instantiated to "tw_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "~udxk.FFT_Top" instantiated to "udxk_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fft\fft.v":2742)
WARN  (NL0002) : The module "box_ave" instantiated to "box_ave" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\ADC.v":170)
WARN  (NL0002) : The module "fifo_topx" instantiated to "fifo_adc_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\CAU.v":399)
WARN  (NL0002) : The module "~fifo.fifo_topx" instantiated to "fifo_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v":744)
WARN  (NL0002) : The module "fifo_topx" instantiated to "fifo_topx_inst1" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\CAU.v":224)
WARN  (NL0002) : The module "~fifo.fifo_topx" instantiated to "fifo_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v":744)
WARN  (NL0002) : The module "fifo_topx" instantiated to "fifo_topx_inst2" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\CAU.v":257)
WARN  (NL0002) : The module "~fifo.fifo_topx" instantiated to "fifo_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v":744)
WARN  (NL0002) : The module "Advanced_FIR_Filter_Top" instantiated to "fir_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\CAU.v":384)
WARN  (NL0002) : The module "~advanced_fir_filter.Advanced_FIR_Filter_Top" instantiated to "advanced_fir_filter_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16601)
WARN  (NL0002) : The module "~fir_singlerate.Advanced_FIR_Filter_Top" instantiated to "fir_singlerate_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~coeff_rom.Advanced_FIR_Filter_Top" instantiated to "coeff_rom_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~data_round.Advanced_FIR_Filter_Top" instantiated to "data_round_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top" instantiated to "gen_adder_tree_layer0[0].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_0" instantiated to "gen_adder_tree_layer0[1].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_1" instantiated to "gen_adder_tree_layer0[2].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_2" instantiated to "gen_adder_tree_layer0[3].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_3" instantiated to "gen_adder_tree_layer0[4].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_4" instantiated to "gen_adder_tree_layer0[5].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_5" instantiated to "gen_adder_tree_layer0[6].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_6" instantiated to "gen_adder_tree_layer1[0].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_7" instantiated to "gen_adder_tree_layer1[1].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~adder_4input.Advanced_FIR_Filter_Top_8" instantiated to "gen_adder_tree_layer2[0].adder_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top" instantiated to "gen_mult_dsp[0].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_9" instantiated to "gen_mult_dsp[10].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_10" instantiated to "gen_mult_dsp[11].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_11" instantiated to "gen_mult_dsp[12].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_12" instantiated to "gen_mult_dsp[13].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_13" instantiated to "gen_mult_dsp[14].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_14" instantiated to "gen_mult_dsp[15].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_15" instantiated to "gen_mult_dsp[16].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_16" instantiated to "gen_mult_dsp[17].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_17" instantiated to "gen_mult_dsp[18].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_18" instantiated to "gen_mult_dsp[19].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_0" instantiated to "gen_mult_dsp[1].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_19" instantiated to "gen_mult_dsp[20].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_20" instantiated to "gen_mult_dsp[21].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_21" instantiated to "gen_mult_dsp[22].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_22" instantiated to "gen_mult_dsp[23].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_23" instantiated to "gen_mult_dsp[24].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_24" instantiated to "gen_mult_dsp[25].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_25" instantiated to "gen_mult_dsp[26].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_1" instantiated to "gen_mult_dsp[2].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_2" instantiated to "gen_mult_dsp[3].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_3" instantiated to "gen_mult_dsp[4].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_4" instantiated to "gen_mult_dsp[5].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_5" instantiated to "gen_mult_dsp[6].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_6" instantiated to "gen_mult_dsp[7].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_7" instantiated to "gen_mult_dsp[8].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~mult_dsp.Advanced_FIR_Filter_Top_8" instantiated to "gen_mult_dsp[9].mult_dsp_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_27" instantiated to "gen_spram_coeff[0].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_37" instantiated to "gen_spram_coeff[10].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_38" instantiated to "gen_spram_coeff[11].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_39" instantiated to "gen_spram_coeff[12].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_40" instantiated to "gen_spram_coeff[13].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_41" instantiated to "gen_spram_coeff[14].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_42" instantiated to "gen_spram_coeff[15].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_43" instantiated to "gen_spram_coeff[16].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_44" instantiated to "gen_spram_coeff[17].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_45" instantiated to "gen_spram_coeff[18].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_46" instantiated to "gen_spram_coeff[19].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_28" instantiated to "gen_spram_coeff[1].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_47" instantiated to "gen_spram_coeff[20].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_48" instantiated to "gen_spram_coeff[21].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_49" instantiated to "gen_spram_coeff[22].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_50" instantiated to "gen_spram_coeff[23].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_51" instantiated to "gen_spram_coeff[24].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_52" instantiated to "gen_spram_coeff[25].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_53" instantiated to "gen_spram_coeff[26].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_29" instantiated to "gen_spram_coeff[2].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_30" instantiated to "gen_spram_coeff[3].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_31" instantiated to "gen_spram_coeff[4].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_32" instantiated to "gen_spram_coeff[5].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_33" instantiated to "gen_spram_coeff[6].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_34" instantiated to "gen_spram_coeff[7].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_35" instantiated to "gen_spram_coeff[8].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_36" instantiated to "gen_spram_coeff[9].spram_coeff_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_0" instantiated to "gen_spram_shift[0].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_10" instantiated to "gen_spram_shift[10].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_11" instantiated to "gen_spram_shift[11].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_12" instantiated to "gen_spram_shift[12].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_13" instantiated to "gen_spram_shift[13].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_14" instantiated to "gen_spram_shift[14].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_15" instantiated to "gen_spram_shift[15].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_16" instantiated to "gen_spram_shift[16].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_17" instantiated to "gen_spram_shift[17].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_18" instantiated to "gen_spram_shift[18].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_19" instantiated to "gen_spram_shift[19].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_1" instantiated to "gen_spram_shift[1].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_20" instantiated to "gen_spram_shift[20].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_21" instantiated to "gen_spram_shift[21].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_22" instantiated to "gen_spram_shift[22].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_23" instantiated to "gen_spram_shift[23].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_24" instantiated to "gen_spram_shift[24].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_25" instantiated to "gen_spram_shift[25].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_26" instantiated to "gen_spram_shift[26].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_2" instantiated to "gen_spram_shift[2].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_3" instantiated to "gen_spram_shift[3].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_4" instantiated to "gen_spram_shift[4].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_5" instantiated to "gen_spram_shift[5].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_6" instantiated to "gen_spram_shift[6].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_7" instantiated to "gen_spram_shift[7].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_8" instantiated to "gen_spram_shift[8].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top_9" instantiated to "gen_spram_shift[9].spram_shift_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "~spram.Advanced_FIR_Filter_Top" instantiated to "spram_data_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v":16567)
WARN  (NL0002) : The module "lut_ov5640_rgb565_480_272" instantiated to "lut_ov5640_rgb565_480_272_m0" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\top.v":162)
WARN  (NL0002) : The module "clk_unit" instantiated to "clk_inst" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\vga.v":26)
[95%] Generate netlist file "H:\GOWIN\Project\loongxin3\impl\gwsynthesis\1C102.vg" completed
WARN  (CK3000) : The clock "top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk"'s frequency does not match top_inst/your_instance_name/rgb2dvi_inst/PLL_inst's param "FCLKIN = "148.5""
WARN  (CK3000) : Can't calculate clocks' relationship between: "top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk" and "top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk"
[100%] Generate report file "H:\GOWIN\Project\loongxin3\impl\gwsynthesis\1C102_syn.rpt.html" completed
GowinSynthesis finish
