Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 23:07:18 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     218         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (342)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (356)
5. checking no_input_delay (13)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (342)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: signal[0] (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U7/flag_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (356)
--------------------------------------------------
 There are 356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.349        0.000                      0                  244        0.185        0.000                      0                  244        9.500        0.000                       0                   259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            13.349        0.000                      0                  244        0.185        0.000                      0                  244        9.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.002ns (30.307%)  route 4.604ns (69.693%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.392 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          0.517     7.908    U7/U6/total_money3[5]
    SLICE_X32Y113        LUT6 (Prop_lut6_I4_O)        0.250     8.158 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.377     8.535    U7/recharge_auto[14]_i_28_n_0
    SLICE_X33Y112        LUT2 (Prop_lut2_I1_O)        0.105     8.640 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     8.640    U7/recharge_auto[14]_i_24_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     8.827 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.266    10.093    U7/U6/recharge_auto31_out[5]
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.250    10.343 r  U7/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.785    11.128    U7/recharge_auto[12]_i_2_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I2_O)        0.105    11.233 r  U7/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000    11.233    U6/recharge_auto_reg[14]_1[10]
    SLICE_X32Y115        FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  U6/recharge_auto_reg[11]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.033    24.582    U6/recharge_auto_reg[11]
  -------------------------------------------------------------------
                         required time                         24.582    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 2.350ns (35.668%)  route 4.239ns (64.332%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.392 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          0.840     8.231    U7/U6/total_money3[5]
    SLICE_X32Y113        LUT6 (Prop_lut6_I3_O)        0.250     8.481 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.376     8.858    U7/recharge_auto[14]_i_27_n_0
    SLICE_X33Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.963 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     8.963    U7/recharge_auto[14]_i_23_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.170 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          0.999    10.169    U7/U6/recharge_auto31_out[6]
    SLICE_X32Y115        LUT6 (Prop_lut6_I3_O)        0.253    10.422 r  U7/recharge_auto[14]_i_15/O
                         net (fo=1, routed)           0.000    10.422    U7/recharge_auto[14]_i_15_n_0
    SLICE_X32Y115        MUXF7 (Prop_muxf7_I0_O)      0.178    10.600 r  U7/recharge_auto_reg[14]_i_11/O
                         net (fo=2, routed)           0.364    10.964    U7/recharge_auto_reg[14]_i_11_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I0_O)        0.252    11.216 r  U7/recharge_auto[14]_i_2/O
                         net (fo=1, routed)           0.000    11.216    U6/recharge_auto_reg[14]_1[13]
    SLICE_X32Y115        FDRE                                         r  U6/recharge_auto_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  U6/recharge_auto_reg[14]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.032    24.581    U6/recharge_auto_reg[14]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                 13.365    

Slack (MET) :             13.376ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.011ns (30.402%)  route 4.604ns (69.598%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.392 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          0.517     7.908    U7/U6/total_money3[5]
    SLICE_X32Y113        LUT6 (Prop_lut6_I4_O)        0.250     8.158 r  U7/recharge_auto[14]_i_28/O
                         net (fo=1, routed)           0.377     8.535    U7/recharge_auto[14]_i_28_n_0
    SLICE_X33Y112        LUT2 (Prop_lut2_I1_O)        0.105     8.640 r  U7/recharge_auto[14]_i_24/O
                         net (fo=1, routed)           0.000     8.640    U7/recharge_auto[14]_i_24_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     8.827 r  U7/recharge_auto_reg[14]_i_21/O[1]
                         net (fo=23, routed)          1.266    10.093    U7/U6/recharge_auto31_out[5]
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.250    10.343 r  U7/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.785    11.128    U7/recharge_auto[12]_i_2_n_0
    SLICE_X32Y115        LUT4 (Prop_lut4_I2_O)        0.114    11.242 r  U7/recharge_auto[12]_i_1/O
                         net (fo=1, routed)           0.000    11.242    U6/recharge_auto_reg[14]_1[11]
    SLICE_X32Y115        FDRE                                         r  U6/recharge_auto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X32Y115        FDRE                                         r  U6/recharge_auto_reg[12]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.069    24.618    U6/recharge_auto_reg[12]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                 13.376    

Slack (MET) :             13.628ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 2.331ns (36.433%)  route 4.067ns (63.567%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.514 f  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.431     7.945    U7/U6/total_money3[6]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.253     8.198 r  U7/recharge_auto[14]_i_29/O
                         net (fo=1, routed)           0.361     8.558    U7/recharge_auto[14]_i_29_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I5_O)        0.105     8.663 r  U7/recharge_auto[14]_i_26/O
                         net (fo=1, routed)           0.355     9.019    U7/recharge_auto[14]_i_26_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.105     9.124 r  U7/recharge_auto[14]_i_22/O
                         net (fo=1, routed)           0.000     9.124    U7/recharge_auto[14]_i_22_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.330 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          1.261    10.590    U7/U6/recharge_auto31_out[7]
    SLICE_X30Y116        LUT6 (Prop_lut6_I3_O)        0.257    10.847 r  U7/recharge_auto[2]_i_3/O
                         net (fo=1, routed)           0.000    10.847    U7/recharge_auto[2]_i_3_n_0
    SLICE_X30Y116        MUXF7 (Prop_muxf7_I1_O)      0.178    11.025 r  U7/recharge_auto_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.025    U6/recharge_auto_reg[14]_1[2]
    SLICE_X30Y116        FDSE                                         r  U6/recharge_auto_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X30Y116        FDSE                                         r  U6/recharge_auto_reg[2]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X30Y116        FDSE (Setup_fdse_C_D)        0.104    24.653    U6/recharge_auto_reg[2]
  -------------------------------------------------------------------
                         required time                         24.653    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 13.628    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 2.025ns (32.454%)  route 4.215ns (67.546%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.392 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          0.840     8.231    U7/U6/total_money3[5]
    SLICE_X32Y113        LUT6 (Prop_lut6_I3_O)        0.250     8.481 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.376     8.858    U7/recharge_auto[14]_i_27_n_0
    SLICE_X33Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.963 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     8.963    U7/recharge_auto[14]_i_23_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.170 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          1.005    10.174    U7/U6/recharge_auto31_out[6]
    SLICE_X33Y115        LUT6 (Prop_lut6_I3_O)        0.253    10.427 r  U7/recharge_auto[14]_i_13/O
                         net (fo=3, routed)           0.334    10.762    U7/recharge_auto[14]_i_13_n_0
    SLICE_X33Y115        LUT5 (Prop_lut5_I0_O)        0.105    10.867 r  U7/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000    10.867    U6/recharge_auto_reg[14]_1[7]
    SLICE_X33Y115        FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  U6/recharge_auto_reg[8]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X33Y115        FDRE (Setup_fdre_C_D)        0.032    24.581    U6/recharge_auto_reg[8]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.716ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.025ns (32.474%)  route 4.211ns (67.526%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.392 r  U7/total_money_reg[14]_i_15/O[1]
                         net (fo=28, routed)          0.840     8.231    U7/U6/total_money3[5]
    SLICE_X32Y113        LUT6 (Prop_lut6_I3_O)        0.250     8.481 r  U7/recharge_auto[14]_i_27/O
                         net (fo=1, routed)           0.376     8.858    U7/recharge_auto[14]_i_27_n_0
    SLICE_X33Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.963 r  U7/recharge_auto[14]_i_23/O
                         net (fo=1, routed)           0.000     8.963    U7/recharge_auto[14]_i_23_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.170 r  U7/recharge_auto_reg[14]_i_21/O[2]
                         net (fo=23, routed)          1.005    10.174    U7/U6/recharge_auto31_out[6]
    SLICE_X33Y115        LUT6 (Prop_lut6_I3_O)        0.253    10.427 r  U7/recharge_auto[14]_i_13/O
                         net (fo=3, routed)           0.330    10.758    U7/recharge_auto[14]_i_13_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I5_O)        0.105    10.863 r  U7/recharge_auto[9]_i_1/O
                         net (fo=1, routed)           0.000    10.863    U6/recharge_auto_reg[14]_1[8]
    SLICE_X33Y115        FDSE                                         r  U6/recharge_auto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X33Y115        FDSE                                         r  U6/recharge_auto_reg[9]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X33Y115        FDSE (Setup_fdse_C_D)        0.030    24.579    U6/recharge_auto_reg[9]
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                 13.716    

Slack (MET) :             13.731ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.335ns (37.358%)  route 3.915ns (62.642%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.514 f  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.431     7.945    U7/U6/total_money3[6]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.253     8.198 r  U7/recharge_auto[14]_i_29/O
                         net (fo=1, routed)           0.361     8.558    U7/recharge_auto[14]_i_29_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I5_O)        0.105     8.663 r  U7/recharge_auto[14]_i_26/O
                         net (fo=1, routed)           0.355     9.019    U7/recharge_auto[14]_i_26_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.105     9.124 r  U7/recharge_auto[14]_i_22/O
                         net (fo=1, routed)           0.000     9.124    U7/recharge_auto[14]_i_22_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.330 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          1.109    10.438    U7/U6/recharge_auto31_out[7]
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.257    10.695 r  U7/recharge_auto[5]_i_3/O
                         net (fo=1, routed)           0.000    10.695    U7/recharge_auto[5]_i_3_n_0
    SLICE_X31Y116        MUXF7 (Prop_muxf7_I1_O)      0.182    10.877 r  U7/recharge_auto_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.877    U6/recharge_auto_reg[14]_1[5]
    SLICE_X31Y116        FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  U6/recharge_auto_reg[5]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.060    24.609    U6/recharge_auto_reg[5]
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                 13.731    

Slack (MET) :             13.847ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.258ns (36.976%)  route 3.849ns (63.024%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.514 f  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.431     7.945    U7/U6/total_money3[6]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.253     8.198 r  U7/recharge_auto[14]_i_29/O
                         net (fo=1, routed)           0.361     8.558    U7/recharge_auto[14]_i_29_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I5_O)        0.105     8.663 r  U7/recharge_auto[14]_i_26/O
                         net (fo=1, routed)           0.355     9.019    U7/recharge_auto[14]_i_26_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.105     9.124 r  U7/recharge_auto[14]_i_22/O
                         net (fo=1, routed)           0.000     9.124    U7/recharge_auto[14]_i_22_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.330 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.482     9.812    U7/U6/recharge_auto31_out[7]
    SLICE_X32Y113        LUT6 (Prop_lut6_I5_O)        0.257    10.069 r  U7/recharge_auto[13]_i_3/O
                         net (fo=3, routed)           0.560    10.629    U7/recharge_auto[13]_i_3_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I2_O)        0.105    10.734 r  U7/recharge_auto[13]_i_1/O
                         net (fo=1, routed)           0.000    10.734    U6/recharge_auto_reg[14]_1[12]
    SLICE_X33Y113        FDRE                                         r  U6/recharge_auto_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.254    24.361    U6/sys_clk_IBUF_BUFG
    SLICE_X33Y113        FDRE                                         r  U6/recharge_auto_reg[13]/C
                         clock pessimism              0.225    24.586    
                         clock uncertainty           -0.035    24.551    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.030    24.581    U6/recharge_auto_reg[13]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                 13.847    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 2.258ns (37.455%)  route 3.771ns (62.545%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.514 f  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.431     7.945    U7/U6/total_money3[6]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.253     8.198 r  U7/recharge_auto[14]_i_29/O
                         net (fo=1, routed)           0.361     8.558    U7/recharge_auto[14]_i_29_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I5_O)        0.105     8.663 r  U7/recharge_auto[14]_i_26/O
                         net (fo=1, routed)           0.355     9.019    U7/recharge_auto[14]_i_26_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.105     9.124 r  U7/recharge_auto[14]_i_22/O
                         net (fo=1, routed)           0.000     9.124    U7/recharge_auto[14]_i_22_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.330 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.415     9.744    U7/U6/recharge_auto31_out[7]
    SLICE_X33Y113        LUT6 (Prop_lut6_I5_O)        0.257    10.001 r  U7/recharge_auto[13]_i_2/O
                         net (fo=2, routed)           0.549    10.551    U7/recharge_auto[13]_i_2_n_0
    SLICE_X32Y113        LUT4 (Prop_lut4_I0_O)        0.105    10.656 r  U7/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000    10.656    U6/recharge_auto_reg[14]_1[9]
    SLICE_X32Y113        FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.254    24.361    U6/sys_clk_IBUF_BUFG
    SLICE_X32Y113        FDSE                                         r  U6/recharge_auto_reg[10]/C
                         clock pessimism              0.225    24.586    
                         clock uncertainty           -0.035    24.551    
    SLICE_X32Y113        FDSE (Setup_fdse_C_D)        0.030    24.581    U6/recharge_auto_reg[10]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             13.991ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 2.335ns (38.976%)  route 3.656ns (61.024%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.379     5.006 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          0.541     5.547    U4/total_money[14]_i_23[3]
    SLICE_X38Y114        LUT4 (Prop_lut4_I3_O)        0.125     5.672 r  U4/total_money[14]_i_27/O
                         net (fo=2, routed)           0.721     6.393    U4/ticket_num_reg[2]_0
    SLICE_X38Y114        LUT5 (Prop_lut5_I4_O)        0.264     6.657 r  U4/total_money[14]_i_19/O
                         net (fo=1, routed)           0.398     7.055    U7/DI[0]
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.514 f  U7/total_money_reg[14]_i_15/O[2]
                         net (fo=28, routed)          0.431     7.945    U7/U6/total_money3[6]
    SLICE_X34Y113        LUT2 (Prop_lut2_I1_O)        0.253     8.198 r  U7/recharge_auto[14]_i_29/O
                         net (fo=1, routed)           0.361     8.558    U7/recharge_auto[14]_i_29_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I5_O)        0.105     8.663 r  U7/recharge_auto[14]_i_26/O
                         net (fo=1, routed)           0.355     9.019    U7/recharge_auto[14]_i_26_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.105     9.124 r  U7/recharge_auto[14]_i_22/O
                         net (fo=1, routed)           0.000     9.124    U7/recharge_auto[14]_i_22_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.330 r  U7/recharge_auto_reg[14]_i_21/O[3]
                         net (fo=23, routed)          0.849    10.179    U7/U6/recharge_auto31_out[7]
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.257    10.436 r  U7/recharge_auto[1]_i_3/O
                         net (fo=1, routed)           0.000    10.436    U7/recharge_auto[1]_i_3_n_0
    SLICE_X33Y116        MUXF7 (Prop_muxf7_I1_O)      0.182    10.618 r  U7/recharge_auto_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.618    U6/recharge_auto_reg[14]_1[1]
    SLICE_X33Y116        FDSE                                         r  U6/recharge_auto_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X33Y116        FDSE                                         r  U6/recharge_auto_reg[1]/C
                         clock pessimism              0.225    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X33Y116        FDSE (Setup_fdse_C_D)        0.060    24.609    U6/recharge_auto_reg[1]
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                 13.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.189ns (61.921%)  route 0.116ns (38.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.561     1.539    U1/sys_clk_IBUF_BUFG
    SLICE_X48Y109        FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.116     1.796    U1/count_reg_n_0_[0]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.048     1.844 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U1/count[2]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.056    U1/sys_clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.107     1.659    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.190ns (61.843%)  route 0.117ns (38.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.561     1.539    U1/sys_clk_IBUF_BUFG
    SLICE_X48Y109        FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.117     1.797    U1/count_reg_n_0_[0]
    SLICE_X49Y109        LUT5 (Prop_lut5_I3_O)        0.049     1.846 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U1/count[4]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.056    U1/sys_clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.107     1.659    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.543%)  route 0.116ns (38.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.561     1.539    U1/sys_clk_IBUF_BUFG
    SLICE_X48Y109        FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.116     1.796    U1/count_reg_n_0_[0]
    SLICE_X49Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U1/count[1]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.056    U1/sys_clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.091     1.643    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.340%)  route 0.117ns (38.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.561     1.539    U1/sys_clk_IBUF_BUFG
    SLICE_X48Y109        FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.117     1.797    U1/count_reg_n_0_[0]
    SLICE_X49Y109        LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U1/count[3]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.056    U1/sys_clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.092     1.644    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.142%)  route 0.171ns (47.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.561     1.539    U1/sys_clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U1/count_reg[3]/Q
                         net (fo=5, routed)           0.171     1.851    U1/count_reg[3]
    SLICE_X50Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.896    U1/clk_500khz_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.830     2.054    U1/sys_clk_IBUF_BUFG
    SLICE_X50Y109        FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.480     1.574    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.121     1.695    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.538    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  U7/key_in_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.128     1.666 r  U7/key_in_d1_reg[1]/Q
                         net (fo=1, routed)           0.116     1.782    U7/key_in_d1[1]
    SLICE_X47Y110        FDRE                                         r  U7/key_in_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  U7/key_in_d2_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X47Y110        FDRE (Hold_fdre_C_D)         0.012     1.550    U7/key_in_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.562     1.540    U7/sys_clk_IBUF_BUFG
    SLICE_X44Y111        FDRE                                         r  U7/key_in_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.141     1.681 r  U7/key_in_d1_reg[2]/Q
                         net (fo=1, routed)           0.169     1.850    U7/key_in_d1[2]
    SLICE_X44Y111        FDRE                                         r  U7/key_in_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.056    U7/sys_clk_IBUF_BUFG
    SLICE_X44Y111        FDRE                                         r  U7/key_in_d2_reg[2]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X44Y111        FDRE (Hold_fdre_C_D)         0.070     1.610    U7/key_in_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U7/key_in_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.702%)  route 0.160ns (46.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.538    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  U7/key_in_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  U7/key_in_d2_reg[1]/Q
                         net (fo=3, routed)           0.160     1.839    U7/key_in_d2_reg_n_0_[1]
    SLICE_X47Y110        LUT4 (Prop_lut4_I0_O)        0.045     1.884 r  U7/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     1.884    U7/flag[1]_i_1_n_0
    SLICE_X47Y110        FDRE                                         r  U7/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U7/sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  U7/flag_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X47Y110        FDRE (Hold_fdre_C_D)         0.091     1.629    U7/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.562     1.540    U7/sys_clk_IBUF_BUFG
    SLICE_X43Y110        FDRE                                         r  U7/counter_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_fdre_C_Q)         0.141     1.681 r  U7/counter_reg[2][11]/Q
                         net (fo=2, routed)           0.115     1.796    U7/counter_reg[2]_1[11]
    SLICE_X43Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  U7/counter_reg[2][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    U7/counter_reg[2][8]_i_1_n_4
    SLICE_X43Y110        FDRE                                         r  U7/counter_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.056    U7/sys_clk_IBUF_BUFG
    SLICE_X43Y110        FDRE                                         r  U7/counter_reg[2][11]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.105     1.645    U7/counter_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.562     1.540    U7/sys_clk_IBUF_BUFG
    SLICE_X43Y111        FDRE                                         r  U7/counter_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_fdre_C_Q)         0.141     1.681 r  U7/counter_reg[2][15]/Q
                         net (fo=2, routed)           0.115     1.796    U7/counter_reg[2]_1[15]
    SLICE_X43Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  U7/counter_reg[2][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    U7/counter_reg[2][12]_i_1_n_4
    SLICE_X43Y111        FDRE                                         r  U7/counter_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.056    U7/sys_clk_IBUF_BUFG
    SLICE_X43Y111        FDRE                                         r  U7/counter_reg[2][15]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X43Y111        FDRE (Hold_fdre_C_D)         0.105     1.645    U7/counter_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y109  U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y109  U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y109  U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y109  U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y109  U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y109  U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y109  U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y113  U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y113  U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y109  U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y109  U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y109  U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y109  U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y109  U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y109  U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y109  U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y109  U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y109  U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           317 Endpoints
Min Delay           317 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.585ns  (logic 1.563ns (9.424%)  route 15.022ns (90.576%))
  Logic Levels:           10  (FDRE=1 LUT4=2 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE                         0.000     0.000 r  U2/end_station_value_reg[3]/C
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[3]/Q
                         net (fo=18, routed)          1.354     1.791    U2/end_station_value[3]
    SLICE_X39Y129        LUT5 (Prop_lut5_I3_O)        0.124     1.915 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.277     5.192    U2/price_reg[3]_i_338_n_0
    SLICE_X38Y155        LUT4 (Prop_lut4_I0_O)        0.267     5.459 f  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          3.676     9.135    U2/U4/p_0_in55_in
    SLICE_X32Y156        LUT5 (Prop_lut5_I0_O)        0.105     9.240 r  U2/price_reg[2]_i_73/O
                         net (fo=3, routed)           0.950    10.190    U2/price_reg[2]_i_73_n_0
    SLICE_X36Y151        LUT5 (Prop_lut5_I1_O)        0.105    10.295 f  U2/price_reg[2]_i_21/O
                         net (fo=5, routed)           1.083    11.378    U2/price_reg[2]_i_21_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I1_O)        0.105    11.483 f  U2/price_reg[2]_i_31/O
                         net (fo=5, routed)           0.926    12.409    U2/price_reg[2]_i_31_n_0
    SLICE_X35Y153        LUT6 (Prop_lut6_I5_O)        0.105    12.514 f  U2/price_reg[3]_i_21/O
                         net (fo=5, routed)           1.006    13.520    U2/price_reg[3]_i_21_n_0
    SLICE_X34Y142        LUT5 (Prop_lut5_I0_O)        0.105    13.625 f  U2/price_reg[2]_i_9/O
                         net (fo=4, routed)           1.234    14.859    U2/price_reg[2]_i_9_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.105    14.964 f  U2/price_reg[3]_i_6/O
                         net (fo=1, routed)           1.129    16.093    U2/price_reg[3]_i_6_n_0
    SLICE_X34Y145        LUT4 (Prop_lut4_I2_O)        0.105    16.198 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.386    16.585    U4/D[3]
    SLICE_X33Y145        LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.786ns  (logic 1.586ns (10.047%)  route 14.200ns (89.953%))
  Logic Levels:           9  (FDRE=1 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.396     4.780    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X40Y154        LUT4 (Prop_lut4_I3_O)        0.125     4.905 r  U2/price_reg[3]_i_410/O
                         net (fo=122, routed)         4.143     9.048    U2/U4/p_0_in73_in
    SLICE_X58Y151        LUT4 (Prop_lut4_I0_O)        0.288     9.336 f  U2/price_reg[3]_i_717/O
                         net (fo=2, routed)           0.448     9.784    U2/price_reg[3]_i_717_n_0
    SLICE_X57Y151        LUT4 (Prop_lut4_I1_O)        0.264    10.048 r  U2/price_reg[3]_i_187/O
                         net (fo=7, routed)           0.691    10.739    U2/price_reg[3]_i_187_n_0
    SLICE_X59Y151        LUT6 (Prop_lut6_I2_O)        0.105    10.844 f  U2/price_reg[3]_i_39/O
                         net (fo=6, routed)           0.913    11.757    U2/price_reg[3]_i_39_n_0
    SLICE_X56Y154        LUT6 (Prop_lut6_I1_O)        0.105    11.862 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.627    13.489    U2/price_reg[3]_i_32_n_0
    SLICE_X47Y135        LUT6 (Prop_lut6_I5_O)        0.105    13.594 r  U2/price_reg[1]_i_16/O
                         net (fo=1, routed)           0.112    13.705    U2/price_reg[1]_i_16_n_0
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.105    13.810 f  U2/price_reg[1]_i_5/O
                         net (fo=1, routed)           1.208    15.018    U2/price_reg[1]_i_5_n_0
    SLICE_X47Y146        LUT6 (Prop_lut6_I2_O)        0.105    15.123 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.663    15.786    U4/D[1]
    SLICE_X33Y147        LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.522ns  (logic 1.563ns (10.069%)  route 13.959ns (89.931%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE                         0.000     0.000 r  U2/end_station_value_reg[3]/C
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[3]/Q
                         net (fo=18, routed)          1.354     1.791    U2/end_station_value[3]
    SLICE_X39Y129        LUT5 (Prop_lut5_I3_O)        0.124     1.915 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         3.277     5.192    U2/price_reg[3]_i_338_n_0
    SLICE_X38Y155        LUT4 (Prop_lut4_I0_O)        0.267     5.459 f  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          3.676     9.135    U2/U4/p_0_in55_in
    SLICE_X32Y156        LUT5 (Prop_lut5_I0_O)        0.105     9.240 r  U2/price_reg[2]_i_73/O
                         net (fo=3, routed)           0.950    10.190    U2/price_reg[2]_i_73_n_0
    SLICE_X36Y151        LUT5 (Prop_lut5_I1_O)        0.105    10.295 f  U2/price_reg[2]_i_21/O
                         net (fo=5, routed)           1.083    11.378    U2/price_reg[2]_i_21_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I1_O)        0.105    11.483 f  U2/price_reg[2]_i_31/O
                         net (fo=5, routed)           0.926    12.409    U2/price_reg[2]_i_31_n_0
    SLICE_X35Y153        LUT6 (Prop_lut6_I5_O)        0.105    12.514 f  U2/price_reg[3]_i_21/O
                         net (fo=5, routed)           0.678    13.193    U2/price_reg[3]_i_21_n_0
    SLICE_X30Y151        LUT6 (Prop_lut6_I2_O)        0.105    13.298 f  U2/price_reg[0]_i_16/O
                         net (fo=1, routed)           0.942    14.240    U2/price_reg[0]_i_16_n_0
    SLICE_X32Y146        LUT6 (Prop_lut6_I4_O)        0.105    14.345 r  U2/price_reg[0]_i_4/O
                         net (fo=1, routed)           0.786    15.131    U2/price_reg[0]_i_4_n_0
    SLICE_X35Y146        LUT6 (Prop_lut6_I0_O)        0.105    15.236 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.286    15.522    U4/D[0]
    SLICE_X35Y146        LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.467ns  (logic 1.586ns (10.254%)  route 13.881ns (89.746%))
  Logic Levels:           9  (FDRE=1 LUT4=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.396     4.780    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X40Y154        LUT4 (Prop_lut4_I3_O)        0.125     4.905 r  U2/price_reg[3]_i_410/O
                         net (fo=122, routed)         4.143     9.048    U2/U4/p_0_in73_in
    SLICE_X58Y151        LUT4 (Prop_lut4_I0_O)        0.288     9.336 f  U2/price_reg[3]_i_717/O
                         net (fo=2, routed)           0.448     9.784    U2/price_reg[3]_i_717_n_0
    SLICE_X57Y151        LUT4 (Prop_lut4_I1_O)        0.264    10.048 r  U2/price_reg[3]_i_187/O
                         net (fo=7, routed)           0.691    10.739    U2/price_reg[3]_i_187_n_0
    SLICE_X59Y151        LUT6 (Prop_lut6_I2_O)        0.105    10.844 f  U2/price_reg[3]_i_39/O
                         net (fo=6, routed)           0.913    11.757    U2/price_reg[3]_i_39_n_0
    SLICE_X56Y154        LUT6 (Prop_lut6_I1_O)        0.105    11.862 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.414    13.276    U2/price_reg[3]_i_32_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I5_O)        0.105    13.381 r  U2/price_reg[2]_i_39/O
                         net (fo=1, routed)           1.099    14.480    U2/price_reg[2]_i_39_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I5_O)        0.105    14.585 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           0.634    15.219    U2/price_reg[2]_i_8_n_0
    SLICE_X35Y149        LUT6 (Prop_lut6_I4_O)        0.105    15.324 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.143    15.467    U4/D[2]
    SLICE_X34Y149        LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.641ns  (logic 1.803ns (13.218%)  route 11.838ns (86.782%))
  Logic Levels:           9  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE                         0.000     0.000 r  U2/end_station_value_reg[3]/C
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[3]/Q
                         net (fo=18, routed)          1.354     1.791    U2/end_station_value[3]
    SLICE_X39Y129        LUT5 (Prop_lut5_I3_O)        0.124     1.915 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         4.088     6.003    U2/price_reg[3]_i_338_n_0
    SLICE_X41Y155        LUT4 (Prop_lut4_I0_O)        0.277     6.280 f  U2/price_reg[3]_i_335/O
                         net (fo=116, routed)         2.592     8.872    U2/U4/p_0_in47_in
    SLICE_X18Y161        LUT2 (Prop_lut2_I1_O)        0.278     9.150 f  U2/price_reg[3]_i_2159/O
                         net (fo=2, routed)           0.867    10.017    U2/U4/price13477_out
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.267    10.284 f  U2/price_reg[3]_i_1330/O
                         net (fo=1, routed)           0.116    10.399    U2/price_reg[3]_i_1330_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I5_O)        0.105    10.504 f  U2/price_reg[3]_i_476/O
                         net (fo=1, routed)           0.639    11.143    U2/price_reg[3]_i_476_n_0
    SLICE_X25Y155        LUT6 (Prop_lut6_I0_O)        0.105    11.248 f  U2/price_reg[3]_i_102/O
                         net (fo=1, routed)           0.660    11.908    U2/price_reg[3]_i_102_n_0
    SLICE_X25Y157        LUT6 (Prop_lut6_I5_O)        0.105    12.013 f  U2/price_reg[3]_i_18/O
                         net (fo=1, routed)           0.639    12.652    U2/price_reg[3]_i_18_n_0
    SLICE_X29Y158        LUT6 (Prop_lut6_I4_O)        0.105    12.757 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.883    13.641    U4/AR[3]
    SLICE_X33Y145        LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.071ns  (logic 0.778ns (9.640%)  route 7.293ns (90.360%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X43Y128        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         5.588     5.972    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X35Y155        LUT4 (Prop_lut4_I3_O)        0.119     6.091 f  U2/price_reg[0]_i_10/O
                         net (fo=137, routed)         1.271     7.362    U2/U4/p_0_in121_in
    SLICE_X35Y146        LUT5 (Prop_lut5_I0_O)        0.275     7.637 f  U2/price_reg[0]_i_3/O
                         net (fo=1, routed)           0.434     8.071    U4/AR[0]
    SLICE_X35Y146        LDCE                                         f  U4/price_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P2IO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 4.003ns (52.449%)  route 3.629ns (47.551%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  U1/key_flag_reg/Q
                         net (fo=4, routed)           0.906     1.285    U1/key_valid
    SLICE_X51Y109        LUT1 (Prop_lut1_I0_O)        0.115     1.400 r  U1/P2IO_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.723     4.123    P2IO_OBUF[8]
    Y2                   OBUF (Prop_obuf_I_O)         3.509     7.632 r  P2IO_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.632    P2IO[8]
    Y2                                                                r  P2IO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 0.932ns (13.083%)  route 6.192ns (86.917%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE                         0.000     0.000 r  U2/end_station_value_reg[3]/C
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[3]/Q
                         net (fo=18, routed)          1.512     1.949    U2/end_station_value[3]
    SLICE_X40Y130        LUT5 (Prop_lut5_I3_O)        0.105     2.054 r  U2/price_reg[2]_i_11/O
                         net (fo=143, routed)         2.595     4.650    U2/price_reg[2]_i_11_n_0
    SLICE_X22Y154        LUT4 (Prop_lut4_I0_O)        0.115     4.765 f  U2/price_reg[1]_i_9/O
                         net (fo=143, routed)         1.651     6.415    U2/price_reg[1]_i_9_n_0
    SLICE_X33Y148        LUT2 (Prop_lut2_I1_O)        0.275     6.690 f  U2/price_reg[1]_i_3/O
                         net (fo=1, routed)           0.433     7.124    U4/AR[1]
    SLICE_X33Y147        LDCE                                         f  U4/price_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 3.828ns (56.270%)  route 2.975ns (43.730%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.975     3.323    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.480     6.804 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.804    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U2/end_station_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.562ns  (logic 1.168ns (17.800%)  route 5.394ns (82.200%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        LDCE                         0.000     0.000 r  U1/key_value_reg[2]/G
    SLICE_X51Y112        LDCE (EnToQ_ldce_G_Q)        0.464     0.464 f  U1/key_value_reg[2]/Q
                         net (fo=58, routed)          2.255     2.719    U1/Q[2]
    SLICE_X46Y120        LUT3 (Prop_lut3_I1_O)        0.125     2.844 r  U1/phv_one_unit[0]_i_4/O
                         net (fo=14, routed)          0.839     3.683    U2/ticket_hand_value_reg[0]_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I2_O)        0.264     3.947 r  U2/end_ten_unit[0]_i_2/O
                         net (fo=15, routed)          1.196     5.143    U1/end_station_value_reg[4]
    SLICE_X43Y128        LUT6 (Prop_lut6_I0_O)        0.105     5.248 f  U1/end_station_value[2]_i_2/O
                         net (fo=9, routed)           0.412     5.660    U1/end_station_value[2]_i_2_n_0
    SLICE_X43Y128        LUT3 (Prop_lut3_I1_O)        0.105     5.765 f  U1/end_station_value[7]_i_2/O
                         net (fo=5, routed)           0.692     6.457    U1/end_station_value[7]_i_2_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I0_O)        0.105     6.562 r  U1/end_station_value[7]_i_1/O
                         net (fo=1, routed)           0.000     6.562    U2/end_station_value_reg[7]_0[6]
    SLICE_X42Y127        FDRE                                         r  U2/end_station_value_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    U1/col_reg[3]_0[0]
    SLICE_X51Y111        FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    U1/col_reg[3]_0[2]
    SLICE_X51Y111        FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.648%)  route 0.165ns (56.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.165     0.293    U1/col_reg[3]_0[3]
    SLICE_X51Y111        FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.087%)  route 0.140ns (42.913%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=9, routed)           0.140     0.281    U7/pay_auto_coin[0]
    SLICE_X30Y113        LUT2 (Prop_lut2_I0_O)        0.045     0.326 r  U7/pay_auto_coin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    U7/p_0_in__3[1]
    SLICE_X30Y113        FDRE                                         r  U7/pay_auto_coin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.189ns (57.479%)  route 0.140ns (42.521%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=9, routed)           0.140     0.281    U7/pay_auto_coin[0]
    SLICE_X30Y113        LUT3 (Prop_lut3_I2_O)        0.048     0.329 r  U7/pay_auto_coin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    U7/p_0_in__3[2]
    SLICE_X30Y113        FDRE                                         r  U7/pay_auto_coin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.395%)  route 0.144ns (43.605%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=9, routed)           0.144     0.285    U7/pay_auto_coin[0]
    SLICE_X30Y113        LUT4 (Prop_lut4_I1_O)        0.045     0.330 r  U7/pay_auto_coin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.330    U7/p_0_in__3[3]
    SLICE_X30Y113        FDRE                                         r  U7/pay_auto_coin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.788%)  route 0.144ns (43.212%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=9, routed)           0.144     0.285    U7/pay_auto_coin[0]
    SLICE_X30Y113        LUT5 (Prop_lut5_I3_O)        0.048     0.333 r  U7/pay_auto_coin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U7/p_0_in__3[4]
    SLICE_X30Y113        FDRE                                         r  U7/pay_auto_coin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.576%)  route 0.198ns (58.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.198     0.339    U1/col_reg[3]_0[1]
    SLICE_X51Y111        FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.246ns (72.316%)  route 0.094ns (27.684%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[1]/C
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.094     0.242    U1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.098     0.340 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.340    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X50Y110        FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/thv_one_unit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/ticket_hand_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.212ns (62.170%)  route 0.129ns (37.830%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDRE                         0.000     0.000 r  U2/thv_one_unit_reg[1]/C
    SLICE_X46Y123        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/thv_one_unit_reg[1]/Q
                         net (fo=3, routed)           0.129     0.296    U2/thv_one_unit_reg[3]_0[0]
    SLICE_X46Y122        LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  U2/ticket_hand_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    U2/ticket_hand_value0[1]
    SLICE_X46Y122        FDRE                                         r  U2/ticket_hand_value_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.740ns  (logic 3.789ns (48.956%)  route 3.951ns (51.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.361     4.627    U5/sys_clk_IBUF_BUFG
    SLICE_X44Y111        FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.348     4.975 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.951     8.926    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.441    12.368 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.368    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.694ns  (logic 3.709ns (48.199%)  route 3.986ns (51.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.359     4.625    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.379     5.004 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.986     8.990    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    12.319 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.319    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 3.681ns (48.394%)  route 3.925ns (51.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.365     4.631    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y109        FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.379     5.010 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.925     8.935    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    12.237 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.237    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 3.694ns (49.723%)  route 3.735ns (50.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.365     4.631    U5/sys_clk_IBUF_BUFG
    SLICE_X44Y105        FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.379     5.010 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.735     8.745    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    12.060 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.060    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 3.664ns (49.366%)  route 3.758ns (50.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.357     4.623    U3/sys_clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.379     5.002 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           3.758     8.761    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         3.285    12.046 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.046    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 3.703ns (50.589%)  route 3.616ns (49.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.357     4.623    U3/sys_clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.379     5.002 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           3.616     8.618    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    11.942 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.942    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 3.718ns (51.360%)  route 3.521ns (48.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.359     4.625    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y115        FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433     5.058 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           3.521     8.579    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    11.864 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.864    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 3.722ns (51.608%)  route 3.490ns (48.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.359     4.625    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y115        FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433     5.058 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           3.490     8.548    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    11.837 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.837    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 3.763ns (53.924%)  route 3.215ns (46.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.359     4.625    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y115        FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433     5.058 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           3.215     8.273    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    11.603 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.603    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.890ns  (logic 3.778ns (54.842%)  route 3.111ns (45.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.359     4.625    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y115        FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_fdre_C_Q)         0.433     5.058 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           3.111     8.169    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    11.515 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.515    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_hand_bill_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.267%)  route 0.313ns (62.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.136     2.034    U8/pay_hand_bill_reg[13]_1
    SLICE_X36Y119        FDRE                                         r  U8/pay_hand_bill_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_hand_bill_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.267%)  route 0.313ns (62.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.136     2.034    U8/pay_hand_bill_reg[13]_1
    SLICE_X36Y119        FDRE                                         r  U8/pay_hand_bill_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.859%)  route 0.363ns (66.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.186     2.084    U7/pay_hand_coin_reg[0]_0
    SLICE_X34Y118        FDRE                                         r  U7/pay_hand_coin_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.859%)  route 0.363ns (66.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.186     2.084    U7/pay_hand_coin_reg[0]_0
    SLICE_X34Y118        FDRE                                         r  U7/pay_hand_coin_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.859%)  route 0.363ns (66.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.186     2.084    U7/pay_hand_coin_reg[0]_0
    SLICE_X34Y118        FDRE                                         r  U7/pay_hand_coin_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/pay_hand_coin_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.859%)  route 0.363ns (66.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.186     2.084    U7/pay_hand_coin_reg[0]_0
    SLICE_X34Y118        FDRE                                         r  U7/pay_hand_coin_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_hand_bill_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.194     2.092    U8/pay_hand_bill_reg[13]_1
    SLICE_X36Y117        FDRE                                         r  U8/pay_hand_bill_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_hand_bill_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.194     2.092    U8/pay_hand_bill_reg[13]_1
    SLICE_X36Y117        FDRE                                         r  U8/pay_hand_bill_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_hand_bill_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.194     2.092    U8/pay_hand_bill_reg[13]_1
    SLICE_X36Y117        FDRE                                         r  U8/pay_hand_bill_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U8/pay_hand_bill_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.383%)  route 0.371ns (66.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     1.535    U5/sys_clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.676 f  U5/led_reg[3]/Q
                         net (fo=14, routed)          0.177     1.853    U5/Q[2]
    SLICE_X37Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  U5/pay_hand_coin[0]_i_1/O
                         net (fo=56, routed)          0.194     2.092    U8/pay_hand_bill_reg[13]_1
    SLICE_X36Y117        FDRE                                         r  U8/pay_hand_bill_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.208ns  (logic 4.777ns (31.410%)  route 10.431ns (68.590%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          1.042    15.103    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X30Y117        LUT6 (Prop_lut6_I1_O)        0.105    15.208 r  U7/recharge_hand_show[22]_i_1/O
                         net (fo=1, routed)           0.000    15.208    U6/recharge_hand_show_reg[30]_2[20]
    SLICE_X30Y117        FDRE                                         r  U6/recharge_hand_show_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  U6/recharge_hand_show_reg[22]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.022ns  (logic 4.777ns (31.801%)  route 10.245ns (68.199%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.855    14.917    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X29Y121        LUT6 (Prop_lut6_I0_O)        0.105    15.022 r  U7/recharge_hand_show[13]_i_1/O
                         net (fo=1, routed)           0.000    15.022    U6/recharge_hand_show_reg[30]_2[12]
    SLICE_X29Y121        FDRE                                         r  U6/recharge_hand_show_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.247     4.354    U6/sys_clk_IBUF_BUFG
    SLICE_X29Y121        FDRE                                         r  U6/recharge_hand_show_reg[13]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.022ns  (logic 4.777ns (31.801%)  route 10.245ns (68.199%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.855    14.917    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X29Y121        LUT6 (Prop_lut6_I0_O)        0.105    15.022 r  U7/recharge_hand_show[8]_i_1/O
                         net (fo=1, routed)           0.000    15.022    U6/recharge_hand_show_reg[30]_2[7]
    SLICE_X29Y121        FDRE                                         r  U6/recharge_hand_show_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.247     4.354    U6/sys_clk_IBUF_BUFG
    SLICE_X29Y121        FDRE                                         r  U6/recharge_hand_show_reg[8]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.020ns  (logic 4.777ns (31.803%)  route 10.243ns (68.197%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 f  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 f  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 f  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 f  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.854    14.915    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X30Y119        LUT6 (Prop_lut6_I5_O)        0.105    15.020 r  U7/recharge_hand_show[10]_i_1/O
                         net (fo=1, routed)           0.000    15.020    U6/recharge_hand_show_reg[30]_2[9]
    SLICE_X30Y119        FDSE                                         r  U6/recharge_hand_show_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.249     4.356    U6/sys_clk_IBUF_BUFG
    SLICE_X30Y119        FDSE                                         r  U6/recharge_hand_show_reg[10]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.011ns  (logic 4.777ns (31.822%)  route 10.234ns (68.178%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.845    14.906    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X30Y119        LUT6 (Prop_lut6_I5_O)        0.105    15.011 r  U7/recharge_hand_show[9]_i_1/O
                         net (fo=1, routed)           0.000    15.011    U6/recharge_hand_show_reg[30]_2[8]
    SLICE_X30Y119        FDSE                                         r  U6/recharge_hand_show_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.249     4.356    U6/sys_clk_IBUF_BUFG
    SLICE_X30Y119        FDSE                                         r  U6/recharge_hand_show_reg[9]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.010ns  (logic 4.777ns (31.826%)  route 10.233ns (68.174%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.843    14.905    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I4_O)        0.105    15.010 r  U7/recharge_hand_show[17]_i_1/O
                         net (fo=1, routed)           0.000    15.010    U6/recharge_hand_show_reg[30]_2[15]
    SLICE_X33Y117        FDSE                                         r  U6/recharge_hand_show_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X33Y117        FDSE                                         r  U6/recharge_hand_show_reg[17]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.865ns  (logic 4.777ns (32.136%)  route 10.088ns (67.864%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.698    14.760    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X30Y117        LUT6 (Prop_lut6_I4_O)        0.105    14.865 r  U7/recharge_hand_show[18]_i_1/O
                         net (fo=1, routed)           0.000    14.865    U6/recharge_hand_show_reg[30]_2[16]
    SLICE_X30Y117        FDSE                                         r  U6/recharge_hand_show_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X30Y117        FDSE                                         r  U6/recharge_hand_show_reg[18]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.861ns  (logic 4.777ns (32.145%)  route 10.084ns (67.855%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.694    14.756    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X30Y117        LUT6 (Prop_lut6_I0_O)        0.105    14.861 r  U7/recharge_hand_show[20]_i_1/O
                         net (fo=1, routed)           0.000    14.861    U6/recharge_hand_show_reg[30]_2[18]
    SLICE_X30Y117        FDRE                                         r  U6/recharge_hand_show_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  U6/recharge_hand_show_reg[20]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.811ns  (logic 4.777ns (32.252%)  route 10.034ns (67.748%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.493    13.957    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.105    14.062 r  U7/recharge_hand_show[22]_i_2/O
                         net (fo=14, routed)          0.645    14.706    U7/recharge_hand_show[22]_i_2_n_0
    SLICE_X32Y118        LUT6 (Prop_lut6_I4_O)        0.105    14.811 r  U7/recharge_hand_show[19]_i_1/O
                         net (fo=1, routed)           0.000    14.811    U6/recharge_hand_show_reg[30]_2[17]
    SLICE_X32Y118        FDRE                                         r  U6/recharge_hand_show_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.250     4.357    U6/sys_clk_IBUF_BUFG
    SLICE_X32Y118        FDRE                                         r  U6/recharge_hand_show_reg[19]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/recharge_hand_show_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.803ns  (logic 4.799ns (32.418%)  route 10.004ns (67.582%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[1]/C
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[1]/Q
                         net (fo=19, routed)          0.949     1.386    U2/ticket_hand_value[1]
    SLICE_X42Y120        LUT2 (Prop_lut2_I1_O)        0.115     1.501 r  U2/total_hand_show[30]_i_47/O
                         net (fo=1, routed)           0.485     1.986    U2/total_hand_show[30]_i_47_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I3_O)        0.264     2.250 r  U2/total_hand_show[30]_i_38/O
                         net (fo=1, routed)           0.000     2.250    U2/total_hand_show[30]_i_38_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.564 r  U2/total_hand_show_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.564    U2/total_hand_show_reg[30]_i_26_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.821 r  U2/recharge_hand_show_reg[30]_i_63/O[1]
                         net (fo=2, routed)           0.685     3.506    U2/recharge_hand_show_reg[30]_i_63_n_6
    SLICE_X38Y122        LUT4 (Prop_lut4_I2_O)        0.258     3.764 r  U2/recharge_hand_show[30]_i_73/O
                         net (fo=2, routed)           0.824     4.588    U2/recharge_hand_show[30]_i_73_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.264     4.852 r  U2/recharge_hand_show[30]_i_46/O
                         net (fo=2, routed)           0.822     5.675    U2/recharge_hand_show[30]_i_46_n_0
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.105     5.780 r  U2/recharge_hand_show[30]_i_50/O
                         net (fo=1, routed)           0.000     5.780    U2/recharge_hand_show[30]_i_50_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     6.075 f  U2/recharge_hand_show_reg[30]_i_25/O[3]
                         net (fo=10, routed)          0.578     6.652    U2/price_hand_value_reg[6]_0[9]
    SLICE_X36Y123        LUT1 (Prop_lut1_I0_O)        0.257     6.909 r  U2/recharge_hand_show[14]_i_32/O
                         net (fo=1, routed)           0.000     6.909    U2/recharge_hand_show[14]_i_32_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.390 r  U2/recharge_hand_show_reg[14]_i_28/O[2]
                         net (fo=1, routed)           0.520     7.910    U7/recharge_hand_show_reg[14]_i_21_1[2]
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.253     8.163 r  U7/recharge_hand_show[14]_i_22/O
                         net (fo=1, routed)           0.000     8.163    U7/recharge_hand_show[14]_i_22_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.495 r  U7/recharge_hand_show_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.495    U7/recharge_hand_show_reg[14]_i_19_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.760 r  U7/recharge_hand_show_reg[14]_i_21/O[1]
                         net (fo=8, routed)           0.705     9.465    U7/U6/recharge_hand_show31_out[13]
    SLICE_X32Y124        LUT6 (Prop_lut6_I1_O)        0.250     9.715 r  U7/recharge_hand_show[14]_i_20/O
                         net (fo=4, routed)           0.679    10.394    U7/recharge_hand_show[14]_i_20_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I5_O)        0.105    10.499 r  U7/recharge_hand_show[30]_i_58/O
                         net (fo=1, routed)           0.653    11.152    U7/recharge_hand_show[30]_i_58_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I0_O)        0.105    11.257 r  U7/recharge_hand_show[30]_i_33/O
                         net (fo=8, routed)           0.818    12.076    U7/U6/recharge_hand_show3[3]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.105    12.181 r  U7/recharge_hand_show[14]_i_3/O
                         net (fo=13, routed)          1.178    13.359    U7/recharge_hand_show[14]_i_3_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I3_O)        0.105    13.464 r  U7/recharge_hand_show[22]_i_4/O
                         net (fo=16, routed)          0.239    13.702    U7/recharge_hand_show[22]_i_4_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I4_O)        0.105    13.807 r  U7/recharge_hand_show[14]_i_2/O
                         net (fo=14, routed)          0.869    14.676    U7/recharge_hand_show[14]_i_2_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I0_O)        0.127    14.803 r  U7/recharge_hand_show[5]_i_1/O
                         net (fo=1, routed)           0.000    14.803    U6/recharge_hand_show_reg[30]_2[5]
    SLICE_X30Y121        FDRE                                         r  U6/recharge_hand_show_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.246     4.353    U6/sys_clk_IBUF_BUFG
    SLICE_X30Y121        FDRE                                         r  U6/recharge_hand_show_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.968%)  route 0.140ns (43.032%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[2]/C
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[2]/Q
                         net (fo=6, routed)           0.140     0.281    U7/pos_ticket_num_reg[2]
    SLICE_X40Y113        LUT5 (Prop_lut5_I3_O)        0.045     0.326 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    U7/ticket_num0[3]
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.227ns (61.583%)  route 0.142ns (38.417%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[1]/C
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U7/pos_ticket_num_reg[1]/Q
                         net (fo=7, routed)           0.142     0.270    U7/pos_ticket_num_reg[1]
    SLICE_X40Y113        LUT6 (Prop_lut6_I3_O)        0.099     0.369 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    U7/ticket_num0[2]
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.069%)  route 0.218ns (53.931%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[0]/C
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.218     0.359    U7/pos_ticket_num_reg[0]
    SLICE_X40Y113        LUT2 (Prop_lut2_I0_O)        0.045     0.404 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    U7/ticket_num0[0]
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U2/ticket_hand_show_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.307ns (51.024%)  route 0.295ns (48.976%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE                         0.000     0.000 r  U2/ticket_hand_show_reg[14]/C
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/ticket_hand_show_reg[14]/Q
                         net (fo=1, routed)           0.143     0.289    U5/seg_value[6]_i_2_1[13]
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.045     0.334 r  U5/seg_value[6]_i_4/O
                         net (fo=1, routed)           0.152     0.486    U5/seg_value[6]_i_4_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.531 r  U5/seg_value[6]_i_2/O
                         net (fo=1, routed)           0.000     0.531    U5/seg_value[6]_i_2_n_0
    SLICE_X40Y116        MUXF7 (Prop_muxf7_I0_O)      0.071     0.602 r  U5/seg_value_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.602    U3/D[6]
    SLICE_X40Y116        FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.829     2.053    U3/sys_clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U2/ticket_hand_show_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.319ns (48.410%)  route 0.340ns (51.590%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDRE                         0.000     0.000 r  U2/ticket_hand_show_reg[10]/C
    SLICE_X46Y117        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/ticket_hand_show_reg[10]/Q
                         net (fo=1, routed)           0.162     0.329    U5/seg_value[6]_i_2_1[9]
    SLICE_X46Y117        LUT5 (Prop_lut5_I2_O)        0.045     0.374 r  U5/seg_value[2]_i_4/O
                         net (fo=1, routed)           0.178     0.552    U5/seg_value[2]_i_4_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.597 r  U5/seg_value[2]_i_2/O
                         net (fo=1, routed)           0.000     0.597    U5/seg_value[2]_i_2_n_0
    SLICE_X40Y116        MUXF7 (Prop_muxf7_I0_O)      0.062     0.659 r  U5/seg_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.659    U3/D[2]
    SLICE_X40Y116        FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.829     2.053    U3/sys_clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.131%)  route 0.475ns (71.869%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[0]/C
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.196     0.337    U7/pos_ticket_num_reg[0]
    SLICE_X42Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.382 r  U7/ticket_num[1]_i_1/O
                         net (fo=1, routed)           0.279     0.661    U7/ticket_num0[1]
    SLICE_X39Y113        FDRE                                         r  U7/ticket_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y113        FDRE                                         r  U7/ticket_num_reg[1]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.281ns (39.038%)  route 0.439ns (60.962%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE                         0.000     0.000 r  U2/price_hand_show_reg[8]/C
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/price_hand_show_reg[8]/Q
                         net (fo=1, routed)           0.158     0.304    U5/seg_value[6]_i_2_3[7]
    SLICE_X49Y115        LUT5 (Prop_lut5_I2_O)        0.045     0.349 r  U5/seg_value[0]_i_11/O
                         net (fo=1, routed)           0.049     0.398    U5/seg_value[0]_i_11_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.443 r  U5/seg_value[0]_i_4/O
                         net (fo=1, routed)           0.232     0.675    U5/seg_value[0]_i_4_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.720 r  U5/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.720    U3/D[0]
    SLICE_X34Y115        FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     2.055    U3/sys_clk_IBUF_BUFG
    SLICE_X34Y115        FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U8/pay_hand_bill_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_hand_show_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.363ns (49.605%)  route 0.369ns (50.395%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE                         0.000     0.000 r  U8/pay_hand_bill_reg[0]/C
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_hand_bill_reg[0]/Q
                         net (fo=3, routed)           0.106     0.247    U7/recharge_hand_show_reg[30]_i_23_0[0]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.045     0.292 r  U7/pay_hand_show[30]_i_9/O
                         net (fo=1, routed)           0.000     0.292    U7/pay_hand_show[30]_i_9_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.362 r  U7/pay_hand_show_reg[30]_i_2/O[0]
                         net (fo=11, routed)          0.263     0.625    U7/O[0]
    SLICE_X45Y115        LUT6 (Prop_lut6_I0_O)        0.107     0.732 r  U7/pay_hand_show[30]_i_1/O
                         net (fo=1, routed)           0.000     0.732    U6/pay_hand_show_reg[30]_1[27]
    SLICE_X45Y115        FDRE                                         r  U6/pay_hand_show_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.827     2.052    U6/sys_clk_IBUF_BUFG
    SLICE_X45Y115        FDRE                                         r  U6/pay_hand_show_reg[30]/C

Slack:                    inf
  Source:                 U8/pay_hand_bill_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_hand_show_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.363ns (48.577%)  route 0.384ns (51.423%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE                         0.000     0.000 r  U8/pay_hand_bill_reg[0]/C
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_hand_bill_reg[0]/Q
                         net (fo=3, routed)           0.106     0.247    U7/recharge_hand_show_reg[30]_i_23_0[0]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.045     0.292 r  U7/pay_hand_show[30]_i_9/O
                         net (fo=1, routed)           0.000     0.292    U7/pay_hand_show[30]_i_9_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.362 r  U7/pay_hand_show_reg[30]_i_2/O[0]
                         net (fo=11, routed)          0.279     0.640    U7/O[0]
    SLICE_X47Y115        LUT6 (Prop_lut6_I0_O)        0.107     0.747 r  U7/pay_hand_show[24]_i_1/O
                         net (fo=1, routed)           0.000     0.747    U6/pay_hand_show_reg[30]_1[21]
    SLICE_X47Y115        FDRE                                         r  U6/pay_hand_show_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.826     2.051    U6/sys_clk_IBUF_BUFG
    SLICE_X47Y115        FDRE                                         r  U6/pay_hand_show_reg[24]/C

Slack:                    inf
  Source:                 U8/pay_hand_bill_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_hand_show_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.363ns (48.383%)  route 0.387ns (51.617%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE                         0.000     0.000 r  U8/pay_hand_bill_reg[0]/C
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U8/pay_hand_bill_reg[0]/Q
                         net (fo=3, routed)           0.106     0.247    U7/recharge_hand_show_reg[30]_i_23_0[0]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.045     0.292 r  U7/pay_hand_show[30]_i_9/O
                         net (fo=1, routed)           0.000     0.292    U7/pay_hand_show[30]_i_9_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.362 r  U7/pay_hand_show_reg[30]_i_2/O[0]
                         net (fo=11, routed)          0.282     0.643    U7/O[0]
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.107     0.750 r  U7/pay_hand_show[25]_i_1/O
                         net (fo=1, routed)           0.000     0.750    U6/pay_hand_show_reg[30]_1[22]
    SLICE_X46Y115        FDRE                                         r  U6/pay_hand_show_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.826     2.051    U6/sys_clk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  U6/pay_hand_show_reg[25]/C





