
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/../rtl/pc.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/pc.sv' to AST representation.
Generating RTLIL representation for module `\pc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/../rtl/instruction_memory.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/instruction_memory.sv' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/../rtl/register_file.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/register_file.sv' to AST representation.
Generating RTLIL representation for module `\register_file'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/../rtl/immediate_generator.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/immediate_generator.sv' to AST representation.
Generating RTLIL representation for module `\immediate_generator'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/openlane/../rtl/control_unit.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/control_unit.sv' to AST representation.
Generating RTLIL representation for module `\control_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /project/openlane/../rtl/alu.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/alu.sv' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /project/openlane/../rtl/branch_control.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/branch_control.sv' to AST representation.
Generating RTLIL representation for module `\branch_control'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /project/openlane/../rtl/data_memory.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/data_memory.sv' to AST representation.
Generating RTLIL representation for module `\data_memory'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /project/openlane/../rtl/hazard_detection.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/hazard_detection.sv' to AST representation.
Generating RTLIL representation for module `\hazard_detection'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /project/openlane/../rtl/riscv_cpu.sv
Parsing SystemVerilog input from `/project/openlane/../rtl/riscv_cpu.sv' to AST representation.
Generating RTLIL representation for module `\riscv_cpu'.
Successfully finished Verilog frontend.

11. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/runs/run_1/tmp/synthesis/hierarchy.dot'.
Dumping module riscv_cpu to page 1.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \riscv_cpu
Used module:     \branch_control
Used module:     \alu
Used module:     \immediate_generator
Used module:     \control_unit
Used module:     \register_file
Used module:     \hazard_detection

12.2. Analyzing design hierarchy..
Top module:  \riscv_cpu
Used module:     \branch_control
Used module:     \alu
Used module:     \immediate_generator
Used module:     \control_unit
Used module:     \register_file
Used module:     \hazard_detection
Removing unused module `\data_memory'.
Removing unused module `\instruction_memory'.
Removing unused module `\pc'.
Removed 3 unused modules.
Renaming module riscv_cpu to riscv_cpu.

13. Executing TRIBUF pass.

14. Executing HIERARCHY pass (managing design hierarchy).

14.1. Analyzing design hierarchy..
Top module:  \riscv_cpu
Used module:     \branch_control
Used module:     \alu
Used module:     \immediate_generator
Used module:     \control_unit
Used module:     \register_file
Used module:     \hazard_detection

14.2. Analyzing design hierarchy..
Top module:  \riscv_cpu
Used module:     \branch_control
Used module:     \alu
Used module:     \immediate_generator
Used module:     \control_unit
Used module:     \register_file
Used module:     \hazard_detection
Removed 0 unused modules.

15. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813 in module riscv_cpu.
Marked 1 switch rules as full_case in process $proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808 in module riscv_cpu.
Marked 1 switch rules as full_case in process $proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795 in module riscv_cpu.
Marked 1 switch rules as full_case in process $proc$/project/openlane/../rtl/riscv_cpu.sv:88$1794 in module riscv_cpu.
Marked 1 switch rules as full_case in process $proc$/project/openlane/../rtl/riscv_cpu.sv:74$1789 in module riscv_cpu.
Marked 1 switch rules as full_case in process $proc$/project/openlane/../rtl/alu.sv:0$125 in module alu.
Removed 2 dead cases from process $proc$/project/openlane/../rtl/alu.sv:0$122 in module alu.
Marked 2 switch rules as full_case in process $proc$/project/openlane/../rtl/alu.sv:0$122 in module alu.
Marked 3 switch rules as full_case in process $proc$/project/openlane/../rtl/control_unit.sv:0$121 in module control_unit.
Removed 1 dead cases from process $proc$/project/openlane/../rtl/immediate_generator.sv:0$119 in module immediate_generator.
Marked 2 switch rules as full_case in process $proc$/project/openlane/../rtl/immediate_generator.sv:0$119 in module immediate_generator.
Marked 2 switch rules as full_case in process $proc$/project/openlane/../rtl/register_file.sv:17$43 in module register_file.
Marked 1 switch rules as full_case in process $proc$/project/openlane/../rtl/branch_control.sv:0$139 in module branch_control.
Removed a total of 3 dead cases.

17. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 34 redundant assignments.
Promoted 51 assignments to connections.

18. Executing PROC_INIT pass (extract init attributes).

19. Executing PROC_ARST pass (detect async resets in processes).

20. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

21. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
     1/7: $0\mem_to_reg_wb[0:0]
     2/7: $0\jump_wb[0:0]
     3/7: $0\reg_write_wb[0:0]
     4/7: $0\rd_wb[4:0]
     5/7: $0\mem_data_wb[31:0]
     6/7: $0\alu_out_wb[31:0]
     7/7: $0\pc_plus_4_wb[31:0]
Creating decoders for process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
     1/10: $0\mem_write_mem[0:0]
     2/10: $0\jump_mem[0:0]
     3/10: $0\mem_read_mem[0:0]
     4/10: $0\mem_to_reg_mem[0:0]
     5/10: $0\reg_write_mem[0:0]
     6/10: $0\rd_mem[4:0]
     7/10: $0\rd2_mem[31:0]
     8/10: $0\alu_out_mem[31:0]
     9/10: $0\pc_plus_4_mem[31:0]
    10/10: $0\mem_width_mem[1:0]
Creating decoders for process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
     1/17: $0\mem_width_ex[1:0]
     2/17: $0\alu_op_ex[1:0]
     3/17: $0\auipc_ex[0:0]
     4/17: $0\jump_ex[0:0]
     5/17: $0\branch_ex[0:0]
     6/17: $0\alu_src_ex[0:0]
     7/17: $0\mem_write_ex[0:0]
     8/17: $0\mem_to_reg_ex[0:0]
     9/17: $0\reg_write_ex[0:0]
    10/17: $0\funct7_ex[6:0]
    11/17: $0\rd_ex[4:0]
    12/17: $0\imm_ex[31:0]
    13/17: $0\rd2_ex[31:0]
    14/17: $0\rd1_ex[31:0]
    15/17: $0\pc_plus_4_ex[31:0]
    16/17: $0\funct3_ex[2:0]
    17/17: $0\mem_read_ex[0:0]
Creating decoders for process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:88$1794'.
     1/2: $0\instr_id[31:0]
     2/2: $0\pc_plus_4_id[31:0]
Creating decoders for process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:74$1789'.
     1/1: $0\pc[31:0]
Creating decoders for process `\alu.$proc$/project/openlane/../rtl/alu.sv:0$125'.
     1/1: $1\result[31:0]
Creating decoders for process `\alu.$proc$/project/openlane/../rtl/alu.sv:0$122'.
     1/2: $2\alu_ctrl[4:0]
     2/2: $1\alu_ctrl[4:0]
Creating decoders for process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
     1/7: { $1\alu_op[1:0] $1\imm_sel[1:0] }
     2/7: $2\mem_width[1:0]
     3/7: $1\mem_width[1:0]
     4/7: $3\mem_width[1:0]
     5/7: $1\auipc_sel[0:0]
     6/7: { $1\alu_src[0:0] $1\branch[0:0] $1\jump[0:0] }
     7/7: { $1\reg_write[0:0] $1\mem_to_reg[0:0] $1\mem_read[0:0] $1\mem_write[0:0] }
Creating decoders for process `\immediate_generator.$proc$/project/openlane/../rtl/immediate_generator.sv:0$119'.
     1/2: $2\immediate[31:0]
     2/2: $1\immediate[31:0]
Creating decoders for process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
     1/39: $2$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$118
     2/39: $2$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_DATA[31:0]$117
     3/39: $2$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_ADDR[4:0]$116
     4/39: $1\i[31:0]
     5/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$110
     6/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$109
     7/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$108
     8/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$107
     9/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$106
    10/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$105
    11/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$104
    12/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$103
    13/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$102
    14/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$101
    15/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$100
    16/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$99
    17/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$98
    18/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$97
    19/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$96
    20/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$95
    21/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$94
    22/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$93
    23/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$92
    24/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$91
    25/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$90
    26/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$89
    27/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$88
    28/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$87
    29/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$86
    30/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$85
    31/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$84
    32/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$83
    33/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$82
    34/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$81
    35/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$80
    36/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$79
    37/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$113
    38/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_DATA[31:0]$112
    39/39: $1$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_ADDR[4:0]$111
Creating decoders for process `\branch_control.$proc$/project/openlane/../rtl/branch_control.sv:0$139'.
     1/1: $1\branch_taken[0:0]

22. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\alu.\result' from process `\alu.$proc$/project/openlane/../rtl/alu.sv:0$125'.
No latch inferred for signal `\alu.\alu_ctrl' from process `\alu.$proc$/project/openlane/../rtl/alu.sv:0$122'.
No latch inferred for signal `\control_unit.\reg_write' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\imm_sel' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\mem_to_reg' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\mem_read' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\mem_write' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\alu_src' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\branch' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\jump' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\alu_op' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\mem_width' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\control_unit.\auipc_sel' from process `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
No latch inferred for signal `\immediate_generator.\immediate' from process `\immediate_generator.$proc$/project/openlane/../rtl/immediate_generator.sv:0$119'.
No latch inferred for signal `\branch_control.\branch_taken' from process `\branch_control.$proc$/project/openlane/../rtl/branch_control.sv:0$139'.

23. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\riscv_cpu.\alu_out_wb' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_data_wb' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `\riscv_cpu.\pc_plus_4_wb' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `\riscv_cpu.\rd_wb' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `\riscv_cpu.\reg_write_wb' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_to_reg_wb' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\riscv_cpu.\jump_wb' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `\riscv_cpu.\alu_out_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `\riscv_cpu.\rd2_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `\riscv_cpu.\pc_plus_4_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `\riscv_cpu.\rd_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `\riscv_cpu.\reg_write_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_to_reg_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_read_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_write_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\riscv_cpu.\jump_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_width_mem' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `\riscv_cpu.\pc_plus_4_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\riscv_cpu.\rd1_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\riscv_cpu.\rd2_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `\riscv_cpu.\imm_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `\riscv_cpu.\rd_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `\riscv_cpu.\funct3_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `\riscv_cpu.\funct7_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `\riscv_cpu.\alu_op_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `\riscv_cpu.\reg_write_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_to_reg_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_read_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_write_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `\riscv_cpu.\alu_src_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `\riscv_cpu.\branch_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `\riscv_cpu.\jump_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `\riscv_cpu.\auipc_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `\riscv_cpu.\mem_width_ex' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `\riscv_cpu.\pc_plus_4_id' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:88$1794'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `\riscv_cpu.\instr_id' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:88$1794'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `\riscv_cpu.\pc' using process `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:74$1789'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `\register_file.\i' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_ADDR' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_DATA' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `\register_file.$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN' using process `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
  created $dff cell `$procdff$2243' with positive edge clock.

24. Executing PROC_MEMWR pass (convert process memory writes to cells).

25. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
Removing empty process `riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:217$1813'.
Found and cleaned up 1 empty switch in `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
Removing empty process `riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:184$1808'.
Found and cleaned up 1 empty switch in `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
Removing empty process `riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:132$1795'.
Found and cleaned up 2 empty switches in `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:88$1794'.
Removing empty process `riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:88$1794'.
Found and cleaned up 2 empty switches in `\riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:74$1789'.
Removing empty process `riscv_cpu.$proc$/project/openlane/../rtl/riscv_cpu.sv:74$1789'.
Found and cleaned up 1 empty switch in `\alu.$proc$/project/openlane/../rtl/alu.sv:0$125'.
Removing empty process `alu.$proc$/project/openlane/../rtl/alu.sv:0$125'.
Found and cleaned up 2 empty switches in `\alu.$proc$/project/openlane/../rtl/alu.sv:0$122'.
Removing empty process `alu.$proc$/project/openlane/../rtl/alu.sv:0$122'.
Found and cleaned up 3 empty switches in `\control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
Removing empty process `control_unit.$proc$/project/openlane/../rtl/control_unit.sv:0$121'.
Found and cleaned up 2 empty switches in `\immediate_generator.$proc$/project/openlane/../rtl/immediate_generator.sv:0$119'.
Removing empty process `immediate_generator.$proc$/project/openlane/../rtl/immediate_generator.sv:0$119'.
Found and cleaned up 2 empty switches in `\register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
Removing empty process `register_file.$proc$/project/openlane/../rtl/register_file.sv:17$43'.
Found and cleaned up 1 empty switch in `\branch_control.$proc$/project/openlane/../rtl/branch_control.sv:0$139'.
Removing empty process `branch_control.$proc$/project/openlane/../rtl/branch_control.sv:0$139'.
Cleaned up 18 empty switches.

26. Executing CHECK pass (checking for obvious problems).
Checking module riscv_cpu...
Checking module alu...
Checking module control_unit...
Checking module immediate_generator...
Checking module register_file...
Checking module hazard_detection...
Checking module branch_control...
Found and reported 0 problems.

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~6 debug messages>
Optimizing module alu.
<suppressed ~4 debug messages>
Optimizing module control_unit.
<suppressed ~2 debug messages>
Optimizing module immediate_generator.
<suppressed ~1 debug messages>
Optimizing module register_file.
<suppressed ~3 debug messages>
Optimizing module hazard_detection.
<suppressed ~4 debug messages>
Optimizing module branch_control.
<suppressed ~1 debug messages>

28. Executing FLATTEN pass (flatten design).
Deleting now unused module alu.
Deleting now unused module control_unit.
Deleting now unused module immediate_generator.
Deleting now unused module register_file.
Deleting now unused module hazard_detection.
Deleting now unused module branch_control.
<suppressed ~6 debug messages>

29. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 39 unused cells and 297 unused wires.
<suppressed ~43 debug messages>

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1981.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$2002.
    dead port 2/2 on $mux $flatten\alu_unit.$procmux$1954.
    dead port 2/2 on $mux $flatten\immgen.$procmux$2030.
    dead port 1/2 on $mux $flatten\regfile.$procmux$2041.
    dead port 1/2 on $mux $flatten\regfile.$procmux$2047.
    dead port 1/2 on $mux $flatten\regfile.$procmux$2053.
Removed 7 multiplexer ports.
<suppressed ~81 debug messages>

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$1962: { $auto$opt_reduce.cc:134:opt_pmux$2280 $flatten\ctrl.$procmux$1967_CMP $flatten\ctrl.$procmux$1966_CMP $flatten\ctrl.$procmux$1964_CMP $auto$opt_reduce.cc:134:opt_pmux$2278 }
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$2008: { $flatten\ctrl.$procmux$1966_CMP $flatten\ctrl.$procmux$1965_CMP $flatten\ctrl.$procmux$2011_CMP $auto$opt_reduce.cc:134:opt_pmux$2282 }
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$2018: { $flatten\ctrl.$procmux$1982_CMP $flatten\ctrl.$procmux$1967_CMP $auto$opt_reduce.cc:134:opt_pmux$2284 }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2038:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$procmux$2038_Y
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$procmux$2038_Y [0]
      New connections: $flatten\regfile.$procmux$2038_Y [31:1] = { $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] $flatten\regfile.$procmux$2038_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2059:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$35_EN[31:0]$75 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2062:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$34_EN[31:0]$74 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2065:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$33_EN[31:0]$73 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2068:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$32_EN[31:0]$72 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2071:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$31_EN[31:0]$71 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2074:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$30_EN[31:0]$70 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2077:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$29_EN[31:0]$69 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2080:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$28_EN[31:0]$68 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2083:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$27_EN[31:0]$67 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2086:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$26_EN[31:0]$66 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2089:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$25_EN[31:0]$65 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2092:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$24_EN[31:0]$64 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2095:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$23_EN[31:0]$63 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2098:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$22_EN[31:0]$62 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2101:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$21_EN[31:0]$61 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2104:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$20_EN[31:0]$60 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2107:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$19_EN[31:0]$59 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2110:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$18_EN[31:0]$58 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2113:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$17_EN[31:0]$57 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2116:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$16_EN[31:0]$56 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2119:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$15_EN[31:0]$55 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2122:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$14_EN[31:0]$54 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2125:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$13_EN[31:0]$53 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2128:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$12_EN[31:0]$52 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2131:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$11_EN[31:0]$51 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2134:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$10_EN[31:0]$50 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2137:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$9_EN[31:0]$49 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2140:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$8_EN[31:0]$48 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2143:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$7_EN[31:0]$47 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2146:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$6_EN[31:0]$46 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2149:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$5_EN[31:0]$45 [0] }
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2152:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44
      New ports: A=1'0, B=1'1, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:19$4_EN[31:0]$44 [0] }
  Optimizing cells in module \riscv_cpu.
    Consolidated identical input bits for $mux cell $flatten\regfile.$procmux$2155:
      Old ports: A=$flatten\regfile.$2$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$118, B=0, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78
      New ports: A=$flatten\regfile.$procmux$2038_Y [0], B=1'0, Y=$flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0]
      New connections: $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [31:1] = { $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] $flatten\regfile.$0$memwr$\registers$/project/openlane/../rtl/register_file.sv:21$36_EN[31:0]$78 [0] }
  Optimizing cells in module \riscv_cpu.
Performed a total of 37 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 0 unused cells and 81 unused wires.
<suppressed ~1 debug messages>

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

31.9. Rerunning OPT passes. (Maybe there is more to do..)

31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$1989: $auto$opt_reduce.cc:134:opt_pmux$2286
  Optimizing cells in module \riscv_cpu.
Performed a total of 1 changes.

31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

31.13. Executing OPT_DFF pass (perform DFF optimizations).

31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

31.16. Rerunning OPT passes. (Maybe there is more to do..)

31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
Performed a total of 0 changes.

31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

31.20. Executing OPT_DFF pass (perform DFF optimizations).

31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

31.23. Finished OPT passes. (There is nothing left to do.)

32. Executing FSM pass (extract and optimize FSM).

32.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register riscv_cpu.alu_op_ex.
Not marking riscv_cpu.mem_width_ex as FSM state register:
    Users of register don't seem to benefit from recoding.

32.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\alu_op_ex' from module `\riscv_cpu'.
  found $dff cell for state register: $procdff$2195
  root of input selection tree: $0\alu_op_ex[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: $logic_or$/project/openlane/../rtl/riscv_cpu.sv:133$1796_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2278
  found ctrl input: $flatten\ctrl.$procmux$1964_CMP
  found ctrl input: $flatten\ctrl.$procmux$1966_CMP
  found ctrl input: $flatten\ctrl.$procmux$1967_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2280
  found state code: 2'00
  found state code: 2'11
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\alu_unit.$procmux$1955_CMP
  found ctrl output: $flatten\alu_unit.$procmux$1958_CMP
  found ctrl output: $flatten\alu_unit.$procmux$1959_CMP
  found ctrl output: $flatten\alu_unit.$procmux$1960_CMP
  ctrl inputs: { $logic_or$/project/openlane/../rtl/riscv_cpu.sv:133$1796_Y $auto$opt_reduce.cc:134:opt_pmux$2278 $flatten\ctrl.$procmux$1967_CMP $flatten\ctrl.$procmux$1966_CMP $flatten\ctrl.$procmux$1964_CMP $auto$opt_reduce.cc:134:opt_pmux$2280 }
  ctrl outputs: { $0\alu_op_ex[1:0] $flatten\alu_unit.$procmux$1958_CMP $flatten\alu_unit.$procmux$1959_CMP $flatten\alu_unit.$procmux$1960_CMP $flatten\alu_unit.$procmux$1955_CMP }
  transition:       2'00 6'000000 ->       2'00 6'000010
  transition:       2'00 6'0----1 ->       2'10 6'100010
  transition:       2'00 6'0-1--- ->       2'00 6'000010
  transition:       2'00 6'0--1-- ->       2'01 6'010010
  transition:       2'00 6'0---1- ->       2'11 6'110010
  transition:       2'00 6'01---- ->       2'00 6'000010
  transition:       2'00 6'1----- ->       2'00 6'000010
  transition:       2'10 6'000000 ->       2'00 6'000001
  transition:       2'10 6'0----1 ->       2'10 6'100001
  transition:       2'10 6'0-1--- ->       2'00 6'000001
  transition:       2'10 6'0--1-- ->       2'01 6'010001
  transition:       2'10 6'0---1- ->       2'11 6'110001
  transition:       2'10 6'01---- ->       2'00 6'000001
  transition:       2'10 6'1----- ->       2'00 6'000001
  transition:       2'01 6'000000 ->       2'00 6'000100
  transition:       2'01 6'0----1 ->       2'10 6'100100
  transition:       2'01 6'0-1--- ->       2'00 6'000100
  transition:       2'01 6'0--1-- ->       2'01 6'010100
  transition:       2'01 6'0---1- ->       2'11 6'110100
  transition:       2'01 6'01---- ->       2'00 6'000100
  transition:       2'01 6'1----- ->       2'00 6'000100
  transition:       2'11 6'000000 ->       2'00 6'001000
  transition:       2'11 6'0----1 ->       2'10 6'101000
  transition:       2'11 6'0-1--- ->       2'00 6'001000
  transition:       2'11 6'0--1-- ->       2'01 6'011000
  transition:       2'11 6'0---1- ->       2'11 6'111000
  transition:       2'11 6'01---- ->       2'00 6'001000
  transition:       2'11 6'1----- ->       2'00 6'001000

32.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\alu_op_ex$2287' from module `\riscv_cpu'.

32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 6 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

32.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\alu_op_ex$2287' from module `\riscv_cpu'.
  Removing unused output signal $0\alu_op_ex[1:0] [0].
  Removing unused output signal $0\alu_op_ex[1:0] [1].

32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\alu_op_ex$2287' from module `\riscv_cpu' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\alu_op_ex$2287' from module `riscv_cpu':
-------------------------------------

  Information on FSM $fsm$\alu_op_ex$2287 (\alu_op_ex):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$2280
    1: $flatten\ctrl.$procmux$1964_CMP
    2: $flatten\ctrl.$procmux$1966_CMP
    3: $flatten\ctrl.$procmux$1967_CMP
    4: $auto$opt_reduce.cc:134:opt_pmux$2278
    5: $logic_or$/project/openlane/../rtl/riscv_cpu.sv:133$1796_Y

  Output signals:
    0: $flatten\alu_unit.$procmux$1955_CMP
    1: $flatten\alu_unit.$procmux$1960_CMP
    2: $flatten\alu_unit.$procmux$1959_CMP
    3: $flatten\alu_unit.$procmux$1958_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'000000   ->     0 4'0010
      1:     0 6'0-1---   ->     0 4'0010
      2:     0 6'01----   ->     0 4'0010
      3:     0 6'1-----   ->     0 4'0010
      4:     0 6'0----1   ->     1 4'0010
      5:     0 6'0--1--   ->     2 4'0010
      6:     0 6'0---1-   ->     3 4'0010
      7:     1 6'000000   ->     0 4'0001
      8:     1 6'0-1---   ->     0 4'0001
      9:     1 6'01----   ->     0 4'0001
     10:     1 6'1-----   ->     0 4'0001
     11:     1 6'0----1   ->     1 4'0001
     12:     1 6'0--1--   ->     2 4'0001
     13:     1 6'0---1-   ->     3 4'0001
     14:     2 6'000000   ->     0 4'0100
     15:     2 6'0-1---   ->     0 4'0100
     16:     2 6'01----   ->     0 4'0100
     17:     2 6'1-----   ->     0 4'0100
     18:     2 6'0----1   ->     1 4'0100
     19:     2 6'0--1--   ->     2 4'0100
     20:     2 6'0---1-   ->     3 4'0100
     21:     3 6'000000   ->     0 4'1000
     22:     3 6'0-1---   ->     0 4'1000
     23:     3 6'01----   ->     0 4'1000
     24:     3 6'1-----   ->     0 4'1000
     25:     3 6'0----1   ->     1 4'1000
     26:     3 6'0--1--   ->     2 4'1000
     27:     3 6'0---1-   ->     3 4'1000

-------------------------------------

32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\alu_op_ex$2287' from module `\riscv_cpu'.

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~2 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2207 ($dff) from module riscv_cpu (D = $procmux$1928_Y, Q = \pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2312 ($sdff) from module riscv_cpu (D = \pc_next, Q = \pc).
Adding SRST signal on $procdff$2206 ($dff) from module riscv_cpu (D = $procmux$1918_Y, Q = \instr_id, rval = 19).
Adding EN signal on $auto$ff.cc:266:slice$2314 ($sdff) from module riscv_cpu (D = \imem_data, Q = \instr_id).
Adding SRST signal on $procdff$2205 ($dff) from module riscv_cpu (D = $procmux$1923_Y, Q = \pc_plus_4_id, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2316 ($sdff) from module riscv_cpu (D = \pc_plus_4_if, Q = \pc_plus_4_id).
Adding SRST signal on $procdff$2204 ($dff) from module riscv_cpu (D = $flatten\ctrl.$2\mem_width[1:0] [0], Q = \mem_width_ex [0], rval = 1'0).
Adding SRST signal on $procdff$2204 ($dff) from module riscv_cpu (D = \mem_width_id [1], Q = \mem_width_ex [1], rval = 1'0).
Adding SRST signal on $procdff$2203 ($dff) from module riscv_cpu (D = \auipc_id, Q = \auipc_ex, rval = 1'0).
Adding SRST signal on $procdff$2202 ($dff) from module riscv_cpu (D = \haz_detect.id_jump, Q = \jump_ex, rval = 1'0).
Adding SRST signal on $procdff$2201 ($dff) from module riscv_cpu (D = \haz_detect.id_branch, Q = \branch_ex, rval = 1'0).
Adding SRST signal on $procdff$2200 ($dff) from module riscv_cpu (D = \alu_src_id, Q = \alu_src_ex, rval = 1'0).
Adding SRST signal on $procdff$2199 ($dff) from module riscv_cpu (D = \mem_write_id, Q = \mem_write_ex, rval = 1'0).
Adding SRST signal on $procdff$2198 ($dff) from module riscv_cpu (D = \mem_read_id, Q = \mem_read_ex, rval = 1'0).
Adding SRST signal on $procdff$2197 ($dff) from module riscv_cpu (D = \mem_to_reg_id, Q = \mem_to_reg_ex, rval = 1'0).
Adding SRST signal on $procdff$2196 ($dff) from module riscv_cpu (D = \reg_write_id, Q = \reg_write_ex, rval = 1'0).
Adding SRST signal on $procdff$2194 ($dff) from module riscv_cpu (D = \instr_id [31:25], Q = \funct7_ex, rval = 7'0000000).
Adding SRST signal on $procdff$2193 ($dff) from module riscv_cpu (D = \instr_id [14:12], Q = \funct3_ex, rval = 3'000).
Adding SRST signal on $procdff$2192 ($dff) from module riscv_cpu (D = \instr_id [11:7], Q = \rd_ex, rval = 5'00000).
Adding SRST signal on $procdff$2191 ($dff) from module riscv_cpu (D = \imm_id, Q = \imm_ex, rval = 0).
Adding SRST signal on $procdff$2190 ($dff) from module riscv_cpu (D = $flatten\regfile.$memrd$\registers$/project/openlane/../rtl/register_file.sv:14$41_DATA, Q = \rd2_ex, rval = 0).
Adding SRST signal on $procdff$2189 ($dff) from module riscv_cpu (D = $flatten\regfile.$memrd$\registers$/project/openlane/../rtl/register_file.sv:13$38_DATA, Q = \rd1_ex, rval = 0).
Adding SRST signal on $procdff$2188 ($dff) from module riscv_cpu (D = \pc_plus_4_id, Q = \pc_plus_4_ex, rval = 0).
Adding SRST signal on $procdff$2187 ($dff) from module riscv_cpu (D = \mem_width_ex, Q = \mem_width_mem, rval = 2'00).
Adding SRST signal on $procdff$2186 ($dff) from module riscv_cpu (D = \jump_ex, Q = \jump_mem, rval = 1'0).
Adding SRST signal on $procdff$2185 ($dff) from module riscv_cpu (D = \mem_write_ex, Q = \mem_write_mem, rval = 1'0).
Adding SRST signal on $procdff$2184 ($dff) from module riscv_cpu (D = \mem_read_ex, Q = \mem_read_mem, rval = 1'0).
Adding SRST signal on $procdff$2183 ($dff) from module riscv_cpu (D = \mem_to_reg_ex, Q = \mem_to_reg_mem, rval = 1'0).
Adding SRST signal on $procdff$2182 ($dff) from module riscv_cpu (D = \reg_write_ex, Q = \reg_write_mem, rval = 1'0).
Adding SRST signal on $procdff$2181 ($dff) from module riscv_cpu (D = \rd_ex, Q = \rd_mem, rval = 5'00000).
Adding SRST signal on $procdff$2180 ($dff) from module riscv_cpu (D = \pc_plus_4_ex, Q = \pc_plus_4_mem, rval = 0).
Adding SRST signal on $procdff$2179 ($dff) from module riscv_cpu (D = \rd2_ex, Q = \rd2_mem, rval = 0).
Adding SRST signal on $procdff$2178 ($dff) from module riscv_cpu (D = \alu_unit.result, Q = \alu_out_mem, rval = 0).
Adding SRST signal on $procdff$2177 ($dff) from module riscv_cpu (D = \jump_mem, Q = \jump_wb, rval = 1'0).
Adding SRST signal on $procdff$2176 ($dff) from module riscv_cpu (D = \mem_to_reg_mem, Q = \mem_to_reg_wb, rval = 1'0).
Adding SRST signal on $procdff$2175 ($dff) from module riscv_cpu (D = \reg_write_mem, Q = \reg_write_wb, rval = 1'0).
Adding SRST signal on $procdff$2174 ($dff) from module riscv_cpu (D = \rd_mem, Q = \rd_wb, rval = 5'00000).
Adding SRST signal on $procdff$2173 ($dff) from module riscv_cpu (D = \pc_plus_4_mem, Q = \pc_plus_4_wb, rval = 0).
Adding SRST signal on $procdff$2172 ($dff) from module riscv_cpu (D = \dmem_rdata, Q = \mem_data_wb, rval = 0).
Adding SRST signal on $procdff$2171 ($dff) from module riscv_cpu (D = \alu_out_mem, Q = \alu_out_wb, rval = 0).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 41 unused cells and 50 unused wires.
<suppressed ~42 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2244 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2245 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2246 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2247 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2248 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2249 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2250 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2251 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2252 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2253 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2254 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2255 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2256 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2257 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2258 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2259 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2260 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2261 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2262 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2263 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2264 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2265 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2266 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2267 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2268 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2269 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2270 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2271 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2272 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2273 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2274 (regfile.registers).
Removed top 27 address bits (of 32) from memory init port riscv_cpu.$flatten\regfile.$auto$proc_memwr.cc:45:proc_memwr$2275 (regfile.registers).
Removed top 1 bits (of 32) from mux cell riscv_cpu.$flatten\immgen.$procmux$2028 ($mux).
Removed top 1 bits (of 2) from port B of cell riscv_cpu.$flatten\immgen.$procmux$2035_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell riscv_cpu.$flatten\ctrl.$procmux$1963_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell riscv_cpu.$flatten\ctrl.$procmux$1962 ($pmux).
Removed top 1 bits (of 7) from port B of cell riscv_cpu.$flatten\ctrl.$procmux$1964_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell riscv_cpu.$flatten\ctrl.$procmux$1967_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell riscv_cpu.$flatten\ctrl.$procmux$1968_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell riscv_cpu.$flatten\ctrl.$procmux$1969_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell riscv_cpu.$flatten\ctrl.$procmux$1979_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell riscv_cpu.$flatten\ctrl.$procmux$1982_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell riscv_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell riscv_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$2311 ($eq).
Removed top 2 bits (of 5) from mux cell riscv_cpu.$flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:21$123 ($mux).
Removed top 4 bits (of 5) from mux cell riscv_cpu.$flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:26$124 ($mux).
Removed top 31 bits (of 32) from mux cell riscv_cpu.$flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:47$135 ($mux).
Removed top 31 bits (of 32) from mux cell riscv_cpu.$flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:48$137 ($mux).
Removed top 1 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1935_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1936_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1937_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1938_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1939_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1940_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1941_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1942_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1943_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1950_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1951_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell riscv_cpu.$flatten\alu_unit.$procmux$1952_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell riscv_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$2302 ($eq).
Removed top 1 bits (of 2) from port B of cell riscv_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$2307 ($eq).
Removed top 1 bits (of 7) from FF cell riscv_cpu.$auto$ff.cc:266:slice$2332 ($sdff).
Removed top 1 bits (of 2) from port B of cell riscv_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$2300 ($eq).
Removed top 29 bits (of 32) from port B of cell riscv_cpu.$add$/project/openlane/../rtl/riscv_cpu.sv:79$1790 ($add).
Removed top 29 bits (of 32) from port B of cell riscv_cpu.$sub$/project/openlane/../rtl/riscv_cpu.sv:161$1797 ($sub).
Removed top 1 bits (of 2) from port B of cell riscv_cpu.$eq$/project/openlane/../rtl/riscv_cpu.sv:213$1810 ($eq).
Removed top 2 bits (of 5) from wire riscv_cpu.$flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:21$123_Y.
Removed top 31 bits (of 32) from wire riscv_cpu.$flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:47$135_Y.
Removed top 31 bits (of 32) from wire riscv_cpu.$flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:48$137_Y.
Removed top 1 bits (of 7) from wire riscv_cpu.funct7_ex.

35. Executing PEEPOPT pass (run peephole optimizers).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

37. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module riscv_cpu:
  creating $macc model for $add$/project/openlane/../rtl/riscv_cpu.sv:174$1803 ($add).
  creating $macc model for $add$/project/openlane/../rtl/riscv_cpu.sv:175$1806 ($add).
  creating $macc model for $add$/project/openlane/../rtl/riscv_cpu.sv:79$1790 ($add).
  creating $macc model for $flatten\alu_unit.$add$/project/openlane/../rtl/alu.sv:42$129 ($add).
  creating $macc model for $flatten\alu_unit.$sub$/project/openlane/../rtl/alu.sv:43$130 ($sub).
  creating $macc model for $sub$/project/openlane/../rtl/riscv_cpu.sv:161$1797 ($sub).
  creating $alu model for $macc $sub$/project/openlane/../rtl/riscv_cpu.sv:161$1797.
  creating $alu model for $macc $flatten\alu_unit.$sub$/project/openlane/../rtl/alu.sv:43$130.
  creating $alu model for $macc $flatten\alu_unit.$add$/project/openlane/../rtl/alu.sv:42$129.
  creating $alu model for $macc $add$/project/openlane/../rtl/riscv_cpu.sv:79$1790.
  creating $alu model for $macc $add$/project/openlane/../rtl/riscv_cpu.sv:175$1806.
  creating $alu model for $macc $add$/project/openlane/../rtl/riscv_cpu.sv:174$1803.
  creating $alu model for $flatten\alu_unit.$lt$/project/openlane/../rtl/alu.sv:47$134 ($lt): new $alu
  creating $alu model for $flatten\alu_unit.$lt$/project/openlane/../rtl/alu.sv:48$136 ($lt): new $alu
  creating $alu cell for $add$/project/openlane/../rtl/riscv_cpu.sv:174$1803: $auto$alumacc.cc:485:replace_alu$2366
  creating $alu cell for $add$/project/openlane/../rtl/riscv_cpu.sv:175$1806: $auto$alumacc.cc:485:replace_alu$2369
  creating $alu cell for $add$/project/openlane/../rtl/riscv_cpu.sv:79$1790: $auto$alumacc.cc:485:replace_alu$2372
  creating $alu cell for $flatten\alu_unit.$lt$/project/openlane/../rtl/alu.sv:48$136: $auto$alumacc.cc:485:replace_alu$2375
  creating $alu cell for $flatten\alu_unit.$lt$/project/openlane/../rtl/alu.sv:47$134: $auto$alumacc.cc:485:replace_alu$2386
  creating $alu cell for $flatten\alu_unit.$add$/project/openlane/../rtl/alu.sv:42$129: $auto$alumacc.cc:485:replace_alu$2399
  creating $alu cell for $flatten\alu_unit.$sub$/project/openlane/../rtl/alu.sv:43$130: $auto$alumacc.cc:485:replace_alu$2402
  creating $alu cell for $sub$/project/openlane/../rtl/riscv_cpu.sv:161$1797: $auto$alumacc.cc:485:replace_alu$2405
  created 8 $alu and 0 $macc cells.

38. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module riscv_cpu that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\alu_unit.$sshr$/project/openlane/../rtl/alu.sv:46$133 ($sshr):
    Found 1 activation_patterns using ctrl signal $flatten\alu_unit.$procmux$1937_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\alu_unit.$shr$/project/openlane/../rtl/alu.sv:45$132 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\alu_unit.$procmux$1938_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\alu_unit.$shl$/project/openlane/../rtl/alu.sv:44$131 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\alu_unit.$procmux$1939_CMP.
    No candidates found.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~2 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$1962: { $flatten\ctrl.$procmux$1967_CMP $flatten\ctrl.$procmux$1966_CMP $auto$opt_reduce.cc:134:opt_pmux$2409 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2408: { $flatten\ctrl.$procmux$1965_CMP $flatten\ctrl.$procmux$1964_CMP $flatten\ctrl.$procmux$1963_CMP }
  Optimizing cells in module \riscv_cpu.
Performed a total of 2 changes.

39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

39.6. Executing OPT_DFF pass (perform DFF optimizations).

39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

39.9. Rerunning OPT passes. (Maybe there is more to do..)

39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
Performed a total of 0 changes.

39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

39.13. Executing OPT_DFF pass (perform DFF optimizations).

39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

39.16. Finished OPT passes. (There is nothing left to do.)

40. Executing MEMORY pass.

40.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

40.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 496 transformations.

40.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing riscv_cpu.regfile.registers write port 0.
  Analyzing riscv_cpu.regfile.registers write port 1.
  Analyzing riscv_cpu.regfile.registers write port 2.
  Analyzing riscv_cpu.regfile.registers write port 3.
  Analyzing riscv_cpu.regfile.registers write port 4.
  Analyzing riscv_cpu.regfile.registers write port 5.
  Analyzing riscv_cpu.regfile.registers write port 6.
  Analyzing riscv_cpu.regfile.registers write port 7.
  Analyzing riscv_cpu.regfile.registers write port 8.
  Analyzing riscv_cpu.regfile.registers write port 9.
  Analyzing riscv_cpu.regfile.registers write port 10.
  Analyzing riscv_cpu.regfile.registers write port 11.
  Analyzing riscv_cpu.regfile.registers write port 12.
  Analyzing riscv_cpu.regfile.registers write port 13.
  Analyzing riscv_cpu.regfile.registers write port 14.
  Analyzing riscv_cpu.regfile.registers write port 15.
  Analyzing riscv_cpu.regfile.registers write port 16.
  Analyzing riscv_cpu.regfile.registers write port 17.
  Analyzing riscv_cpu.regfile.registers write port 18.
  Analyzing riscv_cpu.regfile.registers write port 19.
  Analyzing riscv_cpu.regfile.registers write port 20.
  Analyzing riscv_cpu.regfile.registers write port 21.
  Analyzing riscv_cpu.regfile.registers write port 22.
  Analyzing riscv_cpu.regfile.registers write port 23.
  Analyzing riscv_cpu.regfile.registers write port 24.
  Analyzing riscv_cpu.regfile.registers write port 25.
  Analyzing riscv_cpu.regfile.registers write port 26.
  Analyzing riscv_cpu.regfile.registers write port 27.
  Analyzing riscv_cpu.regfile.registers write port 28.
  Analyzing riscv_cpu.regfile.registers write port 29.
  Analyzing riscv_cpu.regfile.registers write port 30.
  Analyzing riscv_cpu.regfile.registers write port 31.
  Analyzing riscv_cpu.regfile.registers write port 32.

40.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

40.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\regfile.registers'[0] in module `\riscv_cpu': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: don't care on collision.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
    Write port 20: don't care on collision.
    Write port 21: don't care on collision.
    Write port 22: don't care on collision.
    Write port 23: don't care on collision.
    Write port 24: don't care on collision.
    Write port 25: don't care on collision.
    Write port 26: don't care on collision.
    Write port 27: don't care on collision.
    Write port 28: don't care on collision.
    Write port 29: don't care on collision.
    Write port 30: don't care on collision.
    Write port 31: don't care on collision.
    Write port 32: don't care on collision.
Checking read port `\regfile.registers'[1] in module `\riscv_cpu': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: don't care on collision.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
    Write port 20: don't care on collision.
    Write port 21: don't care on collision.
    Write port 22: don't care on collision.
    Write port 23: don't care on collision.
    Write port 24: don't care on collision.
    Write port 25: don't care on collision.
    Write port 26: don't care on collision.
    Write port 27: don't care on collision.
    Write port 28: don't care on collision.
    Write port 29: don't care on collision.
    Write port 30: don't care on collision.
    Write port 31: don't care on collision.
    Write port 32: don't care on collision.

40.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

40.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory riscv_cpu.regfile.registers by address:
Consolidating write ports of memory riscv_cpu.regfile.registers by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
  Merging ports 0, 3 (address 5'00000).
  Merging ports 0, 4 (address 5'00000).
  Merging ports 0, 5 (address 5'00000).
  Merging ports 0, 6 (address 5'00000).
  Merging ports 0, 7 (address 5'00000).
  Merging ports 0, 8 (address 5'00000).
  Merging ports 0, 9 (address 5'00000).
  Merging ports 0, 10 (address 5'00000).
  Merging ports 0, 11 (address 5'00000).
  Merging ports 0, 12 (address 5'00000).
  Merging ports 0, 13 (address 5'00000).
  Merging ports 0, 14 (address 5'00000).
  Merging ports 0, 15 (address 5'00000).
  Merging ports 0, 16 (address 5'00000).
  Merging ports 18, 19 (address 5'10010).
  Merging ports 20, 21 (address 5'10100).
  Merging ports 20, 22 (address 5'10100).
  Merging ports 20, 23 (address 5'10100).
  Merging ports 24, 25 (address 5'11000).
  Merging ports 24, 26 (address 5'11000).
  Merging ports 24, 27 (address 5'11000).
  Merging ports 24, 28 (address 5'11000).
  Merging ports 24, 29 (address 5'11000).
  Merging ports 24, 30 (address 5'11000).
  Merging ports 24, 31 (address 5'11000).
Consolidating write ports of memory riscv_cpu.regfile.registers by address:
  Merging ports 1, 2 (address 5'10001).
  Merging ports 1, 3 (address 5'10000).
  Merging ports 1, 4 (address 5'10000).
Consolidating write ports of memory riscv_cpu.regfile.registers by address:
Consolidating write ports of memory riscv_cpu.regfile.registers using sat-based resource sharing:

40.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

40.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

40.10. Executing MEMORY_COLLECT pass (generating $mem cells).

41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

42. Executing OPT pass (performing simple optimizations).

42.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~63 debug messages>

42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

42.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2313 ($sdffe) from module riscv_cpu (D = \pc_next [1:0], Q = \pc [1:0]).

42.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 3 unused cells and 11 unused wires.
<suppressed ~4 debug messages>

42.5. Rerunning OPT passes. (Removed registers in this run.)

42.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~1 debug messages>

42.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

42.8. Executing OPT_DFF pass (perform DFF optimizations).

42.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

42.10. Finished fast OPT passes.

43. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \regfile.registers in module \riscv_cpu:
  created 32 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of riscv_cpu.regfile.registers: $\regfile.registers$rdreg[0]
Extracted data FF from read port 1 of riscv_cpu.regfile.registers: $\regfile.registers$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 96 write mux blocks.

44. Executing OPT pass (performing simple optimizations).

44.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~241 debug messages>

44.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

44.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

44.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
    Consolidated identical input bits for $pmux cell $flatten\alu_unit.$procmux$1945:
      Old ports: A={ 2'00 $auto$wreduce.cc:461:run$2360 [2:0] }, B={ 24'001010100001001000100011 \funct7_ex [5] 10'0000100000 }, Y=$flatten\alu_unit.$2\alu_ctrl[4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:461:run$2360 [2:0] }, B={ 19'0101100010010010011 \funct7_ex [5] 8'00010000 }, Y=$flatten\alu_unit.$2\alu_ctrl[4:0] [3:0]
      New connections: $flatten\alu_unit.$2\alu_ctrl[4:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\alu_unit.$ternary$/project/openlane/../rtl/alu.sv:21$123:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:461:run$2360 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$2360 [2] $auto$wreduce.cc:461:run$2360 [0] }
      New connections: $auto$wreduce.cc:461:run$2360 [1] = $auto$wreduce.cc:461:run$2360 [0]
    Consolidated identical input bits for $pmux cell $flatten\ctrl.$procmux$2018:
      Old ports: A=4'0000, B=12'111000011000, Y={ \reg_write_id \mem_to_reg_id \mem_read_id \mem_write_id }
      New ports: A=3'000, B=9'110001100, Y={ \reg_write_id \mem_read_id \mem_write_id }
      New connections: \mem_to_reg_id = \mem_read_id
    Consolidated identical input bits for $mux cell $flatten\immgen.$procmux$2028:
      Old ports: A={ \instr_id [30:12] 12'000000000000 }, B={ \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [19:12] \instr_id [20] \instr_id [30:21] 1'0 }, Y=$flatten\immgen.$2\immediate[31:0] [30:0]
      New ports: A={ \instr_id [30:20] 11'00000000000 }, B={ \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [20] \instr_id [30:21] }, Y={ $flatten\immgen.$2\immediate[31:0] [30:20] $flatten\immgen.$2\immediate[31:0] [11:1] }
      New connections: { $flatten\immgen.$2\immediate[31:0] [19:12] $flatten\immgen.$2\immediate[31:0] [0] } = { \instr_id [19:12] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\immgen.$procmux$2032:
      Old ports: A={ \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31:20] }, B={ \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31:25] \instr_id [11:7] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [7] \instr_id [30:25] \instr_id [11:8] 1'0 \instr_id [31] $flatten\immgen.$2\immediate[31:0] [30:0] }, Y=\imm_id
      New ports: A={ \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31:20] }, B={ \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31:25] \instr_id [11:7] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [31] \instr_id [7] \instr_id [30:25] \instr_id [11:8] 1'0 $flatten\immgen.$2\immediate[31:0] [30:0] }, Y=\imm_id [30:0]
      New connections: \imm_id [31] = \instr_id [31]
    Consolidated identical input bits for $mux cell $ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811:
      Old ports: A=4'1111, B=4'0011, Y=$ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811_Y [2]
      New connections: { $ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811_Y [3] $ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811_Y [1:0] } = { $ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811_Y [2] 2'11 }
  Optimizing cells in module \riscv_cpu.
    Consolidated identical input bits for $pmux cell $flatten\alu_unit.$procmux$1956:
      Old ports: A=5'00011, B={ 10'0010000001 $flatten\alu_unit.$2\alu_ctrl[4:0] }, Y=\alu_unit.alu_ctrl
      New ports: A=4'0011, B={ 8'01000001 $flatten\alu_unit.$2\alu_ctrl[4:0] [3:0] }, Y=\alu_unit.alu_ctrl [3:0]
      New connections: \alu_unit.alu_ctrl [4] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/project/openlane/../rtl/riscv_cpu.sv:212$1812:
      Old ports: A=$ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811_Y, B=4'0001, Y=\dmem_byte_en
      New ports: A={ $ternary$/project/openlane/../rtl/riscv_cpu.sv:213$1811_Y [2] 1'1 }, B=2'00, Y=\dmem_byte_en [2:1]
      New connections: { \dmem_byte_en [3] \dmem_byte_en [0] } = { \dmem_byte_en [2] 1'1 }
  Optimizing cells in module \riscv_cpu.
Performed a total of 8 changes.

44.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

44.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\alu_unit.$procmux$1934 in front of them:
        $auto$alumacc.cc:485:replace_alu$2402
        $auto$alumacc.cc:485:replace_alu$2399

    Found cells that share an operand and can be merged by moving the $pmux $flatten\brctrl.$procmux$2164 in front of them:
        $flatten\brctrl.$and$/project/openlane/../rtl/branch_control.sv:17$151
        $flatten\brctrl.$and$/project/openlane/../rtl/branch_control.sv:16$148
        $flatten\brctrl.$and$/project/openlane/../rtl/branch_control.sv:15$145
        $flatten\brctrl.$and$/project/openlane/../rtl/branch_control.sv:14$143
        $flatten\brctrl.$and$/project/openlane/../rtl/branch_control.sv:13$142
        $flatten\brctrl.$and$/project/openlane/../rtl/branch_control.sv:12$140

44.7. Executing OPT_DFF pass (perform DFF optimizations).

44.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 130 unused cells and 506 unused wires.
<suppressed ~131 debug messages>

44.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~4 debug messages>

44.10. Rerunning OPT passes. (Maybe there is more to do..)

44.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

44.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
    New ctrl vector for $pmux cell $flatten\alu_unit.$procmux$1934: { $flatten\alu_unit.$procmux$1944_CMP $flatten\alu_unit.$procmux$1943_CMP $flatten\alu_unit.$procmux$1942_CMP $auto$opt_reduce.cc:134:opt_pmux$3549 $flatten\alu_unit.$procmux$1939_CMP $flatten\alu_unit.$procmux$1938_CMP $flatten\alu_unit.$procmux$1937_CMP $flatten\alu_unit.$procmux$1936_CMP $flatten\alu_unit.$procmux$1935_CMP }
    New ctrl vector for $pmux cell $flatten\brctrl.$procmux$2164: $auto$opt_reduce.cc:134:opt_pmux$3551
  Optimizing cells in module \riscv_cpu.
Performed a total of 2 changes.

44.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

44.14. Executing OPT_SHARE pass.

44.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\regfile.registers[9]$2506 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[9][2][0]$y$3211, Q = \regfile.registers[9]).
Adding EN signal on $memory\regfile.registers[8]$2504 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[8][2][0]$y$3197, Q = \regfile.registers[8]).
Adding EN signal on $memory\regfile.registers[7]$2502 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[7][2][0]$y$3177, Q = \regfile.registers[7]).
Adding EN signal on $memory\regfile.registers[6]$2500 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[6][2][0]$y$3163, Q = \regfile.registers[6]).
Adding EN signal on $memory\regfile.registers[5]$2498 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[5][2][0]$y$3149, Q = \regfile.registers[5]).
Adding EN signal on $memory\regfile.registers[4]$2496 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[4][2][0]$y$3135, Q = \regfile.registers[4]).
Adding EN signal on $memory\regfile.registers[3]$2494 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[3][2][0]$y$3117, Q = \regfile.registers[3]).
Adding EN signal on $memory\regfile.registers[31]$2550 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[31][2][0]$y$3537, Q = \regfile.registers[31]).
Adding EN signal on $memory\regfile.registers[30]$2548 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[30][2][0]$y$3523, Q = \regfile.registers[30]).
Adding EN signal on $memory\regfile.registers[2]$2492 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[2][2][0]$y$3101, Q = \regfile.registers[2]).
Adding EN signal on $memory\regfile.registers[29]$2546 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[29][2][0]$y$3509, Q = \regfile.registers[29]).
Adding EN signal on $memory\regfile.registers[28]$2544 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[28][2][0]$y$3495, Q = \regfile.registers[28]).
Adding EN signal on $memory\regfile.registers[27]$2542 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[27][2][0]$y$3479, Q = \regfile.registers[27]).
Adding EN signal on $memory\regfile.registers[26]$2540 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[26][2][0]$y$3465, Q = \regfile.registers[26]).
Adding EN signal on $memory\regfile.registers[25]$2538 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[25][2][0]$y$3451, Q = \regfile.registers[25]).
Adding EN signal on $memory\regfile.registers[24]$2536 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[24][2][0]$y$3437, Q = \regfile.registers[24]).
Adding EN signal on $memory\regfile.registers[23]$2534 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[23][2][0]$y$3419, Q = \regfile.registers[23]).
Adding EN signal on $memory\regfile.registers[22]$2532 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[22][2][0]$y$3405, Q = \regfile.registers[22]).
Adding EN signal on $memory\regfile.registers[21]$2530 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[21][2][0]$y$3391, Q = \regfile.registers[21]).
Adding EN signal on $memory\regfile.registers[20]$2528 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[20][2][0]$y$3377, Q = \regfile.registers[20]).
Adding EN signal on $memory\regfile.registers[1]$2490 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[1][2][0]$y$3083, Q = \regfile.registers[1]).
Adding EN signal on $memory\regfile.registers[19]$2526 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[19][2][0]$y$3361, Q = \regfile.registers[19]).
Adding EN signal on $memory\regfile.registers[18]$2524 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[18][2][0]$y$3347, Q = \regfile.registers[18]).
Adding EN signal on $memory\regfile.registers[17]$2522 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[17][2][0]$y$3333, Q = \regfile.registers[17]).
Adding EN signal on $memory\regfile.registers[16]$2520 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[16][2][0]$y$3319, Q = \regfile.registers[16]).
Adding EN signal on $memory\regfile.registers[15]$2518 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[15][2][0]$y$3297, Q = \regfile.registers[15]).
Adding EN signal on $memory\regfile.registers[14]$2516 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[14][2][0]$y$3283, Q = \regfile.registers[14]).
Adding EN signal on $memory\regfile.registers[13]$2514 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[13][2][0]$y$3269, Q = \regfile.registers[13]).
Adding EN signal on $memory\regfile.registers[12]$2512 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[12][2][0]$y$3255, Q = \regfile.registers[12]).
Adding EN signal on $memory\regfile.registers[11]$2510 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[11][2][0]$y$3239, Q = \regfile.registers[11]).
Adding EN signal on $memory\regfile.registers[10]$2508 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[10][2][0]$y$3225, Q = \regfile.registers[10]).
Adding EN signal on $memory\regfile.registers[0]$2488 ($dff) from module riscv_cpu (D = $memory\regfile.registers$wrmux[0][2][0]$y$3065, Q = \regfile.registers[0]).

44.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

44.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~65 debug messages>

44.18. Rerunning OPT passes. (Maybe there is more to do..)

44.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

44.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
Performed a total of 0 changes.

44.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

44.22. Executing OPT_SHARE pass.

44.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3645 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3642 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[10], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3639 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[11], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3636 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[12], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3633 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[13], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3630 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[14], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3627 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[15], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3624 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[16], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3621 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[17], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3618 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[18], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3615 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[19], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3612 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3609 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[20], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3606 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[21], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3603 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[22], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3600 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[23], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3597 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[24], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3594 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[25], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3591 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[26], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3588 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[27], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3585 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[28], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3582 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[29], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3579 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3576 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[30], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3573 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[31], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3570 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3567 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[4], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3564 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3561 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3558 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3555 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[8], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$3552 ($dffe) from module riscv_cpu (D = \regfile.write_data, Q = \regfile.registers[9], rval = 0).

44.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 32 unused cells and 64 unused wires.
<suppressed ~33 debug messages>

44.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

44.26. Rerunning OPT passes. (Maybe there is more to do..)

44.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

44.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
Performed a total of 0 changes.

44.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

44.30. Executing OPT_SHARE pass.

44.31. Executing OPT_DFF pass (perform DFF optimizations).

44.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

44.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

44.34. Finished OPT passes. (There is nothing left to do.)

45. Executing TECHMAP pass (map to technology primitives).

45.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

45.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$88184249da84238853ee4b15e8f92ee2db8d6f51\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$80834bdd89ff0e27a02312429a7cc3a2e63489a8\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$861f5302217787cd55fd1a501bc728125f176580\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~3481 debug messages>

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~1124 debug messages>

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
<suppressed ~1731 debug messages>
Removed a total of 577 cells.

46.3. Executing OPT_DFF pass (perform DFF optimizations).

46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 249 unused cells and 1238 unused wires.
<suppressed ~250 debug messages>

46.5. Finished fast OPT passes.

47. Executing ABC pass (technology mapping using ABC).

47.1. Extracting gate netlist of module `\riscv_cpu' to `<abc-temp-dir>/input.blif'..
Replacing 2 occurrences of constant undef bits with constant zero bits
Extracted 5064 gates and 6412 wires to a netlist network with 1345 inputs and 305 outputs.

47.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

47.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:      122
ABC RESULTS:               AND cells:       54
ABC RESULTS:                OR cells:      590
ABC RESULTS:             ORNOT cells:      115
ABC RESULTS:              XNOR cells:       84
ABC RESULTS:              NAND cells:       75
ABC RESULTS:               NOR cells:      168
ABC RESULTS:            ANDNOT cells:      878
ABC RESULTS:               XOR cells:      255
ABC RESULTS:               MUX cells:     2594
ABC RESULTS:        internal signals:     4762
ABC RESULTS:           input signals:     1345
ABC RESULTS:          output signals:      305
Removing temp directory.

48. Executing OPT pass (performing simple optimizations).

48.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.
<suppressed ~1082 debug messages>

48.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

48.3. Executing OPT_DFF pass (perform DFF optimizations).

48.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 1 unused cells and 2651 unused wires.
<suppressed ~15 debug messages>

48.5. Finished fast OPT passes.

49. Executing HIERARCHY pass (managing design hierarchy).

49.1. Analyzing design hierarchy..
Top module:  \riscv_cpu

49.2. Analyzing design hierarchy..
Top module:  \riscv_cpu
Removed 0 unused modules.

50. Printing statistics.

=== riscv_cpu ===

   Number of wires:               4849
   Number of wire bits:           7193
   Number of public wires:         155
   Number of public wire bits:    2436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6404
     $_ANDNOT_                     878
     $_AND_                         54
     $_DFF_P_                        3
     $_MUX_                       2594
     $_NAND_                        75
     $_NOR_                        159
     $_NOT_                        121
     $_ORNOT_                      114
     $_OR_                         590
     $_SDFFCE_PN0P_               1024
     $_SDFFE_PP0N_                  91
     $_SDFFE_PP0P_                   2
     $_SDFFE_PP1N_                   3
     $_SDFF_PP0_                   357
     $_XNOR_                        84
     $_XOR_                        255

51. Executing CHECK pass (checking for obvious problems).
Checking module riscv_cpu...
Found and reported 0 problems.

52. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/runs/run_1/tmp/synthesis/post_techmap.dot'.
Dumping module riscv_cpu to page 1.

53. Executing SHARE pass (SAT-based resource sharing).

54. Executing OPT pass (performing simple optimizations).

54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_cpu.
Performed a total of 0 changes.

54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_cpu'.
Removed a total of 0 cells.

54.6. Executing OPT_DFF pass (perform DFF optimizations).

54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..

54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_cpu.

54.9. Finished OPT passes. (There is nothing left to do.)

55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 0 unused cells and 64 unused wires.
<suppressed ~64 debug messages>

56. Printing statistics.

=== riscv_cpu ===

   Number of wires:               4785
   Number of wire bits:           6511
   Number of public wires:          91
   Number of public wire bits:    1754
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6404
     $_ANDNOT_                     878
     $_AND_                         54
     $_DFF_P_                        3
     $_MUX_                       2594
     $_NAND_                        75
     $_NOR_                        159
     $_NOT_                        121
     $_ORNOT_                      114
     $_OR_                         590
     $_SDFFCE_PN0P_               1024
     $_SDFFE_PP0N_                  91
     $_SDFFE_PP0P_                   2
     $_SDFFE_PP1N_                   3
     $_SDFF_PP0_                   357
     $_XNOR_                        84
     $_XOR_                        255

mapping tbuf

57. Executing TECHMAP pass (map to technology primitives).

57.1. Executing Verilog-2005 frontend: /build/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/build/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

57.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

58. Executing SIMPLEMAP pass (map simple cells to gate primitives).

59. Executing TECHMAP pass (map to technology primitives).

59.1. Executing Verilog-2005 frontend: /build/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/build/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

59.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

60. Executing SIMPLEMAP pass (map simple cells to gate primitives).

61. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

61.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\riscv_cpu':
  mapped 1480 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

62. Printing statistics.

=== riscv_cpu ===

   Number of wires:               7382
   Number of wire bits:           9108
   Number of public wires:          91
   Number of public wire bits:    1754
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9001
     $_ANDNOT_                     878
     $_AND_                         54
     $_MUX_                       5191
     $_NAND_                        75
     $_NOR_                        159
     $_NOT_                        121
     $_ORNOT_                      114
     $_OR_                         590
     $_XNOR_                        84
     $_XOR_                        255
     sky130_fd_sc_hd__dfxtp_2     1480

[INFO]: USING STRATEGY DELAY 0

63. Executing ABC pass (technology mapping using ABC).

63.1. Extracting gate netlist of module `\riscv_cpu' to `/tmp/yosys-abc-ZHLVUC/input.blif'..
Extracted 7521 gates and 9035 wires to a netlist network with 1512 inputs and 1482 outputs.

63.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-ZHLVUC/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ZHLVUC/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ZHLVUC/input.blif 
ABC: + read_lib -w /project/openlane/runs/run_1/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.59 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/project/openlane/runs/run_1/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.76 sec
ABC: Memory =    9.54 MB. Time =     0.76 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /project/openlane/runs/run_1/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /project/openlane/runs/run_1/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 20000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 20000 
ABC: Current delay (5175.50 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   7091 ( 27.9 %)   Cap = 12.5 ff ( 10.3 %)   Area =    63821.21 ( 65.2 %)   Delay =  5467.79 ps  (  1.6 %)               
ABC: Path  0 --     155 : 0    3 pi                        A =   0.00  Df =  22.9  -13.1 ps  S =  37.4 ps  Cin =  0.0 ff  Cout =   6.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4244 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 255.0  -92.9 ps  S = 268.3 ps  Cin =  2.1 ff  Cout =  22.2 ff  Cmax = 130.0 ff  G = 1016  
ABC: Path  2 --    4291 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 529.3 -169.2 ps  S = 263.1 ps  Cin =  2.1 ff  Cout =  21.8 ff  Cmax = 130.0 ff  G = 1000  
ABC: Path  3 --    4294 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df = 602.7 -105.9 ps  S =  83.2 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 141.9 ff  G =  102  
ABC: Path  4 --    4295 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 779.0  -17.8 ps  S = 294.8 ps  Cin =  2.1 ff  Cout =  24.5 ff  Cmax = 130.0 ff  G = 1103  
ABC: Path  5 --    4299 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =1008.5  -98.7 ps  S = 179.1 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 133.7 ff  G =  198  
ABC: Path  6 --    4315 : 4    5 sky130_fd_sc_hd__nor4_2   A =  12.51  Df =1430.5 -307.7 ps  S = 546.2 ps  Cin =  4.3 ff  Cout =  20.1 ff  Cmax =  64.1 ff  G =  455  
ABC: Path  7 --    4357 : 3    6 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =1673.2 -409.2 ps  S = 217.8 ps  Cin =  4.4 ff  Cout =  23.5 ff  Cmax = 260.0 ff  G =  504  
ABC: Path  8 --    4441 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1908.1 -369.0 ps  S = 290.9 ps  Cin =  2.1 ff  Cout =  24.2 ff  Cmax = 130.0 ff  G = 1076  
ABC: Path  9 --    4963 : 4    5 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =2241.8 -406.5 ps  S = 136.2 ps  Cin =  2.4 ff  Cout =  20.5 ff  Cmax = 268.3 ff  G =  819  
ABC: Path 10 --    4969 : 3    3 sky130_fd_sc_hd__or3_2    A =   7.51  Df =2686.0 -510.2 ps  S =  96.8 ps  Cin =  1.5 ff  Cout =   8.7 ff  Cmax = 310.4 ff  G =  551  
ABC: Path 11 --    4983 : 4    2 sky130_fd_sc_hd__and4_2   A =  10.01  Df =2919.9 -262.6 ps  S =  69.9 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 300.3 ff  G =  391  
ABC: Path 12 --    5492 : 4    1 sky130_fd_sc_hd__and4_2   A =  10.01  Df =3128.1 -252.1 ps  S =  63.8 ps  Cin =  1.5 ff  Cout =   5.1 ff  Cmax = 300.3 ff  G =  318  
ABC: Path 13 --    5493 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =3301.4 -259.1 ps  S = 151.3 ps  Cin =  4.6 ff  Cout =   9.5 ff  Cmax = 128.2 ff  G =  192  
ABC: Path 14 --    5495 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =3412.1 -191.8 ps  S = 179.2 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 133.7 ff  G =  200  
ABC: Path 15 --    6210 : 4    2 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =3654.2 -170.3 ps  S = 192.1 ps  Cin =  4.4 ff  Cout =   9.1 ff  Cmax = 118.1 ff  G =  198  
ABC: Path 16 --    6212 : 4    1 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =3755.0 -171.7 ps  S =  87.7 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 200.5 ff  G =  101  
ABC: Path 17 --    6213 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =3853.8 -232.2 ps  S =  81.5 ps  Cin =  4.4 ff  Cout =   4.5 ff  Cmax = 141.9 ff  G =   97  
ABC: Path 18 --    6225 : 4    3 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =3987.6 -120.7 ps  S = 145.4 ps  Cin =  4.4 ff  Cout =  11.7 ff  Cmax = 200.5 ff  G =  256  
ABC: Path 19 --    6230 : 4    4 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =4277.2  -46.5 ps  S = 188.0 ps  Cin =  4.4 ff  Cout =   8.8 ff  Cmax = 118.1 ff  G =  191  
ABC: Path 20 --    6251 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df =4487.1  -17.8 ps  S = 254.1 ps  Cin =  2.1 ff  Cout =  21.0 ff  Cmax = 130.0 ff  G =  948  
ABC: Path 21 --    6252 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df =4823.1 -130.5 ps  S = 355.3 ps  Cin =  2.1 ff  Cout =  29.9 ff  Cmax = 130.0 ff  G = 1359  
ABC: Path 22 --    6291 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =4901.0 -111.1 ps  S =  78.4 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =   99  
ABC: Path 23 --    6297 : 4    1 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =5467.8 -524.3 ps  S = 619.2 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax =  88.8 ff  G =  767  
ABC: Start-point = pi154 (\alu_src_ex).  End-point = po135 ($auto$rtlil.cc:2669:MuxGate$19736).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1512/ 1482  lat =    0  nd =  7091  edge =  21070  area =24859.51  delay =2987.59  lev = 28
ABC: + write_blif /tmp/yosys-abc-ZHLVUC/output.blif 

63.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      109
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      486
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      322
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       85
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      100
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      253
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      180
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      136
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      179
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        5
ABC RESULTS:          _const0_ cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      250
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      120
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      230
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      214
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       74
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      142
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      566
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      139
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1893
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      469
ABC RESULTS:        internal signals:     6041
ABC RESULTS:           input signals:     1512
ABC RESULTS:          output signals:     1482
Removing temp directory.

64. Executing SETUNDEF pass (replace undef values with defined constants).

65. Executing HILOMAP pass (mapping to constant drivers).

66. Executing SPLITNETS pass (splitting up multi-bit signals).

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_cpu..
Removed 1 unused cells and 9077 unused wires.
<suppressed ~206 debug messages>

68. Executing INSBUF pass (insert buffer cells for connected wires).
Add riscv_cpu/$auto$insbuf.cc:97:execute$31575: \dmem_byte_en [3] -> \dmem_byte_en [2]

69. Executing CHECK pass (checking for obvious problems).
Checking module riscv_cpu...
Warning: Wire riscv_cpu.\imem_addr [31] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [30] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [29] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [28] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [27] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [26] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [25] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [24] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [23] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [22] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [21] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [20] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [19] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [18] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [17] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [16] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [15] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [14] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [13] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [12] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [11] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [10] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [9] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [8] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [7] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [6] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [5] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [4] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [3] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [2] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [1] is used but has no driver.
Warning: Wire riscv_cpu.\imem_addr [0] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_we is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [31] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [30] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [29] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [28] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [27] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [26] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [25] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [24] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [23] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [22] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [21] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [20] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [19] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [18] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [17] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [16] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [15] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [14] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [13] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [12] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [11] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [10] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [9] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [8] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [7] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [6] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [5] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [4] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [3] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [2] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [1] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_wdata [0] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_re is used but has no driver.
Warning: Wire riscv_cpu.\dmem_byte_en [3] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_byte_en [2] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_byte_en [1] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_byte_en [0] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [31] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [30] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [29] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [28] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [27] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [26] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [25] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [24] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [23] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [22] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [21] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [20] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [19] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [18] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [17] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [16] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [15] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [14] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [13] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [12] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [11] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [10] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [9] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [8] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [7] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [6] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [5] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [4] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [3] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [2] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [1] is used but has no driver.
Warning: Wire riscv_cpu.\dmem_addr [0] is used but has no driver.
Found and reported 102 problems.

70. Printing statistics.

=== riscv_cpu ===

   Number of wires:               8481
   Number of wire bits:           8639
   Number of public wires:        1392
   Number of public wire bits:    1550
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8573
     sky130_fd_sc_hd__a2111o_2       6
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2      100
     sky130_fd_sc_hd__a211oi_2      22
     sky130_fd_sc_hd__a21bo_2       10
     sky130_fd_sc_hd__a21boi_2      14
     sky130_fd_sc_hd__a21o_2       136
     sky130_fd_sc_hd__a21oi_2      139
     sky130_fd_sc_hd__a221o_2       41
     sky130_fd_sc_hd__a221oi_2      12
     sky130_fd_sc_hd__a22o_2       566
     sky130_fd_sc_hd__a22oi_2       25
     sky130_fd_sc_hd__a2bb2o_2      23
     sky130_fd_sc_hd__a2bb2oi_2      5
     sky130_fd_sc_hd__a311o_2       36
     sky130_fd_sc_hd__a311oi_2      11
     sky130_fd_sc_hd__a31o_2       120
     sky130_fd_sc_hd__a31oi_2       74
     sky130_fd_sc_hd__a32o_2       469
     sky130_fd_sc_hd__a32oi_2        2
     sky130_fd_sc_hd__a41o_2         8
     sky130_fd_sc_hd__a41oi_2        7
     sky130_fd_sc_hd__and2_2       230
     sky130_fd_sc_hd__and2b_2       26
     sky130_fd_sc_hd__and3_2       142
     sky130_fd_sc_hd__and3b_2        7
     sky130_fd_sc_hd__and4_2        42
     sky130_fd_sc_hd__and4b_2        5
     sky130_fd_sc_hd__and4bb_2       5
     sky130_fd_sc_hd__buf_1       1893
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__conb_1         4
     sky130_fd_sc_hd__dfxtp_2     1480
     sky130_fd_sc_hd__inv_2         85
     sky130_fd_sc_hd__mux2_2       322
     sky130_fd_sc_hd__mux4_2       486
     sky130_fd_sc_hd__nand2_2      179
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2       62
     sky130_fd_sc_hd__nand3b_2       9
     sky130_fd_sc_hd__nand4_2       53
     sky130_fd_sc_hd__nand4b_2       6
     sky130_fd_sc_hd__nor2_2       214
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2        26
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__nor4_2        15
     sky130_fd_sc_hd__nor4b_2        4
     sky130_fd_sc_hd__o2111a_2       4
     sky130_fd_sc_hd__o2111ai_2     31
     sky130_fd_sc_hd__o211a_2      250
     sky130_fd_sc_hd__o211ai_2     109
     sky130_fd_sc_hd__o21a_2        99
     sky130_fd_sc_hd__o21ai_2      253
     sky130_fd_sc_hd__o21ba_2        8
     sky130_fd_sc_hd__o21bai_2      24
     sky130_fd_sc_hd__o221a_2       59
     sky130_fd_sc_hd__o221ai_2      35
     sky130_fd_sc_hd__o22a_2        46
     sky130_fd_sc_hd__o22ai_2       25
     sky130_fd_sc_hd__o2bb2a_2      12
     sky130_fd_sc_hd__o2bb2ai_2      6
     sky130_fd_sc_hd__o311a_2       35
     sky130_fd_sc_hd__o311ai_2       8
     sky130_fd_sc_hd__o31a_2        48
     sky130_fd_sc_hd__o31ai_2       21
     sky130_fd_sc_hd__o32a_2         9
     sky130_fd_sc_hd__o32ai_2        8
     sky130_fd_sc_hd__o41a_2         7
     sky130_fd_sc_hd__o41ai_2        6
     sky130_fd_sc_hd__or2_2        180
     sky130_fd_sc_hd__or2b_2        11
     sky130_fd_sc_hd__or3_2         39
     sky130_fd_sc_hd__or3b_2        10
     sky130_fd_sc_hd__or4_2         33
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2       22
     sky130_fd_sc_hd__xor2_2        39

   Chip area for module '\riscv_cpu': 95321.420800

71. Executing Verilog backend.
Dumping module `\riscv_cpu'.

Warnings: 102 unique messages, 102 total
End of script. Logfile hash: f636b92cc8, CPU: user 25.98s system 0.21s, MEM: 55.22 MB peak
Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os)
Time spent: 66% 2x abc (49 sec), 10% 33x opt_expr (7 sec), ...
