Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 23:48:38 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.664        0.000                      0                 1013        0.131        0.000                      0                 1013        3.000        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.664        0.000                      0                  108        0.261        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              82.163        0.000                      0                  905        0.131        0.000                      0                  905       49.500        0.000                       0                   356  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.704ns (24.514%)  route 2.168ns (75.486%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.156     6.816    timerseg_driver/ctr/S[1]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.286     7.226    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.725     8.075    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.503    14.908    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.295    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.739    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.704ns (24.514%)  route 2.168ns (75.486%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.156     6.816    timerseg_driver/ctr/S[1]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.286     7.226    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.725     8.075    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.503    14.908    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.295    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.739    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.020%)  route 2.110ns (74.980%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.563     5.147    aseg_driver/ctr/clk
    SLICE_X37Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.801     6.405    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.529 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.639     7.168    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.124     7.292 r  aseg_driver/ctr/D_ctr_q[0]_i_1__6/O
                         net (fo=18, routed)          0.669     7.961    aseg_driver/ctr/D_ctr_q[0]_i_1__6_n_0
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X37Y39         FDRE (Setup_fdre_C_R)       -0.429    14.658    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.020%)  route 2.110ns (74.980%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.563     5.147    aseg_driver/ctr/clk
    SLICE_X37Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.801     6.405    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.529 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.639     7.168    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.124     7.292 r  aseg_driver/ctr/D_ctr_q[0]_i_1__6/O
                         net (fo=18, routed)          0.669     7.961    aseg_driver/ctr/D_ctr_q[0]_i_1__6_n_0
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X37Y39         FDRE (Setup_fdre_C_R)       -0.429    14.658    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.020%)  route 2.110ns (74.980%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.563     5.147    aseg_driver/ctr/clk
    SLICE_X37Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.801     6.405    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.529 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.639     7.168    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.124     7.292 r  aseg_driver/ctr/D_ctr_q[0]_i_1__6/O
                         net (fo=18, routed)          0.669     7.961    aseg_driver/ctr/D_ctr_q[0]_i_1__6_n_0
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X37Y39         FDRE (Setup_fdre_C_R)       -0.429    14.658    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.020%)  route 2.110ns (74.980%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.563     5.147    aseg_driver/ctr/clk
    SLICE_X37Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.801     6.405    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X36Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.529 f  aseg_driver/ctr/D_ctr_q[0]_i_4__7/O
                         net (fo=1, routed)           0.639     7.168    aseg_driver/ctr/D_ctr_q[0]_i_4__7_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.124     7.292 r  aseg_driver/ctr/D_ctr_q[0]_i_1__6/O
                         net (fo=18, routed)          0.669     7.961    aseg_driver/ctr/D_ctr_q[0]_i_1__6_n_0
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X37Y39         FDRE (Setup_fdre_C_R)       -0.429    14.658    aseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.704ns (25.176%)  route 2.092ns (74.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.156     6.816    timerseg_driver/ctr/S[1]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.286     7.226    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.000    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.503    14.908    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.703    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.704ns (25.176%)  route 2.092ns (74.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.156     6.816    timerseg_driver/ctr/S[1]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.286     7.226    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.000    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.503    14.908    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.703    timerseg_driver/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.704ns (25.176%)  route 2.092ns (74.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.156     6.816    timerseg_driver/ctr/S[1]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.286     7.226    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.000    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.503    14.908    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.703    timerseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.704ns (25.176%)  route 2.092ns (74.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.156     6.816    timerseg_driver/ctr/S[1]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  timerseg_driver/ctr/D_ctr_q[0]_i_6__5/O
                         net (fo=1, routed)           0.286     7.226    timerseg_driver/ctr/D_ctr_q[0]_i_6__5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.000    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.503    14.908    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.703    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.581     1.525    timerseg_driver/ctr/clk
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.783    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.891    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9_n_4
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.038    timerseg_driver/ctr/clk
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.525    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.630    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.581     1.525    timerseg_driver/ctr/clk
    SLICE_X61Y25         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.784    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.892    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9_n_4
    SLICE_X61Y25         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.038    timerseg_driver/ctr/clk
    SLICE_X61Y25         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.525    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.105     1.630    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X37Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.765    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.873    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X37Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.021    aseg_driver/ctr/clk
    SLICE_X37Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.765    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.873    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.610    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.582     1.526    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.786    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.894    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_4
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.849     2.039    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.105     1.631    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X37Y38         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.766    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.874    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X37Y38         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    aseg_driver/ctr/clk
    SLICE_X37Y38         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.610    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    aseg_driver/ctr/clk
    SLICE_X37Y37         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.765    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.873    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X37Y37         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    aseg_driver/ctr/clk
    SLICE_X37Y37         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.609    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.584     1.528    timerseg_driver/ctr/clk
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.789    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.897    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_4
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.851     2.041    timerseg_driver/ctr/clk
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.528    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.105     1.633    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.582     1.526    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  timerseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.781    timerseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.896    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_7
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.849     2.039    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.105     1.631    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aseg_driver/ctr/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.114     1.760    aseg_driver/ctr/D_ctr_q_reg[8]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.875    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_7
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    aseg_driver/ctr/clk
    SLICE_X37Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.610    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       82.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 2.837ns (16.787%)  route 14.063ns (83.213%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.324     8.664    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.788 r  sm/out_sig0_carry__0_i_14/O
                         net (fo=34, routed)          2.160    10.948    L_reg/M_sm_ra1[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.072 f  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.000    11.072    L_reg/ram_reg_i_65_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    11.284 f  L_reg/ram_reg_i_23/O
                         net (fo=12, routed)          1.668    12.953    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X48Y25         LUT1 (Prop_lut1_I0_O)        0.299    13.252 r  L_reg/out_sig0_carry__1_i_3/O
                         net (fo=1, routed)           1.001    14.252    alum/ram_reg_i_25[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    14.848 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.801    15.649    alum/data0[11]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.264    16.219    sm/ram_reg_12
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    16.343 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           1.279    17.622    sm/D_states_q_reg[0]_7
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.152    17.774 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.686    18.460    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.482   101.482    brams/bram2/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.562    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.790   100.622    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.622    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                 82.163    

Slack (MET) :             82.383ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.904ns  (logic 2.809ns (16.617%)  route 14.095ns (83.383%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.324     8.664    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.788 r  sm/out_sig0_carry__0_i_14/O
                         net (fo=34, routed)          2.160    10.948    L_reg/M_sm_ra1[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.072 f  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.000    11.072    L_reg/ram_reg_i_65_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    11.284 f  L_reg/ram_reg_i_23/O
                         net (fo=12, routed)          1.668    12.953    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X48Y25         LUT1 (Prop_lut1_I0_O)        0.299    13.252 r  L_reg/out_sig0_carry__1_i_3/O
                         net (fo=1, routed)           1.001    14.252    alum/ram_reg_i_25[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    14.848 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.801    15.649    alum/data0[11]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.264    16.219    sm/ram_reg_12
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    16.343 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           1.279    17.622    display/ram_reg_4
    SLICE_X46Y26         LUT5 (Prop_lut5_I3_O)        0.124    17.746 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.718    18.464    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.482   101.482    brams/bram1/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.562    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                 82.383    

Slack (MET) :             82.662ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.423ns  (logic 2.964ns (18.048%)  route 13.459ns (81.952%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.324     8.664    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.788 r  sm/out_sig0_carry__0_i_14/O
                         net (fo=34, routed)          2.160    10.948    L_reg/M_sm_ra1[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.072 f  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.000    11.072    L_reg/ram_reg_i_65_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    11.284 f  L_reg/ram_reg_i_23/O
                         net (fo=12, routed)          1.668    12.953    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X48Y25         LUT1 (Prop_lut1_I0_O)        0.299    13.252 r  L_reg/out_sig0_carry__1_i_3/O
                         net (fo=1, routed)           1.001    14.252    alum/ram_reg_i_25[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.759 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.759    alum/out_sig0_carry__1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.982 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.444    15.426    sm/O[0]
    SLICE_X39Y29         LUT4 (Prop_lut4_I3_O)        0.299    15.725 r  sm/ram_reg_i_50/O
                         net (fo=1, routed)           0.322    16.047    sm/ram_reg_i_50_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.171 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.987    17.159    sm/ram_reg_i_17_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.152    17.311 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.672    17.982    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.482   101.482    brams/bram2/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.562    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.768   100.644    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.644    
                         arrival time                         -17.982    
  -------------------------------------------------------------------
                         slack                                 82.662    

Slack (MET) :             82.680ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.405ns  (logic 3.496ns (21.311%)  route 12.909ns (78.689%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.159     8.499    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.623 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.627     9.250    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.807    10.181    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.305 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           0.592    10.898    sm/M_sm_bsel[0]
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.118    11.016 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=20, routed)          1.219    12.234    sm/D_states_q_reg[5]_1
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.326    12.560 r  sm/out_sig0_carry_i_14/O
                         net (fo=3, routed)           0.662    13.222    L_reg/out_sig0_carry_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124    13.346 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    13.346    alum/S[3]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.747 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.747    alum/out_sig0_carry_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.861 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.861    alum/out_sig0_carry__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.195 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.936    15.131    alum/data0[9]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331    15.462 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.448    15.910    sm/ram_reg_9
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.326    16.236 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.001    17.237    display/ram_reg_6
    SLICE_X48Y25         LUT5 (Prop_lut5_I3_O)        0.150    17.387 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.577    17.964    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.482   101.482    brams/bram1/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.562    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768   100.644    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.644    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                 82.680    

Slack (MET) :             82.881ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.784ns  (logic 2.809ns (16.737%)  route 13.975ns (83.263%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.324     8.664    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.788 r  sm/out_sig0_carry__0_i_14/O
                         net (fo=34, routed)          2.160    10.948    L_reg/M_sm_ra1[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.072 f  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.000    11.072    L_reg/ram_reg_i_65_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    11.284 f  L_reg/ram_reg_i_23/O
                         net (fo=12, routed)          1.668    12.953    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X48Y25         LUT1 (Prop_lut1_I0_O)        0.299    13.252 r  L_reg/out_sig0_carry__1_i_3/O
                         net (fo=1, routed)           1.001    14.252    alum/ram_reg_i_25[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    14.848 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.801    15.649    alum/data0[11]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.264    16.219    sm/ram_reg_12
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    16.343 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.629    16.972    sm/D_states_q_reg[0]_7
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.096 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           1.247    18.343    L_reg/D[11]
    SLICE_X35Y28         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.432   101.432    L_reg/clk_out1
    SLICE_X35Y28         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
                         clock pessimism              0.008   101.440    
                         clock uncertainty           -0.149   101.291    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)       -0.067   101.224    L_reg/D_registers_q_reg[3][11]
  -------------------------------------------------------------------
                         required time                        101.224    
                         arrival time                         -18.343    
  -------------------------------------------------------------------
                         slack                                 82.881    

Slack (MET) :             82.898ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.389ns  (logic 2.936ns (17.914%)  route 13.453ns (82.086%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.324     8.664    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.788 r  sm/out_sig0_carry__0_i_14/O
                         net (fo=34, routed)          2.160    10.948    L_reg/M_sm_ra1[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.072 f  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.000    11.072    L_reg/ram_reg_i_65_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    11.284 f  L_reg/ram_reg_i_23/O
                         net (fo=12, routed)          1.668    12.953    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X48Y25         LUT1 (Prop_lut1_I0_O)        0.299    13.252 r  L_reg/out_sig0_carry__1_i_3/O
                         net (fo=1, routed)           1.001    14.252    alum/ram_reg_i_25[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.759 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.759    alum/out_sig0_carry__1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.982 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.444    15.426    sm/O[0]
    SLICE_X39Y29         LUT4 (Prop_lut4_I3_O)        0.299    15.725 r  sm/ram_reg_i_50/O
                         net (fo=1, routed)           0.322    16.047    sm/ram_reg_i_50_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.171 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.987    17.159    sm/ram_reg_i_17_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.283 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.666    17.949    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.482   101.482    brams/bram1/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.562    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -17.949    
  -------------------------------------------------------------------
                         slack                                 82.898    

Slack (MET) :             82.898ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.801ns  (logic 2.809ns (16.720%)  route 13.992ns (83.280%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 101.436 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.324     8.664    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.788 r  sm/out_sig0_carry__0_i_14/O
                         net (fo=34, routed)          2.160    10.948    L_reg/M_sm_ra1[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.072 f  L_reg/ram_reg_i_65/O
                         net (fo=1, routed)           0.000    11.072    L_reg/ram_reg_i_65_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    11.284 f  L_reg/ram_reg_i_23/O
                         net (fo=12, routed)          1.668    12.953    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X48Y25         LUT1 (Prop_lut1_I0_O)        0.299    13.252 r  L_reg/out_sig0_carry__1_i_3/O
                         net (fo=1, routed)           1.001    14.252    alum/ram_reg_i_25[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    14.848 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.801    15.649    alum/data0[11]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  alum/ram_reg_i_62/O
                         net (fo=1, routed)           0.264    16.219    sm/ram_reg_12
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    16.343 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.629    16.972    sm/D_states_q_reg[0]_7
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.124    17.096 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           1.264    18.360    L_reg/D[11]
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.436   101.436    L_reg/clk_out1
    SLICE_X40Y29         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
                         clock pessimism              0.080   101.516    
                         clock uncertainty           -0.149   101.367    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)       -0.109   101.258    L_reg/D_registers_q_reg[2][11]
  -------------------------------------------------------------------
                         required time                        101.258    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 82.898    

Slack (MET) :             82.939ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.802ns  (logic 3.470ns (20.653%)  route 13.332ns (79.347%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 101.436 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.159     8.499    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.623 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.627     9.250    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.807    10.181    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.305 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           0.592    10.898    sm/M_sm_bsel[0]
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.118    11.016 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=20, routed)          1.219    12.234    sm/D_states_q_reg[5]_1
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.326    12.560 r  sm/out_sig0_carry_i_14/O
                         net (fo=3, routed)           0.662    13.222    L_reg/out_sig0_carry_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124    13.346 r  L_reg/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    13.346    alum/S[3]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.747 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.747    alum/out_sig0_carry_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.861 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.861    alum/out_sig0_carry__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.195 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.936    15.131    alum/data0[9]
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.331    15.462 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.448    15.910    sm/ram_reg_9
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.326    16.236 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.833    17.069    sm/D_states_q_reg[0]_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.124    17.193 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           1.168    18.361    L_reg/D[9]
    SLICE_X43Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.436   101.436    L_reg/clk_out1
    SLICE_X43Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
                         clock pessimism              0.080   101.516    
                         clock uncertainty           -0.149   101.367    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)       -0.067   101.300    L_reg/D_registers_q_reg[2][9]
  -------------------------------------------------------------------
                         required time                        101.300    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                 82.939    

Slack (MET) :             83.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.027ns  (logic 2.872ns (17.920%)  route 13.155ns (82.080%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.159     8.499    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.623 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.627     9.250    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.807    10.181    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.305 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           0.592    10.898    sm/M_sm_bsel[0]
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.118    11.016 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=20, routed)          1.224    12.239    sm/D_states_q_reg[5]_1
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.326    12.565 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.418    12.983    sm/out_sig0_carry_i_16_n_0
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.124    13.107 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    13.107    alum/S[1]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.334 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           1.002    14.337    alum/data0[1]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.325    14.662 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.469    15.131    sm/D_registers_q_reg[7][1]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.328    15.459 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.994    16.453    sm/ram_reg_i_38_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.152    16.605 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.981    17.586    brams/bram2/ram_reg_0[1]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.482   101.482    brams/bram2/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.562    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.774   100.638    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.638    
                         arrival time                         -17.586    
  -------------------------------------------------------------------
                         slack                                 83.052    

Slack (MET) :             83.083ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        15.996ns  (logic 3.482ns (21.767%)  route 12.514ns (78.233%))
  Logic Levels:           13  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.559     1.559    sm/clk_out1
    SLICE_X53Y30         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  sm/D_states_q_reg[2]/Q
                         net (fo=137, routed)         3.303     5.319    sm/D_states_q[2]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.118     5.437 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           1.577     7.014    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326     7.340 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=3, routed)           1.159     8.499    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.623 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.627     9.250    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  sm/out_sig0_carry__0_i_39/O
                         net (fo=1, routed)           0.807    10.181    sm/out_sig0_carry__0_i_39_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124    10.305 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=8, routed)           0.592    10.898    sm/M_sm_bsel[0]
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.118    11.016 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=20, routed)          1.219    12.234    sm/D_states_q_reg[5]_1
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.354    12.588 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.662    13.250    L_reg/out_sig0_carry
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.326    13.576 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    13.576    alum/ram_reg_i_92_1[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.974 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.213 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.811    15.024    alum/data1[6]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.330    15.354 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.467    15.822    sm/D_registers_q_reg[7][6]_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.326    16.148 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.705    16.852    display/ram_reg_10
    SLICE_X48Y25         LUT5 (Prop_lut5_I3_O)        0.119    16.971 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.584    17.556    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.482   101.482    brams/bram2/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.562    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774   100.638    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.638    
                         arrival time                         -17.556    
  -------------------------------------------------------------------
                         slack                                 83.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.594     0.594    forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y43         FDRE                                         r  forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.800    forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y43         FDRE                                         r  forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.864     0.864    forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y43         FDRE                                         r  forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X58Y43         FDRE (Hold_fdre_C_D)         0.075     0.669    forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.886    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.042 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.042    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.082 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.083    cond_butt_next_play/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.136 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.136    cond_butt_next_play/D_ctr_q_reg[8]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     0.998    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.886    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.042 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.042    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.082 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.083    cond_butt_next_play/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.149 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.149    cond_butt_next_play/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.864    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     0.998    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.566     0.566    forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.837     0.837    forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X54Y43         FDRE (Hold_fdre_C_D)         0.060     0.626    forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.813    forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.053     0.646    forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.566     0.566    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.837     0.837    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X54Y43         FDRE (Hold_fdre_C_D)         0.053     0.619    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.886    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.042 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.042    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.082 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.083    cond_butt_next_play/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.172 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.172    cond_butt_next_play/D_ctr_q_reg[8]_i_1_n_6
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
                         clock pessimism              0.000     0.864    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     0.998    cond_butt_next_play/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.886    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.042 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.042    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.082 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.083    cond_butt_next_play/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.174 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.174    cond_butt_next_play/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
                         clock pessimism              0.000     0.864    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     0.998    cond_butt_next_play/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.886    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.042 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.042    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.082 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.083    cond_butt_next_play/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.123 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.123    cond_butt_next_play/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.176 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.176    cond_butt_next_play/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.864    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     0.998    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.570%)  route 0.145ns (43.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.590     0.590    sm/clk_out1
    SLICE_X58Y36         FDRE                                         r  sm/D_accel_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  sm/D_accel_q_reg[1]/Q
                         net (fo=3, routed)           0.145     0.876    sm/D_accel_q[1]
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.048     0.924 r  sm/D_accel_q[3]_i_3/O
                         net (fo=1, routed)           0.000     0.924    sm/D_accel_q[3]_i_3_n_0
    SLICE_X60Y36         FDRE                                         r  sm/D_accel_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.859     0.859    sm/clk_out1
    SLICE_X60Y36         FDRE                                         r  sm/D_accel_q_reg[3]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.131     0.736    sm/D_accel_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y11     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y27     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y27     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y27     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y27     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y27     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y27     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 0.580ns (10.662%)  route 4.860ns (89.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.066    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 0.580ns (10.662%)  route 4.860ns (89.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.066    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 0.580ns (10.662%)  route 4.860ns (89.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.066    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 0.580ns (10.662%)  route 4.860ns (89.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.066    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X40Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 0.580ns (10.693%)  route 4.844ns (89.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.656     7.050    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 0.580ns (10.693%)  route 4.844ns (89.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.656     7.050    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 0.580ns (10.959%)  route 4.712ns (89.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.524     6.918    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 0.580ns (10.959%)  route 4.712ns (89.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.524     6.918    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 0.580ns (10.959%)  route 4.712ns (89.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.524     6.918    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 0.580ns (10.959%)  route 4.712ns (89.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     1.626    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.456     2.082 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         4.189     6.271    bseg_driver/ctr/Q[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.395 r  bseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.524     6.918    bseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.840    bseg_driver/ctr/clk
    SLICE_X40Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.186ns (11.893%)  route 1.378ns (88.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.157    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.851     2.041    timerseg_driver/ctr/clk
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.186ns (11.893%)  route 1.378ns (88.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.157    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.851     2.041    timerseg_driver/ctr/clk
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.186ns (11.893%)  route 1.378ns (88.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.157    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.851     2.041    timerseg_driver/ctr/clk
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.186ns (11.893%)  route 1.378ns (88.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.157    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.851     2.041    timerseg_driver/ctr/clk
    SLICE_X61Y22         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.186ns (11.366%)  route 1.450ns (88.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.225     2.229    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.038    timerseg_driver/ctr/clk
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.186ns (11.366%)  route 1.450ns (88.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.225     2.229    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.038    timerseg_driver/ctr/clk
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.186ns (11.366%)  route 1.450ns (88.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.225     2.229    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.038    timerseg_driver/ctr/clk
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.186ns (11.366%)  route 1.450ns (88.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.225     2.229    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.848     2.038    timerseg_driver/ctr/clk
    SLICE_X61Y24         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.260%)  route 1.466ns (88.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.240     2.245    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.849     2.039    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.260%)  route 1.466ns (88.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=151, routed)         1.225     1.959    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.240     2.245    timerseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.849     2.039    timerseg_driver/ctr/clk
    SLICE_X61Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.397ns  (logic 4.496ns (33.557%)  route 8.902ns (66.443%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.814     7.474    L_reg/M_ctr_value_2[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.598 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.990     8.588    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.712 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.930     9.642    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.766 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.050    10.816    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.940 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.117    15.057    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    18.601 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.601    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.309ns  (logic 4.499ns (33.803%)  route 8.810ns (66.197%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.814     7.474    L_reg/M_ctr_value_2[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.598 f  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.990     8.588    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.930     9.642    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.766 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.079    10.845    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.969 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.997    14.966    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    18.513 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.513    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.871ns  (logic 4.734ns (36.782%)  route 8.137ns (63.218%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.814     7.474    L_reg/M_ctr_value_2[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.598 f  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.990     8.588    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.930     9.642    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.766 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.688    10.454    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.119    10.573 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.714    14.287    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    18.075 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.075    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.834ns  (logic 4.478ns (34.889%)  route 8.356ns (65.111%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.814     7.474    L_reg/M_ctr_value_2[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.598 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.990     8.588    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.712 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.930     9.642    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.766 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.688    10.454    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124    10.578 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.934    14.512    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    18.038 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.038    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.687ns  (logic 4.708ns (37.108%)  route 7.979ns (62.892%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.814     7.474    L_reg/M_ctr_value_2[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.598 f  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.990     8.588    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.930     9.642    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.766 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.050    10.816    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.154    10.970 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.195    14.164    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    17.890 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.890    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.641ns  (logic 4.697ns (37.155%)  route 7.944ns (62.845%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.814     7.474    L_reg/M_ctr_value_2[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.598 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.990     8.588    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.712 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.930     9.642    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.766 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.914    10.680    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.150    10.830 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.295    14.125    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.719    17.844 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.844    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.369ns  (logic 4.526ns (36.591%)  route 7.843ns (63.409%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.619     5.203    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          1.814     7.474    L_reg/M_ctr_value_2[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.598 r  L_reg/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.990     8.588    L_reg/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.712 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.930     9.642    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.766 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.914    10.680    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124    10.804 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.194    13.998    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    17.572 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.572    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.930ns  (logic 4.714ns (39.515%)  route 7.216ns (60.485%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.549     5.133    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.348     6.937    bseg_driver/ctr/S[0]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.152     7.089 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.849     7.938    L_reg/bseg_OBUF[1]_inst_i_1_0[2]
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.326     8.264 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.730     8.994    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.118 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.994    10.112    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.236 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.296    13.531    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    17.064 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.064    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.812ns  (logic 4.716ns (39.925%)  route 7.096ns (60.075%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.549     5.133    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.348     6.937    bseg_driver/ctr/S[0]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.152     7.089 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.849     7.938    L_reg/bseg_OBUF[1]_inst_i_1_0[2]
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.326     8.264 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.730     8.994    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.118 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.022    10.140    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.264 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.148    13.411    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    16.945 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.945    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.787ns  (logic 4.934ns (41.863%)  route 6.853ns (58.137%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.148    aseg_driver/ctr/clk
    SLICE_X37Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          1.299     6.903    aseg_driver/ctr/S[1]
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.055 f  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.023     8.078    L_reg/aseg_OBUF[10]_inst_i_2_0[2]
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.348     8.426 f  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.809     9.235    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.359 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.991    10.351    L_reg/D_ctr_q_reg[16]
    SLICE_X47Y40         LUT4 (Prop_lut4_I2_O)        0.152    10.503 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.731    13.233    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    16.935 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.935    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.393ns (54.924%)  route 1.143ns (45.076%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X37Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.288     1.934    aseg_driver/ctr/S[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.855     2.835    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.041 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.041    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.437ns (56.066%)  route 1.126ns (43.934%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.582     1.526    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.124     1.790    timerseg_driver/ctr/S[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.003     2.838    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     4.089 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.089    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.433ns (55.119%)  route 1.167ns (44.881%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.256     1.893    bseg_driver/ctr/S[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.938 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.911     2.850    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.097 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.097    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.525ns (56.020%)  route 1.197ns (43.980%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.497     2.134    bseg_driver/ctr/S[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I1_O)        0.046     2.180 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.701     2.881    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         1.338     4.219 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.219    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.491ns (54.746%)  route 1.233ns (45.254%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.256     1.893    bseg_driver/ctr/S[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.042     1.935 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.977     2.912    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.308     4.221 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.221    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.458ns (53.409%)  route 1.272ns (46.591%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    bseg_driver/ctr/clk
    SLICE_X40Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.392     2.029    bseg_driver/ctr/S[0]
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.074 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.880     2.954    bseg_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         1.272     4.226 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.226    bseg[5]
    N13                                                               r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.461ns (51.927%)  route 1.352ns (48.073%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X37Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.332     1.979    aseg_driver/ctr/S[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.024 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.390     2.413    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.458 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.631     3.089    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.230     4.319 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.319    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.439ns (50.636%)  route 1.403ns (49.364%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X37Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.411     2.058    aseg_driver/ctr/S[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I3_O)        0.045     2.103 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.275     2.378    L_reg/aseg[1]
    SLICE_X47Y40         LUT4 (Prop_lut4_I2_O)        0.045     2.423 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     3.139    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.347 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.347    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.468ns (51.396%)  route 1.388ns (48.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X37Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.540     2.187    aseg_driver/ctr/S[1]
    SLICE_X45Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.232 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.848     3.080    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.282     4.362 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.362    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.484ns (52.250%)  route 1.357ns (47.750%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.582     1.526    timerseg_driver/ctr/clk
    SLICE_X61Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.124     1.790    timerseg_driver/ctr/S[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.048     1.838 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.233     3.071    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.295     4.367 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.367    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.592ns  (logic 10.380ns (30.900%)  route 23.212ns (69.100%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.548     1.548    L_reg/clk_out1
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     2.004 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          2.052     4.057    L_reg/Q[7]
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.181 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.279     4.460    L_reg/L_36e4de22_remainder0__0_carry__1_i_12_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.584 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           1.035     5.619    L_reg/L_36e4de22_remainder0__0_carry__1_i_11_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.743 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.722     6.465    L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.589 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.677     7.266    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X53Y24         LUT4 (Prop_lut4_I2_O)        0.152     7.418 r  L_reg/L_36e4de22_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.842     8.260    L_reg/L_36e4de22_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.326     8.586 r  L_reg/L_36e4de22_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.586    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.119 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.119    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.245    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.484 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.000    10.484    L_reg/L_36e4de22_remainder0_3[10]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.301    10.785 r  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           0.490    11.275    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.399 r  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           0.999    12.398    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.522 f  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.825    13.347    L_reg/i__carry_i_17__4_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.124    13.471 f  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           0.450    13.921    L_reg/i__carry_i_13__4_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.045 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.995    15.040    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.465    15.628    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.135 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.135    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.249 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.249    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.562 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    17.545    L_reg/L_36e4de22_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.306    17.851 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.199    19.050    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.124    19.174 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.510    19.684    L_reg/i__carry_i_9__3_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.808 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.838    20.645    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.769 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.819    21.588    L_reg/i__carry_i_9__3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.124    21.712 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.521    22.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X57Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.618 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.618    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.732 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.732    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.846 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.846    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.068 f  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    23.892    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.299    24.191 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.182    24.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124    24.496 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    25.330    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I2_O)        0.150    25.480 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.452    25.932    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.328    26.260 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.095    27.355    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124    27.479 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.117    31.596    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    35.140 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.140    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.467ns  (logic 10.383ns (31.024%)  route 23.084ns (68.976%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.548     1.548    L_reg/clk_out1
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     2.004 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          2.052     4.057    L_reg/Q[7]
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.181 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.279     4.460    L_reg/L_36e4de22_remainder0__0_carry__1_i_12_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.584 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           1.035     5.619    L_reg/L_36e4de22_remainder0__0_carry__1_i_11_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.743 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.722     6.465    L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.589 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.677     7.266    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X53Y24         LUT4 (Prop_lut4_I2_O)        0.152     7.418 r  L_reg/L_36e4de22_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.842     8.260    L_reg/L_36e4de22_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.326     8.586 r  L_reg/L_36e4de22_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.586    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.119 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.119    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.245    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.484 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.000    10.484    L_reg/L_36e4de22_remainder0_3[10]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.301    10.785 r  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           0.490    11.275    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.399 r  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           0.999    12.398    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.522 f  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.825    13.347    L_reg/i__carry_i_17__4_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.124    13.471 f  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           0.450    13.921    L_reg/i__carry_i_13__4_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.045 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.995    15.040    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.465    15.628    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.135 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.135    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.249 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.249    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.562 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    17.545    L_reg/L_36e4de22_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.306    17.851 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.199    19.050    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.124    19.174 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.510    19.684    L_reg/i__carry_i_9__3_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.808 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.838    20.645    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.769 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.819    21.588    L_reg/i__carry_i_9__3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.124    21.712 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.521    22.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X57Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.618 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.618    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.732 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.732    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.846 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.846    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.068 f  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    23.892    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.299    24.191 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.182    24.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124    24.496 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    25.330    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I2_O)        0.150    25.480 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.452    25.932    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.328    26.260 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.088    27.348    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124    27.472 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.997    31.469    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    35.016 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.016    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.416ns  (logic 10.651ns (31.875%)  route 22.765ns (68.125%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.548     1.548    L_reg/clk_out1
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     2.004 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          2.052     4.057    L_reg/Q[7]
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.181 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.279     4.460    L_reg/L_36e4de22_remainder0__0_carry__1_i_12_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.584 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           1.035     5.619    L_reg/L_36e4de22_remainder0__0_carry__1_i_11_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.743 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.722     6.465    L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.589 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.677     7.266    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X53Y24         LUT4 (Prop_lut4_I2_O)        0.152     7.418 r  L_reg/L_36e4de22_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.842     8.260    L_reg/L_36e4de22_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.326     8.586 r  L_reg/L_36e4de22_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.586    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.119 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.119    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.245    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.484 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.000    10.484    L_reg/L_36e4de22_remainder0_3[10]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.301    10.785 r  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           0.490    11.275    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.399 r  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           0.999    12.398    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.522 f  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.825    13.347    L_reg/i__carry_i_17__4_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.124    13.471 f  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           0.450    13.921    L_reg/i__carry_i_13__4_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.045 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.995    15.040    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.465    15.628    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.135 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.135    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.249 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.249    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.562 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    17.545    L_reg/L_36e4de22_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.306    17.851 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.199    19.050    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.124    19.174 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.510    19.684    L_reg/i__carry_i_9__3_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.808 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.838    20.645    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.769 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.819    21.588    L_reg/i__carry_i_9__3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.124    21.712 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.521    22.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X57Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.618 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.618    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.732 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.732    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.846 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.846    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.068 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    23.892    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.299    24.191 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.182    24.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124    24.496 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    25.330    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I2_O)        0.150    25.480 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.452    25.932    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.328    26.260 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.051    27.311    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.152    27.463 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.714    31.177    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    34.965 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.965    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.346ns  (logic 10.362ns (31.073%)  route 22.984ns (68.926%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.548     1.548    L_reg/clk_out1
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     2.004 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          2.052     4.057    L_reg/Q[7]
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.181 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.279     4.460    L_reg/L_36e4de22_remainder0__0_carry__1_i_12_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.584 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           1.035     5.619    L_reg/L_36e4de22_remainder0__0_carry__1_i_11_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.743 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.722     6.465    L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.589 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.677     7.266    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X53Y24         LUT4 (Prop_lut4_I2_O)        0.152     7.418 r  L_reg/L_36e4de22_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.842     8.260    L_reg/L_36e4de22_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.326     8.586 r  L_reg/L_36e4de22_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.586    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.119 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.119    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.245    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.484 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.000    10.484    L_reg/L_36e4de22_remainder0_3[10]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.301    10.785 r  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           0.490    11.275    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.399 r  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           0.999    12.398    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.522 f  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.825    13.347    L_reg/i__carry_i_17__4_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.124    13.471 f  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           0.450    13.921    L_reg/i__carry_i_13__4_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.045 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.995    15.040    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.465    15.628    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.135 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.135    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.249 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.249    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.562 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    17.545    L_reg/L_36e4de22_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.306    17.851 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.199    19.050    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.124    19.174 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.510    19.684    L_reg/i__carry_i_9__3_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.808 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.838    20.645    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.769 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.819    21.588    L_reg/i__carry_i_9__3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.124    21.712 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.521    22.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X57Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.618 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.618    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.732 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.732    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.846 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.846    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.068 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    23.892    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.299    24.191 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.182    24.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124    24.496 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    25.330    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I2_O)        0.150    25.480 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.452    25.932    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.328    26.260 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.051    27.311    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.435 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.934    31.369    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    34.894 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.894    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.191ns  (logic 10.109ns (30.458%)  route 23.081ns (69.542%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.545     1.545    L_reg/clk_out1
    SLICE_X36Y25         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.016     3.017    L_reg/D_registers_q_reg[3][10]_0[4]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.141 r  L_reg/L_36e4de22_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           1.211     4.352    L_reg/L_36e4de22_remainder0__0_carry_i_19__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.476 r  L_reg/L_36e4de22_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.128     5.605    L_reg/L_36e4de22_remainder0__0_carry_i_11__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.729 f  L_reg/L_36e4de22_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.651     6.379    L_reg/L_36e4de22_remainder0__0_carry_i_14__0_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  L_reg/L_36e4de22_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.081     7.584    L_reg/L_36e4de22_remainder0__0_carry_i_10__0_n_0
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.146     7.730 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.531     8.261    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     9.021 f  bseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.995    10.016    L_reg/L_36e4de22_remainder0_1[10]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.302    10.318 f  L_reg/i__carry_i_22__2/O
                         net (fo=8, routed)           0.868    11.187    L_reg/i__carry_i_22__2_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.311 f  L_reg/i__carry_i_20__2/O
                         net (fo=10, routed)          0.875    12.186    L_reg/i__carry_i_20__2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.310 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.021    13.331    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.455 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.900    14.354    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.150    14.504 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           0.870    15.374    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.326    15.700 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    15.700    bseg_driver/decimal_renderer/i__carry_i_14__0_0[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.250 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.250    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.489 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.971    17.460    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X30Y22         LUT5 (Prop_lut5_I1_O)        0.302    17.762 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           0.461    18.223    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=9, routed)           1.171    19.517    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.152    19.669 f  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.846    20.515    L_reg/i__carry_i_12__1_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.326    20.841 f  L_reg/i__carry_i_16__2/O
                         net (fo=3, routed)           1.050    21.891    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.015 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    22.583    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.090 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.090    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.204    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.318    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.540 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    24.544    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.299    24.843 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.182    25.025    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124    25.149 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.670    25.819    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.124    25.943 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.305    26.249    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    26.373 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.412    27.784    L_reg/bseg[1]
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    27.908 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.296    31.204    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    34.736 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.736    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.999ns  (logic 9.987ns (30.264%)  route 23.012ns (69.736%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.545     1.545    L_reg/clk_out1
    SLICE_X36Y25         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.016     3.017    L_reg/D_registers_q_reg[3][10]_0[4]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.141 r  L_reg/L_36e4de22_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           1.211     4.352    L_reg/L_36e4de22_remainder0__0_carry_i_19__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.476 r  L_reg/L_36e4de22_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.128     5.605    L_reg/L_36e4de22_remainder0__0_carry_i_11__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.729 f  L_reg/L_36e4de22_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.651     6.379    L_reg/L_36e4de22_remainder0__0_carry_i_14__0_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  L_reg/L_36e4de22_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.081     7.584    L_reg/L_36e4de22_remainder0__0_carry_i_10__0_n_0
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.146     7.730 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.531     8.261    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     9.021 f  bseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.995    10.016    L_reg/L_36e4de22_remainder0_1[10]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.302    10.318 f  L_reg/i__carry_i_22__2/O
                         net (fo=8, routed)           0.868    11.187    L_reg/i__carry_i_22__2_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.311 f  L_reg/i__carry_i_20__2/O
                         net (fo=10, routed)          0.875    12.186    L_reg/i__carry_i_20__2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.310 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.021    13.331    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.455 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.900    14.354    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.150    14.504 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           0.870    15.374    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.326    15.700 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    15.700    bseg_driver/decimal_renderer/i__carry_i_14__0_0[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.250 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.250    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.489 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.971    17.460    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X30Y22         LUT5 (Prop_lut5_I1_O)        0.302    17.762 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           0.461    18.223    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=9, routed)           1.171    19.517    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.152    19.669 f  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.846    20.515    L_reg/i__carry_i_12__1_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.326    20.841 f  L_reg/i__carry_i_16__2/O
                         net (fo=3, routed)           1.050    21.891    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.015 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    22.583    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.090 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.090    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.204    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.318    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.540 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    24.544    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.299    24.843 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.463    25.306    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.430 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.958    26.388    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.124    26.512 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.227    27.739    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.863 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.148    31.011    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    34.545 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.545    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.880ns  (logic 10.591ns (32.210%)  route 22.289ns (67.789%))
  Logic Levels:           33  (CARRY4=10 LUT2=3 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.548     1.548    L_reg/clk_out1
    SLICE_X41Y26         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     2.004 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          2.052     4.057    L_reg/Q[7]
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.181 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.279     4.460    L_reg/L_36e4de22_remainder0__0_carry__1_i_12_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.584 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           1.035     5.619    L_reg/L_36e4de22_remainder0__0_carry__1_i_11_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.743 f  L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           0.722     6.465    L_reg/L_36e4de22_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.589 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.677     7.266    L_reg/D_registers_q_reg[6][9]_0
    SLICE_X53Y24         LUT4 (Prop_lut4_I2_O)        0.152     7.418 r  L_reg/L_36e4de22_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.842     8.260    L_reg/L_36e4de22_remainder0__0_carry_i_9__1_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.326     8.586 r  L_reg/L_36e4de22_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.586    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.119 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.119    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.245    timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__0_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.484 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.000    10.484    L_reg/L_36e4de22_remainder0_3[10]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.301    10.785 r  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           0.490    11.275    L_reg/i__carry__1_i_12_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.124    11.399 r  L_reg/i__carry_i_18__3/O
                         net (fo=7, routed)           0.999    12.398    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.522 f  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.825    13.347    L_reg/i__carry_i_17__4_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.124    13.471 f  L_reg/i__carry_i_13__4/O
                         net (fo=6, routed)           0.450    13.921    L_reg/i__carry_i_13__4_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.045 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.995    15.040    L_reg/i__carry_i_12__4_n_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124    15.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.465    15.628    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.135 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.135    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.249 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.249    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.562 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    17.545    L_reg/L_36e4de22_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.306    17.851 f  L_reg/i__carry_i_26__2/O
                         net (fo=12, routed)          1.199    19.050    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.124    19.174 f  timerseg_driver/decimal_renderer/i__carry__0_i_13__3/O
                         net (fo=2, routed)           0.510    19.684    L_reg/i__carry_i_9__3_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.808 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.838    20.645    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.769 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.819    21.588    L_reg/i__carry_i_9__3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I1_O)        0.124    21.712 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.521    22.233    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6_0[2]
    SLICE_X57Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.618 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.618    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.732 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.732    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.846 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.846    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.068 r  timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    23.892    timerseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.299    24.191 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.182    24.372    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.124    24.496 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    25.330    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X56Y21         LUT4 (Prop_lut4_I2_O)        0.150    25.480 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.452    25.932    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.328    26.260 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.095    27.355    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.153    27.508 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.195    30.702    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    34.428 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.428    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.829ns  (logic 10.113ns (30.807%)  route 22.715ns (69.193%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.545     1.545    L_reg/clk_out1
    SLICE_X36Y25         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.016     3.017    L_reg/D_registers_q_reg[3][10]_0[4]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.141 r  L_reg/L_36e4de22_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           1.211     4.352    L_reg/L_36e4de22_remainder0__0_carry_i_19__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.476 r  L_reg/L_36e4de22_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.128     5.605    L_reg/L_36e4de22_remainder0__0_carry_i_11__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.729 f  L_reg/L_36e4de22_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.651     6.379    L_reg/L_36e4de22_remainder0__0_carry_i_14__0_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  L_reg/L_36e4de22_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.081     7.584    L_reg/L_36e4de22_remainder0__0_carry_i_10__0_n_0
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.146     7.730 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.531     8.261    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     9.021 f  bseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.995    10.016    L_reg/L_36e4de22_remainder0_1[10]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.302    10.318 f  L_reg/i__carry_i_22__2/O
                         net (fo=8, routed)           0.868    11.187    L_reg/i__carry_i_22__2_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.311 f  L_reg/i__carry_i_20__2/O
                         net (fo=10, routed)          0.875    12.186    L_reg/i__carry_i_20__2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.310 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.021    13.331    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.455 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.900    14.354    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.150    14.504 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           0.870    15.374    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.326    15.700 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    15.700    bseg_driver/decimal_renderer/i__carry_i_14__0_0[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.250 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.250    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.489 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.971    17.460    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X30Y22         LUT5 (Prop_lut5_I1_O)        0.302    17.762 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           0.461    18.223    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=9, routed)           1.171    19.517    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.152    19.669 f  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.846    20.515    L_reg/i__carry_i_12__1_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.326    20.841 f  L_reg/i__carry_i_16__2/O
                         net (fo=3, routed)           1.050    21.891    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.015 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    22.583    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.090 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.090    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.204    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.318    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.540 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    24.544    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.299    24.843 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.182    25.025    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124    25.149 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.670    25.819    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.124    25.943 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.305    26.249    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    26.373 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.188    27.561    L_reg/bseg[1]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    27.685 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.153    30.838    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    34.374 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.374    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.818ns  (logic 10.122ns (30.843%)  route 22.696ns (69.157%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=1 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.545     1.545    L_reg/clk_out1
    SLICE_X36Y25         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.016     3.017    L_reg/D_registers_q_reg[3][10]_0[4]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.141 r  L_reg/L_36e4de22_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           1.211     4.352    L_reg/L_36e4de22_remainder0__0_carry_i_19__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.476 r  L_reg/L_36e4de22_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.128     5.605    L_reg/L_36e4de22_remainder0__0_carry_i_11__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.729 f  L_reg/L_36e4de22_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.651     6.379    L_reg/L_36e4de22_remainder0__0_carry_i_14__0_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  L_reg/L_36e4de22_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.081     7.584    L_reg/L_36e4de22_remainder0__0_carry_i_10__0_n_0
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.146     7.730 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.531     8.261    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     9.021 f  bseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.995    10.016    L_reg/L_36e4de22_remainder0_1[10]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.302    10.318 f  L_reg/i__carry_i_22__2/O
                         net (fo=8, routed)           0.868    11.187    L_reg/i__carry_i_22__2_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.311 f  L_reg/i__carry_i_20__2/O
                         net (fo=10, routed)          0.875    12.186    L_reg/i__carry_i_20__2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.310 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.021    13.331    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.455 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.900    14.354    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.150    14.504 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           0.870    15.374    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.326    15.700 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    15.700    bseg_driver/decimal_renderer/i__carry_i_14__0_0[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.250 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.250    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.489 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.971    17.460    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X30Y22         LUT5 (Prop_lut5_I1_O)        0.302    17.762 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           0.461    18.223    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=9, routed)           1.171    19.517    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.152    19.669 f  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.846    20.515    L_reg/i__carry_i_12__1_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.326    20.841 f  L_reg/i__carry_i_16__2/O
                         net (fo=3, routed)           1.050    21.891    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.015 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    22.583    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.090 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.090    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.204    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.318    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.540 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    24.544    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.299    24.843 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.182    25.025    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124    25.149 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.670    25.819    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_30_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.124    25.943 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.305    26.249    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    26.373 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.405    27.777    L_reg/bseg[1]
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    27.901 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.918    30.819    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    34.364 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.364    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.790ns  (logic 9.991ns (30.471%)  route 22.799ns (69.529%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.545     1.545    L_reg/clk_out1
    SLICE_X36Y25         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.016     3.017    L_reg/D_registers_q_reg[3][10]_0[4]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.141 r  L_reg/L_36e4de22_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           1.211     4.352    L_reg/L_36e4de22_remainder0__0_carry_i_19__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.476 r  L_reg/L_36e4de22_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.128     5.605    L_reg/L_36e4de22_remainder0__0_carry_i_11__0_n_0
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.729 f  L_reg/L_36e4de22_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.651     6.379    L_reg/L_36e4de22_remainder0__0_carry_i_14__0_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  L_reg/L_36e4de22_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.081     7.584    L_reg/L_36e4de22_remainder0__0_carry_i_10__0_n_0
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.146     7.730 r  L_reg/L_36e4de22_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.531     8.261    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     9.021 f  bseg_driver/decimal_renderer/L_36e4de22_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.995    10.016    L_reg/L_36e4de22_remainder0_1[10]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.302    10.318 f  L_reg/i__carry_i_22__2/O
                         net (fo=8, routed)           0.868    11.187    L_reg/i__carry_i_22__2_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.311 f  L_reg/i__carry_i_20__2/O
                         net (fo=10, routed)          0.875    12.186    L_reg/i__carry_i_20__2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.310 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.021    13.331    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.455 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.900    14.354    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.150    14.504 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           0.870    15.374    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.326    15.700 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    15.700    bseg_driver/decimal_renderer/i__carry_i_14__0_0[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.250 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.250    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.489 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           0.971    17.460    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X30Y22         LUT5 (Prop_lut5_I1_O)        0.302    17.762 r  bseg_driver/decimal_renderer/i__carry_i_27__0/O
                         net (fo=5, routed)           0.461    18.223    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=9, routed)           1.171    19.517    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I0_O)        0.152    19.669 f  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.846    20.515    L_reg/i__carry_i_12__1_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.326    20.841 f  L_reg/i__carry_i_16__2/O
                         net (fo=3, routed)           1.050    21.891    L_reg/i__carry_i_16__2_n_0
    SLICE_X30Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.015 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    22.583    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.090 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.090    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.204 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.204    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.318 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.318    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.540 r  bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.004    24.544    bseg_driver/decimal_renderer/L_36e4de22_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.299    24.843 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.463    25.306    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_29_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.430 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.958    26.388    L_reg/bseg_OBUF[1]_inst_i_1_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.124    26.512 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.076    27.589    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124    27.713 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.084    30.797    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    34.335 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.335    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.373ns (77.273%)  route 0.404ns (22.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.593     0.593    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.404     1.138    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.370 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.370    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_407492059[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.415ns (73.929%)  route 0.499ns (26.071%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.594     0.594    forLoop_idx_0_407492059[1].cond_butt_sel_desel/clk_out1
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.844    forLoop_idx_0_407492059[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.390     1.279    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.508 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.508    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_407492059[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.444ns (73.960%)  route 0.508ns (26.040%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.592     0.592    forLoop_idx_0_407492059[0].cond_butt_sel_desel/clk_out1
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_407492059[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_407492059[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.850    forLoop_idx_0_407492059[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  forLoop_idx_0_407492059[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.414     1.309    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.543 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.543    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.439ns (68.957%)  route 0.648ns (31.043%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.212     0.971    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.436     1.452    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.682 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.682    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.406ns (57.172%)  route 1.053ns (42.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.554     0.554    display/clk_out1
    SLICE_X46Y28         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.053     1.771    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.013 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.013    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.409ns (57.068%)  route 1.060ns (42.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.554     0.554    display/clk_out1
    SLICE_X46Y28         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.060     1.777    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.022 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.022    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.619ns (33.767%)  route 3.175ns (66.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.175     4.670    forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.794 r  forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.794    forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.452     1.452    forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.615ns (36.247%)  route 2.840ns (63.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.840     4.331    forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.455 r  forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.455    forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y43         FDRE                                         r  forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.518     1.518    forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y43         FDRE                                         r  forLoop_idx_0_2034848360[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.617ns (37.002%)  route 2.754ns (62.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.754     4.247    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.371 r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.371    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.452     1.452    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.625ns (38.901%)  route 2.552ns (61.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.552     4.053    forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.177 r  forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.177    forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.509     1.509    forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.676%)  route 2.475ns (60.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.831     3.335    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.459 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     4.103    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.676%)  route 2.475ns (60.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.831     3.335    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.459 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     4.103    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.676%)  route 2.475ns (60.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.831     3.335    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.459 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     4.103    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.676%)  route 2.475ns (60.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.831     3.335    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.459 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.644     4.103    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.628ns (39.719%)  route 2.470ns (60.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.831     3.335    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.459 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.639     4.098    reset_cond/M_reset_cond_in
    SLICE_X63Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.509     1.509    reset_cond/clk_out1
    SLICE_X63Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.622ns (41.987%)  route 2.242ns (58.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.242     3.740    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.864 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.864    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         1.509     1.509    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_407492059[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.300ns (32.204%)  route 0.631ns (67.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.631     0.885    forLoop_idx_0_407492059[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X61Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  forLoop_idx_0_407492059[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.930    forLoop_idx_0_407492059[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_407492059[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.861     0.861    forLoop_idx_0_407492059[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_407492059[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.307ns (30.165%)  route 0.711ns (69.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.711     0.973    forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.018 r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.018    forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_407492059[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.311ns (26.039%)  route 0.884ns (73.961%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.884     1.150    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.195 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.195    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.316ns (25.092%)  route 0.944ns (74.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.980    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.235     1.261    reset_cond/M_reset_cond_in
    SLICE_X63Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X63Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.316ns (25.006%)  route 0.949ns (74.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.980    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.265    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.316ns (25.006%)  route 0.949ns (74.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.980    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.265    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.316ns (25.006%)  route 0.949ns (74.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.980    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.265    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.316ns (25.006%)  route 0.949ns (74.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.980    reset_cond/butt_reset_IBUF
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.240     1.265    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    reset_cond/clk_out1
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.313ns (23.278%)  route 1.033ns (76.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.033     1.301    forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.346 r  forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.346    forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.863     0.863    forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_2034848360[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.306ns (21.559%)  route 1.114ns (78.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.114     1.375    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.420 r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.420    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=354, routed)         0.837     0.837    forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y43         FDRE                                         r  forLoop_idx_0_2034848360[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





