ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_PeriodElapsedCallback
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_TIM_PeriodElapsedCallback:
  27              	.LVL0:
  28              	.LFB135:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include <stdio.h>
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 2


  30:Core/Src/main.c **** #include <string.h>
  31:Core/Src/main.c **** #include "stm32f4xx_it.h"
  32:Core/Src/main.c **** #include "stm32f4xx_hal_def.h"
  33:Core/Src/main.c **** #include "PID.h"
  34:Core/Src/main.c **** #include "config.h"
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** #define FALSE   0
  45:Core/Src/main.c **** #define TRUE    1
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PD */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  50:Core/Src/main.c **** /* USER CODE BEGIN PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PM */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** // Arrays
  59:Core/Src/main.c **** uint8_t MSG[50] = "Init";
  60:Core/Src/main.c **** uint8_t period[200] = "\n";
  61:Core/Src/main.c **** uint8_t encoder_f[20] = "\n";
  62:Core/Src/main.c **** uint8_t rx_buffer[RX_BUFFER_SIZE];
  63:Core/Src/main.c **** uint8_t tx_buffer[TX_BUFFER_SIZE];
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** // Cross processes values 
  66:Core/Src/main.c **** volatile uint16_t cnt = 0;
  67:Core/Src/main.c **** volatile uint16_t last_cnt = 0;
  68:Core/Src/main.c **** volatile double enc_cnt = 0.0f;
  69:Core/Src/main.c **** volatile double last_enc_cnt = 0.0f;
  70:Core/Src/main.c **** volatile double d_measure = 0.0f;
  71:Core/Src/main.c **** volatile double last_d_measure = 0.0f;
  72:Core/Src/main.c **** volatile uint32_t tick = 0;
  73:Core/Src/main.c **** volatile uint32_t last_tick = 0;
  74:Core/Src/main.c **** volatile uint32_t d_tick = 0;
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** volatile uint32_t *RIGHT_DUTY_ADDR = &(TIM4->CCR3);
  77:Core/Src/main.c **** volatile uint32_t *RIGHT_ENCODER_ADDR = &(TIM3->CNT);
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** double right_set_speed = 0.0f; // RPM
  80:Core/Src/main.c **** double left_set_speed = 0.0f; // RPM
  81:Core/Src/main.c **** double right_pid_params[3] = {RIGHT_MOTOR_KP , RIGHT_MOTOR_KI, RIGHT_MOTOR_KD};
  82:Core/Src/main.c **** double left_pid_params[3] = {LEFT_MOTOR_KP , LEFT_MOTOR_KI, LEFT_MOTOR_KD};
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** // Custom typedef
  85:Core/Src/main.c **** MOTOR_TypeDef str_right_motor;
  86:Core/Src/main.c **** PID_TypeDef str_right_pid;
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 3


  87:Core/Src/main.c **** MOTOR_TypeDef str_left_motor;
  88:Core/Src/main.c **** PID_TypeDef str_left_pid;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* USER CODE END PV */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  93:Core/Src/main.c **** void SystemClock_Config(void);
  94:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  95:Core/Src/main.c **** void dma_rx_cplt(void);
  96:Core/Src/main.c **** void dma_rx_half_cplt(void);
  97:Core/Src/main.c **** /* USER CODE END PFP */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 100:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /* USER CODE END 0 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /**
 105:Core/Src/main.c ****   * @brief  The application entry point.
 106:Core/Src/main.c ****   * @retval int
 107:Core/Src/main.c ****   */
 108:Core/Src/main.c **** int main(void)
 109:Core/Src/main.c **** {
 110:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END 1 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 117:Core/Src/main.c ****   HAL_Init();
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE END Init */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Configure the system clock */
 124:Core/Src/main.c ****   SystemClock_Config();
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE END SysInit */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Initialize all configured peripherals */
 131:Core/Src/main.c ****   MX_GPIO_Init();
 132:Core/Src/main.c ****   MX_DMA_Init();
 133:Core/Src/main.c ****   MX_USART1_UART_Init();
 134:Core/Src/main.c ****   MX_TIM4_Init();
 135:Core/Src/main.c ****   MX_TIM3_Init();
 136:Core/Src/main.c ****   MX_TIM5_Init();
 137:Core/Src/main.c ****   MX_TIM2_Init();
 138:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   #ifdef ENABLE_PID
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   PID_MotorInit(&str_right_motor, &str_right_pid, GPIOB, GPIO_PIN_6 , GPIO_PIN_7, 100.0f, 10.0f, &(
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 4


 144:Core/Src/main.c ****   PID_MotorInit(&str_left_motor, &str_left_pid, GPIOA, GPIO_PIN_6 , GPIO_PIN_7, 100.0f, 10.0f, &(TI
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   // Start Timer4 for PWM function on channel 3 and channel 4
 147:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 148:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   // Reset PWM Duty Cycle to zero on TIM 4 output channel 3 and channel 4
 151:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 152:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 153:Core/Src/main.c ****   
 154:Core/Src/main.c ****   // Start Timer3 for RIGHT Encoder Interfacing.
 155:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 156:Core/Src/main.c ****   // Start Timer2 for LEFT Encoder Interfacing.
 157:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   // Start Timer5 for sampling loop interrupt
 160:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim5);
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   #endif
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END 2 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* Infinite loop */
 167:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 168:Core/Src/main.c ****   while (1)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     /* USER CODE END WHILE */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 173:Core/Src/main.c ****     TIM4->CCR4 = left_set_speed;
 174:Core/Src/main.c ****     HAL_Delay(100);
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   /* USER CODE END 3 */
 177:Core/Src/main.c **** }
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /**
 180:Core/Src/main.c ****   * @brief System Clock Configuration
 181:Core/Src/main.c ****   * @retval None
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c **** void SystemClock_Config(void)
 184:Core/Src/main.c **** {
 185:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 186:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 191:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 192:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 193:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 196:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 5


 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 203:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 204:Core/Src/main.c ****   {
 205:Core/Src/main.c ****     Error_Handler();
 206:Core/Src/main.c ****   }
 207:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 210:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 212:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 214:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 217:Core/Src/main.c ****   {
 218:Core/Src/main.c ****     Error_Handler();
 219:Core/Src/main.c ****   }
 220:Core/Src/main.c **** }
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 226:Core/Src/main.c **** {
  30              		.loc 1 226 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 227:Core/Src/main.c ****   if (htim == &htim5)
  34              		.loc 1 227 3 view .LVU1
  35              		.loc 1 227 6 is_stmt 0 view .LVU2
  36 0000 0F4B     		ldr	r3, .L8
  37 0002 8342     		cmp	r3, r0
  38 0004 00D0     		beq	.L7
  39 0006 7047     		bx	lr
  40              	.L7:
 226:Core/Src/main.c ****   if (htim == &htim5)
  41              		.loc 1 226 1 view .LVU3
  42 0008 10B5     		push	{r4, lr}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  45              		.cfi_offset 4, -8
  46              		.cfi_offset 14, -4
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     #ifdef TEST_HARDWARE
 230:Core/Src/main.c ****     // Do sampling and calculate stuff
 231:Core/Src/main.c ****     cnt++;
 232:Core/Src/main.c ****     if (cnt == 100)
 233:Core/Src/main.c ****     {
 234:Core/Src/main.c ****         
 235:Core/Src/main.c ****         enc_cnt = TIM3->CNT;
 236:Core/Src/main.c ****         HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 237:Core/Src/main.c ****         if (enc_cnt!=last_enc_cnt)
 238:Core/Src/main.c ****         {
 239:Core/Src/main.c ****           sprintf((char *)period, "-> %d pulses/sec\n", (enc_cnt-last_enc_cnt));
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 6


 240:Core/Src/main.c ****           HAL_UART_Transmit_DMA(&huart1, period, sizeof(period));
 241:Core/Src/main.c ****         }
 242:Core/Src/main.c ****         cnt = 0;
 243:Core/Src/main.c ****         last_enc_cnt = enc_cnt;
 244:Core/Src/main.c ****         
 245:Core/Src/main.c ****     }
 246:Core/Src/main.c ****     #endif
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****     #ifdef ENABLE_RIGHT_MOTOR
 249:Core/Src/main.c ****     /* =================
 250:Core/Src/main.c ****     * MAIN PID CLOSE-LOOP SAMPLING AND COMPUTE
 251:Core/Src/main.c ****     *  =================== */
 252:Core/Src/main.c ****     // RIGHT MOTOR PI CONTROL 
 253:Core/Src/main.c ****     PID_PreProcess(&str_right_motor, right_set_speed);
  47              		.loc 1 253 5 is_stmt 1 view .LVU4
  48 000a 0E4C     		ldr	r4, .L8+4
  49 000c 0E4B     		ldr	r3, .L8+8
  50 000e 93ED000B 		vldr.64	d0, [r3]
  51 0012 2046     		mov	r0, r4
  52              	.LVL1:
  53              		.loc 1 253 5 is_stmt 0 view .LVU5
  54 0014 FFF7FEFF 		bl	PID_PreProcess
  55              	.LVL2:
 254:Core/Src/main.c ****     PID_ComputeOutput(&str_right_motor);
  56              		.loc 1 254 5 is_stmt 1 view .LVU6
  57 0018 2046     		mov	r0, r4
  58 001a FFF7FEFF 		bl	PID_ComputeOutput
  59              	.LVL3:
 255:Core/Src/main.c ****     PID_SetDuty(&str_right_motor );
  60              		.loc 1 255 5 view .LVU7
  61 001e 2046     		mov	r0, r4
  62 0020 FFF7FEFF 		bl	PID_SetDuty
  63              	.LVL4:
 256:Core/Src/main.c ****     PID_PreProcess(&str_left_motor, left_set_speed);
  64              		.loc 1 256 5 view .LVU8
  65 0024 094C     		ldr	r4, .L8+12
  66 0026 0A4B     		ldr	r3, .L8+16
  67 0028 93ED000B 		vldr.64	d0, [r3]
  68 002c 2046     		mov	r0, r4
  69 002e FFF7FEFF 		bl	PID_PreProcess
  70              	.LVL5:
 257:Core/Src/main.c ****     PID_ComputeOutput(&str_left_motor);
  71              		.loc 1 257 5 view .LVU9
  72 0032 2046     		mov	r0, r4
  73 0034 FFF7FEFF 		bl	PID_ComputeOutput
  74              	.LVL6:
 258:Core/Src/main.c ****     PID_SetDuty(&str_left_motor );
  75              		.loc 1 258 5 view .LVU10
  76 0038 2046     		mov	r0, r4
  77 003a FFF7FEFF 		bl	PID_SetDuty
  78              	.LVL7:
 259:Core/Src/main.c ****     #endif
 260:Core/Src/main.c ****   }
 261:Core/Src/main.c **** }
  79              		.loc 1 261 1 is_stmt 0 view .LVU11
  80 003e 10BD     		pop	{r4, pc}
  81              	.L9:
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 7


  82              		.align	2
  83              	.L8:
  84 0040 00000000 		.word	htim5
  85 0044 00000000 		.word	.LANCHOR1
  86 0048 00000000 		.word	.LANCHOR0
  87 004c 00000000 		.word	.LANCHOR3
  88 0050 00000000 		.word	.LANCHOR2
  89              		.cfi_endproc
  90              	.LFE135:
  92              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_UART_RxCpltCallback
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu fpv4-sp-d16
 100              	HAL_UART_RxCpltCallback:
 101              	.LVL8:
 102              	.LFB136:
 262:Core/Src/main.c **** 
 263:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 264:Core/Src/main.c **** {
 103              		.loc 1 264 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 264 1 is_stmt 0 view .LVU13
 108 0000 38B5     		push	{r3, r4, r5, lr}
 109              	.LCFI1:
 110              		.cfi_def_cfa_offset 16
 111              		.cfi_offset 3, -16
 112              		.cfi_offset 4, -12
 113              		.cfi_offset 5, -8
 114              		.cfi_offset 14, -4
 265:Core/Src/main.c ****     sprintf( (char *) MSG, (char *) rx_buffer, RX_BUFFER_SIZE);
 115              		.loc 1 265 5 is_stmt 1 view .LVU14
 116 0002 094D     		ldr	r5, .L12
 117 0004 0A22     		movs	r2, #10
 118 0006 2946     		mov	r1, r5
 119 0008 0848     		ldr	r0, .L12+4
 120              	.LVL9:
 121              		.loc 1 265 5 is_stmt 0 view .LVU15
 122 000a FFF7FEFF 		bl	sprintf
 123              	.LVL10:
 266:Core/Src/main.c ****     HAL_UART_Transmit_DMA(&huart1, tx_buffer, TX_BUFFER_SIZE);
 124              		.loc 1 266 5 is_stmt 1 view .LVU16
 125 000e 084C     		ldr	r4, .L12+8
 126 0010 0A22     		movs	r2, #10
 127 0012 0849     		ldr	r1, .L12+12
 128 0014 2046     		mov	r0, r4
 129 0016 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 130              	.LVL11:
 267:Core/Src/main.c ****     HAL_UART_Receive_DMA(&huart1, rx_buffer, RX_BUFFER_SIZE);
 131              		.loc 1 267 5 view .LVU17
 132 001a 0A22     		movs	r2, #10
 133 001c 2946     		mov	r1, r5
 134 001e 2046     		mov	r0, r4
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 8


 135 0020 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 136              	.LVL12:
 268:Core/Src/main.c **** }
 137              		.loc 1 268 1 is_stmt 0 view .LVU18
 138 0024 38BD     		pop	{r3, r4, r5, pc}
 139              	.L13:
 140 0026 00BF     		.align	2
 141              	.L12:
 142 0028 00000000 		.word	.LANCHOR4
 143 002c 00000000 		.word	.LANCHOR5
 144 0030 00000000 		.word	huart1
 145 0034 00000000 		.word	.LANCHOR6
 146              		.cfi_endproc
 147              	.LFE136:
 149              		.section	.text.dma_rx_cplt,"ax",%progbits
 150              		.align	1
 151              		.global	dma_rx_cplt
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu fpv4-sp-d16
 157              	dma_rx_cplt:
 158              	.LFB137:
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** void dma_rx_cplt()
 271:Core/Src/main.c **** {
 159              		.loc 1 271 1 is_stmt 1 view -0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 0
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163              		@ link register save eliminated.
 272:Core/Src/main.c ****     __NOP();
 164              		.loc 1 272 5 view .LVU20
 165              		.syntax unified
 166              	@ 272 "Core/Src/main.c" 1
 167 0000 00BF     		nop
 168              	@ 0 "" 2
 273:Core/Src/main.c **** }
 169              		.loc 1 273 1 is_stmt 0 view .LVU21
 170              		.thumb
 171              		.syntax unified
 172 0002 7047     		bx	lr
 173              		.cfi_endproc
 174              	.LFE137:
 176              		.section	.text.dma_rx_half_cplt,"ax",%progbits
 177              		.align	1
 178              		.global	dma_rx_half_cplt
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 182              		.fpu fpv4-sp-d16
 184              	dma_rx_half_cplt:
 185              	.LFB138:
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** void dma_rx_half_cplt()
 276:Core/Src/main.c **** {
 186              		.loc 1 276 1 is_stmt 1 view -0
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 9


 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 277:Core/Src/main.c ****     __NOP();
 191              		.loc 1 277 5 view .LVU23
 192              		.syntax unified
 193              	@ 277 "Core/Src/main.c" 1
 194 0000 00BF     		nop
 195              	@ 0 "" 2
 278:Core/Src/main.c **** }
 196              		.loc 1 278 1 is_stmt 0 view .LVU24
 197              		.thumb
 198              		.syntax unified
 199 0002 7047     		bx	lr
 200              		.cfi_endproc
 201              	.LFE138:
 203              		.section	.text.Error_Handler,"ax",%progbits
 204              		.align	1
 205              		.global	Error_Handler
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 209              		.fpu fpv4-sp-d16
 211              	Error_Handler:
 212              	.LFB139:
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /* USER CODE END 4 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** /**
 283:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** void Error_Handler(void)
 287:Core/Src/main.c **** {
 213              		.loc 1 287 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ Volatile: function does not return.
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 288:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 289:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 290:Core/Src/main.c ****   __disable_irq();
 219              		.loc 1 290 3 view .LVU26
 220              	.LBB4:
 221              	.LBI4:
 222              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 10


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 11


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 12


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 223              		.loc 2 140 27 view .LVU27
 224              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 225              		.loc 2 142 3 view .LVU28
 226              		.syntax unified
 227              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 228 0000 72B6     		cpsid i
 229              	@ 0 "" 2
 230              		.thumb
 231              		.syntax unified
 232              	.L17:
 233              	.LBE5:
 234              	.LBE4:
 291:Core/Src/main.c ****   while (1)
 235              		.loc 1 291 3 discriminator 1 view .LVU29
 292:Core/Src/main.c ****   {
 293:Core/Src/main.c ****   }
 236              		.loc 1 293 3 discriminator 1 view .LVU30
 291:Core/Src/main.c ****   while (1)
 237              		.loc 1 291 9 discriminator 1 view .LVU31
 238 0002 FEE7     		b	.L17
 239              		.cfi_endproc
 240              	.LFE139:
 242              		.section	.text.SystemClock_Config,"ax",%progbits
 243              		.align	1
 244              		.global	SystemClock_Config
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 248              		.fpu fpv4-sp-d16
 250              	SystemClock_Config:
 251              	.LFB134:
 184:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 252              		.loc 1 184 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 80
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256 0000 00B5     		push	{lr}
 257              	.LCFI2:
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 13


 258              		.cfi_def_cfa_offset 4
 259              		.cfi_offset 14, -4
 260 0002 95B0     		sub	sp, sp, #84
 261              	.LCFI3:
 262              		.cfi_def_cfa_offset 88
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 263              		.loc 1 185 3 view .LVU33
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 264              		.loc 1 185 22 is_stmt 0 view .LVU34
 265 0004 3022     		movs	r2, #48
 266 0006 0021     		movs	r1, #0
 267 0008 08A8     		add	r0, sp, #32
 268 000a FFF7FEFF 		bl	memset
 269              	.LVL13:
 186:Core/Src/main.c **** 
 270              		.loc 1 186 3 is_stmt 1 view .LVU35
 186:Core/Src/main.c **** 
 271              		.loc 1 186 22 is_stmt 0 view .LVU36
 272 000e 0023     		movs	r3, #0
 273 0010 0393     		str	r3, [sp, #12]
 274 0012 0493     		str	r3, [sp, #16]
 275 0014 0593     		str	r3, [sp, #20]
 276 0016 0693     		str	r3, [sp, #24]
 277 0018 0793     		str	r3, [sp, #28]
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 278              		.loc 1 190 3 is_stmt 1 view .LVU37
 279              	.LBB6:
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 280              		.loc 1 190 3 view .LVU38
 281 001a 0193     		str	r3, [sp, #4]
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 282              		.loc 1 190 3 view .LVU39
 283 001c 204A     		ldr	r2, .L24
 284 001e 116C     		ldr	r1, [r2, #64]
 285 0020 41F08051 		orr	r1, r1, #268435456
 286 0024 1164     		str	r1, [r2, #64]
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 287              		.loc 1 190 3 view .LVU40
 288 0026 126C     		ldr	r2, [r2, #64]
 289 0028 02F08052 		and	r2, r2, #268435456
 290 002c 0192     		str	r2, [sp, #4]
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 291              		.loc 1 190 3 view .LVU41
 292 002e 019A     		ldr	r2, [sp, #4]
 293              	.LBE6:
 190:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 294              		.loc 1 190 3 view .LVU42
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 295              		.loc 1 191 3 view .LVU43
 296              	.LBB7:
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 297              		.loc 1 191 3 view .LVU44
 298 0030 0293     		str	r3, [sp, #8]
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 299              		.loc 1 191 3 view .LVU45
 300 0032 1C4B     		ldr	r3, .L24+4
 301 0034 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 14


 302 0036 42F48042 		orr	r2, r2, #16384
 303 003a 1A60     		str	r2, [r3]
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 304              		.loc 1 191 3 view .LVU46
 305 003c 1B68     		ldr	r3, [r3]
 306 003e 03F48043 		and	r3, r3, #16384
 307 0042 0293     		str	r3, [sp, #8]
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 308              		.loc 1 191 3 view .LVU47
 309 0044 029B     		ldr	r3, [sp, #8]
 310              	.LBE7:
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 311              		.loc 1 191 3 view .LVU48
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 312              		.loc 1 195 3 view .LVU49
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 313              		.loc 1 195 36 is_stmt 0 view .LVU50
 314 0046 0123     		movs	r3, #1
 315 0048 0893     		str	r3, [sp, #32]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 316              		.loc 1 196 3 is_stmt 1 view .LVU51
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 317              		.loc 1 196 30 is_stmt 0 view .LVU52
 318 004a 4FF48033 		mov	r3, #65536
 319 004e 0993     		str	r3, [sp, #36]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 320              		.loc 1 197 3 is_stmt 1 view .LVU53
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 321              		.loc 1 197 34 is_stmt 0 view .LVU54
 322 0050 0222     		movs	r2, #2
 323 0052 0E92     		str	r2, [sp, #56]
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 324              		.loc 1 198 3 is_stmt 1 view .LVU55
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 325              		.loc 1 198 35 is_stmt 0 view .LVU56
 326 0054 4FF48003 		mov	r3, #4194304
 327 0058 0F93     		str	r3, [sp, #60]
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 328              		.loc 1 199 3 is_stmt 1 view .LVU57
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 329              		.loc 1 199 30 is_stmt 0 view .LVU58
 330 005a 0423     		movs	r3, #4
 331 005c 1093     		str	r3, [sp, #64]
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 332              		.loc 1 200 3 is_stmt 1 view .LVU59
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 333              		.loc 1 200 30 is_stmt 0 view .LVU60
 334 005e A821     		movs	r1, #168
 335 0060 1191     		str	r1, [sp, #68]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 336              		.loc 1 201 3 is_stmt 1 view .LVU61
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 337              		.loc 1 201 30 is_stmt 0 view .LVU62
 338 0062 1292     		str	r2, [sp, #72]
 202:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 339              		.loc 1 202 3 is_stmt 1 view .LVU63
 202:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 15


 340              		.loc 1 202 30 is_stmt 0 view .LVU64
 341 0064 1393     		str	r3, [sp, #76]
 203:Core/Src/main.c ****   {
 342              		.loc 1 203 3 is_stmt 1 view .LVU65
 203:Core/Src/main.c ****   {
 343              		.loc 1 203 7 is_stmt 0 view .LVU66
 344 0066 08A8     		add	r0, sp, #32
 345 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 346              	.LVL14:
 203:Core/Src/main.c ****   {
 347              		.loc 1 203 6 view .LVU67
 348 006c 98B9     		cbnz	r0, .L22
 209:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 349              		.loc 1 209 3 is_stmt 1 view .LVU68
 209:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 350              		.loc 1 209 31 is_stmt 0 view .LVU69
 351 006e 0F23     		movs	r3, #15
 352 0070 0393     		str	r3, [sp, #12]
 211:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 353              		.loc 1 211 3 is_stmt 1 view .LVU70
 211:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 354              		.loc 1 211 34 is_stmt 0 view .LVU71
 355 0072 0223     		movs	r3, #2
 356 0074 0493     		str	r3, [sp, #16]
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 357              		.loc 1 212 3 is_stmt 1 view .LVU72
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 358              		.loc 1 212 35 is_stmt 0 view .LVU73
 359 0076 0023     		movs	r3, #0
 360 0078 0593     		str	r3, [sp, #20]
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 361              		.loc 1 213 3 is_stmt 1 view .LVU74
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 362              		.loc 1 213 36 is_stmt 0 view .LVU75
 363 007a 4FF4A053 		mov	r3, #5120
 364 007e 0693     		str	r3, [sp, #24]
 214:Core/Src/main.c **** 
 365              		.loc 1 214 3 is_stmt 1 view .LVU76
 214:Core/Src/main.c **** 
 366              		.loc 1 214 36 is_stmt 0 view .LVU77
 367 0080 4FF48053 		mov	r3, #4096
 368 0084 0793     		str	r3, [sp, #28]
 216:Core/Src/main.c ****   {
 369              		.loc 1 216 3 is_stmt 1 view .LVU78
 216:Core/Src/main.c ****   {
 370              		.loc 1 216 7 is_stmt 0 view .LVU79
 371 0086 0521     		movs	r1, #5
 372 0088 03A8     		add	r0, sp, #12
 373 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 374              	.LVL15:
 216:Core/Src/main.c ****   {
 375              		.loc 1 216 6 view .LVU80
 376 008e 20B9     		cbnz	r0, .L23
 220:Core/Src/main.c **** 
 377              		.loc 1 220 1 view .LVU81
 378 0090 15B0     		add	sp, sp, #84
 379              	.LCFI4:
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 16


 380              		.cfi_remember_state
 381              		.cfi_def_cfa_offset 4
 382              		@ sp needed
 383 0092 5DF804FB 		ldr	pc, [sp], #4
 384              	.L22:
 385              	.LCFI5:
 386              		.cfi_restore_state
 205:Core/Src/main.c ****   }
 387              		.loc 1 205 5 is_stmt 1 view .LVU82
 388 0096 FFF7FEFF 		bl	Error_Handler
 389              	.LVL16:
 390              	.L23:
 218:Core/Src/main.c ****   }
 391              		.loc 1 218 5 view .LVU83
 392 009a FFF7FEFF 		bl	Error_Handler
 393              	.LVL17:
 394              	.L25:
 395 009e 00BF     		.align	2
 396              	.L24:
 397 00a0 00380240 		.word	1073887232
 398 00a4 00700040 		.word	1073770496
 399              		.cfi_endproc
 400              	.LFE134:
 402              		.global	__aeabi_d2uiz
 403              		.section	.text.main,"ax",%progbits
 404              		.align	1
 405              		.global	main
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 409              		.fpu fpv4-sp-d16
 411              	main:
 412              	.LFB133:
 109:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 413              		.loc 1 109 1 view -0
 414              		.cfi_startproc
 415              		@ Volatile: function does not return.
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418 0000 00B5     		push	{lr}
 419              	.LCFI6:
 420              		.cfi_def_cfa_offset 4
 421              		.cfi_offset 14, -4
 422 0002 85B0     		sub	sp, sp, #20
 423              	.LCFI7:
 424              		.cfi_def_cfa_offset 24
 117:Core/Src/main.c **** 
 425              		.loc 1 117 3 view .LVU85
 426 0004 FFF7FEFF 		bl	HAL_Init
 427              	.LVL18:
 124:Core/Src/main.c **** 
 428              		.loc 1 124 3 view .LVU86
 429 0008 FFF7FEFF 		bl	SystemClock_Config
 430              	.LVL19:
 131:Core/Src/main.c ****   MX_DMA_Init();
 431              		.loc 1 131 3 view .LVU87
 432 000c FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 17


 433              	.LVL20:
 132:Core/Src/main.c ****   MX_USART1_UART_Init();
 434              		.loc 1 132 3 view .LVU88
 435 0010 FFF7FEFF 		bl	MX_DMA_Init
 436              	.LVL21:
 133:Core/Src/main.c ****   MX_TIM4_Init();
 437              		.loc 1 133 3 view .LVU89
 438 0014 FFF7FEFF 		bl	MX_USART1_UART_Init
 439              	.LVL22:
 134:Core/Src/main.c ****   MX_TIM3_Init();
 440              		.loc 1 134 3 view .LVU90
 441 0018 FFF7FEFF 		bl	MX_TIM4_Init
 442              	.LVL23:
 135:Core/Src/main.c ****   MX_TIM5_Init();
 443              		.loc 1 135 3 view .LVU91
 444 001c FFF7FEFF 		bl	MX_TIM3_Init
 445              	.LVL24:
 136:Core/Src/main.c ****   MX_TIM2_Init();
 446              		.loc 1 136 3 view .LVU92
 447 0020 FFF7FEFF 		bl	MX_TIM5_Init
 448              	.LVL25:
 137:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 449              		.loc 1 137 3 view .LVU93
 450 0024 FFF7FEFF 		bl	MX_TIM2_Init
 451              	.LVL26:
 143:Core/Src/main.c ****   PID_MotorInit(&str_left_motor, &str_left_pid, GPIOA, GPIO_PIN_6 , GPIO_PIN_7, 100.0f, 10.0f, &(TI
 452              		.loc 1 143 3 view .LVU94
 453 0028 9FED299B 		vldr.64	d9, .L29
 454 002c 9FED2A8B 		vldr.64	d8, .L29+8
 455 0030 2B4B     		ldr	r3, .L29+16
 456 0032 0393     		str	r3, [sp, #12]
 457 0034 2B4B     		ldr	r3, .L29+20
 458 0036 0293     		str	r3, [sp, #8]
 459 0038 A3F58363 		sub	r3, r3, #1048
 460 003c 0193     		str	r3, [sp, #4]
 461 003e 8024     		movs	r4, #128
 462 0040 0094     		str	r4, [sp]
 463 0042 B0EE491A 		vmov.f32	s2, s18
 464 0046 F0EE691A 		vmov.f32	s3, s19
 465 004a B0EE480A 		vmov.f32	s0, s16
 466 004e F0EE680A 		vmov.f32	s1, s17
 467 0052 4023     		movs	r3, #64
 468 0054 244A     		ldr	r2, .L29+24
 469 0056 2549     		ldr	r1, .L29+28
 470 0058 2548     		ldr	r0, .L29+32
 471 005a FFF7FEFF 		bl	PID_MotorInit
 472              	.LVL27:
 144:Core/Src/main.c **** 
 473              		.loc 1 144 3 view .LVU95
 474 005e 254B     		ldr	r3, .L29+36
 475 0060 0393     		str	r3, [sp, #12]
 476 0062 254B     		ldr	r3, .L29+40
 477 0064 0293     		str	r3, [sp, #8]
 478 0066 A3F61C03 		subw	r3, r3, #2076
 479 006a 0193     		str	r3, [sp, #4]
 480 006c 0094     		str	r4, [sp]
 481 006e B0EE491A 		vmov.f32	s2, s18
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 18


 482 0072 F0EE691A 		vmov.f32	s3, s19
 483 0076 B0EE480A 		vmov.f32	s0, s16
 484 007a F0EE680A 		vmov.f32	s1, s17
 485 007e 4023     		movs	r3, #64
 486 0080 1E4A     		ldr	r2, .L29+44
 487 0082 1F49     		ldr	r1, .L29+48
 488 0084 1F48     		ldr	r0, .L29+52
 489 0086 FFF7FEFF 		bl	PID_MotorInit
 490              	.LVL28:
 147:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 491              		.loc 1 147 3 view .LVU96
 492 008a 1F4C     		ldr	r4, .L29+56
 493 008c 0821     		movs	r1, #8
 494 008e 2046     		mov	r0, r4
 495 0090 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 496              	.LVL29:
 148:Core/Src/main.c **** 
 497              		.loc 1 148 3 view .LVU97
 498 0094 0C21     		movs	r1, #12
 499 0096 2046     		mov	r0, r4
 500 0098 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 501              	.LVL30:
 151:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 502              		.loc 1 151 3 view .LVU98
 503 009c 2368     		ldr	r3, [r4]
 504 009e 0022     		movs	r2, #0
 505 00a0 DA63     		str	r2, [r3, #60]
 152:Core/Src/main.c ****   
 506              		.loc 1 152 3 view .LVU99
 507 00a2 1A64     		str	r2, [r3, #64]
 155:Core/Src/main.c ****   // Start Timer2 for LEFT Encoder Interfacing.
 508              		.loc 1 155 3 view .LVU100
 509 00a4 3C21     		movs	r1, #60
 510 00a6 1948     		ldr	r0, .L29+60
 511 00a8 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 512              	.LVL31:
 157:Core/Src/main.c **** 
 513              		.loc 1 157 3 view .LVU101
 514 00ac 3C21     		movs	r1, #60
 515 00ae 1848     		ldr	r0, .L29+64
 516 00b0 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 517              	.LVL32:
 160:Core/Src/main.c **** 
 518              		.loc 1 160 3 view .LVU102
 519 00b4 1748     		ldr	r0, .L29+68
 520 00b6 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 521              	.LVL33:
 522              	.L27:
 168:Core/Src/main.c ****   {
 523              		.loc 1 168 3 discriminator 1 view .LVU103
 173:Core/Src/main.c ****     HAL_Delay(100);
 524              		.loc 1 173 5 discriminator 1 view .LVU104
 173:Core/Src/main.c ****     HAL_Delay(100);
 525              		.loc 1 173 16 is_stmt 0 discriminator 1 view .LVU105
 526 00ba 174B     		ldr	r3, .L29+72
 527 00bc D3E90001 		ldrd	r0, [r3]
 528 00c0 FFF7FEFF 		bl	__aeabi_d2uiz
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 19


 529              	.LVL34:
 530 00c4 154B     		ldr	r3, .L29+76
 531 00c6 1864     		str	r0, [r3, #64]
 174:Core/Src/main.c ****   }
 532              		.loc 1 174 5 is_stmt 1 discriminator 1 view .LVU106
 533 00c8 6420     		movs	r0, #100
 534 00ca FFF7FEFF 		bl	HAL_Delay
 535              	.LVL35:
 168:Core/Src/main.c ****   {
 536              		.loc 1 168 9 discriminator 1 view .LVU107
 537 00ce F4E7     		b	.L27
 538              	.L30:
 539              		.align	3
 540              	.L29:
 541 00d0 00000000 		.word	0
 542 00d4 00002440 		.word	1076101120
 543 00d8 00000000 		.word	0
 544 00dc 00005940 		.word	1079574528
 545 00e0 00000000 		.word	.LANCHOR8
 546 00e4 3C080040 		.word	1073743932
 547 00e8 00040240 		.word	1073873920
 548 00ec 00000000 		.word	.LANCHOR7
 549 00f0 00000000 		.word	.LANCHOR1
 550 00f4 00000000 		.word	.LANCHOR10
 551 00f8 40080040 		.word	1073743936
 552 00fc 00000240 		.word	1073872896
 553 0100 00000000 		.word	.LANCHOR9
 554 0104 00000000 		.word	.LANCHOR3
 555 0108 00000000 		.word	htim4
 556 010c 00000000 		.word	htim3
 557 0110 00000000 		.word	htim2
 558 0114 00000000 		.word	htim5
 559 0118 00000000 		.word	.LANCHOR2
 560 011c 00080040 		.word	1073743872
 561              		.cfi_endproc
 562              	.LFE133:
 564              		.global	str_left_pid
 565              		.global	str_left_motor
 566              		.global	str_right_pid
 567              		.global	str_right_motor
 568              		.global	left_pid_params
 569              		.global	right_pid_params
 570              		.global	left_set_speed
 571              		.global	right_set_speed
 572              		.global	RIGHT_ENCODER_ADDR
 573              		.global	RIGHT_DUTY_ADDR
 574              		.global	d_tick
 575              		.global	last_tick
 576              		.global	tick
 577              		.global	last_d_measure
 578              		.global	d_measure
 579              		.global	last_enc_cnt
 580              		.global	enc_cnt
 581              		.global	last_cnt
 582              		.global	cnt
 583              		.global	tx_buffer
 584              		.global	rx_buffer
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 20


 585              		.global	encoder_f
 586              		.global	period
 587              		.global	MSG
 588              		.section	.bss.cnt,"aw",%nobits
 589              		.align	1
 592              	cnt:
 593 0000 0000     		.space	2
 594              		.section	.bss.d_measure,"aw",%nobits
 595              		.align	3
 598              	d_measure:
 599 0000 00000000 		.space	8
 599      00000000 
 600              		.section	.bss.d_tick,"aw",%nobits
 601              		.align	2
 604              	d_tick:
 605 0000 00000000 		.space	4
 606              		.section	.bss.enc_cnt,"aw",%nobits
 607              		.align	3
 610              	enc_cnt:
 611 0000 00000000 		.space	8
 611      00000000 
 612              		.section	.bss.last_cnt,"aw",%nobits
 613              		.align	1
 616              	last_cnt:
 617 0000 0000     		.space	2
 618              		.section	.bss.last_d_measure,"aw",%nobits
 619              		.align	3
 622              	last_d_measure:
 623 0000 00000000 		.space	8
 623      00000000 
 624              		.section	.bss.last_enc_cnt,"aw",%nobits
 625              		.align	3
 628              	last_enc_cnt:
 629 0000 00000000 		.space	8
 629      00000000 
 630              		.section	.bss.last_tick,"aw",%nobits
 631              		.align	2
 634              	last_tick:
 635 0000 00000000 		.space	4
 636              		.section	.bss.left_pid_params,"aw",%nobits
 637              		.align	3
 638              		.set	.LANCHOR10,. + 0
 641              	left_pid_params:
 642 0000 00000000 		.space	24
 642      00000000 
 642      00000000 
 642      00000000 
 642      00000000 
 643              		.section	.bss.left_set_speed,"aw",%nobits
 644              		.align	3
 645              		.set	.LANCHOR2,. + 0
 648              	left_set_speed:
 649 0000 00000000 		.space	8
 649      00000000 
 650              		.section	.bss.right_set_speed,"aw",%nobits
 651              		.align	3
 652              		.set	.LANCHOR0,. + 0
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 21


 655              	right_set_speed:
 656 0000 00000000 		.space	8
 656      00000000 
 657              		.section	.bss.rx_buffer,"aw",%nobits
 658              		.align	2
 659              		.set	.LANCHOR4,. + 0
 662              	rx_buffer:
 663 0000 00000000 		.space	10
 663      00000000 
 663      0000
 664              		.section	.bss.str_left_motor,"aw",%nobits
 665              		.align	3
 666              		.set	.LANCHOR3,. + 0
 669              	str_left_motor:
 670 0000 00000000 		.space	64
 670      00000000 
 670      00000000 
 670      00000000 
 670      00000000 
 671              		.section	.bss.str_left_pid,"aw",%nobits
 672              		.align	3
 673              		.set	.LANCHOR9,. + 0
 676              	str_left_pid:
 677 0000 00000000 		.space	64
 677      00000000 
 677      00000000 
 677      00000000 
 677      00000000 
 678              		.section	.bss.str_right_motor,"aw",%nobits
 679              		.align	3
 680              		.set	.LANCHOR1,. + 0
 683              	str_right_motor:
 684 0000 00000000 		.space	64
 684      00000000 
 684      00000000 
 684      00000000 
 684      00000000 
 685              		.section	.bss.str_right_pid,"aw",%nobits
 686              		.align	3
 687              		.set	.LANCHOR7,. + 0
 690              	str_right_pid:
 691 0000 00000000 		.space	64
 691      00000000 
 691      00000000 
 691      00000000 
 691      00000000 
 692              		.section	.bss.tick,"aw",%nobits
 693              		.align	2
 696              	tick:
 697 0000 00000000 		.space	4
 698              		.section	.bss.tx_buffer,"aw",%nobits
 699              		.align	2
 700              		.set	.LANCHOR6,. + 0
 703              	tx_buffer:
 704 0000 00000000 		.space	10
 704      00000000 
 704      0000
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 22


 705              		.section	.data.MSG,"aw"
 706              		.align	2
 707              		.set	.LANCHOR5,. + 0
 710              	MSG:
 711 0000 496E6974 		.ascii	"Init\000"
 711      00
 712 0005 00000000 		.space	45
 712      00000000 
 712      00000000 
 712      00000000 
 712      00000000 
 713              		.section	.data.RIGHT_DUTY_ADDR,"aw"
 714              		.align	2
 717              	RIGHT_DUTY_ADDR:
 718 0000 3C080040 		.word	1073743932
 719              		.section	.data.RIGHT_ENCODER_ADDR,"aw"
 720              		.align	2
 723              	RIGHT_ENCODER_ADDR:
 724 0000 24040040 		.word	1073742884
 725              		.section	.data.encoder_f,"aw"
 726              		.align	2
 729              	encoder_f:
 730 0000 0A00     		.ascii	"\012\000"
 731 0002 00000000 		.space	18
 731      00000000 
 731      00000000 
 731      00000000 
 731      0000
 732              		.section	.data.period,"aw"
 733              		.align	2
 736              	period:
 737 0000 0A00     		.ascii	"\012\000"
 738 0002 00000000 		.space	198
 738      00000000 
 738      00000000 
 738      00000000 
 738      00000000 
 739              		.section	.data.right_pid_params,"aw"
 740              		.align	3
 741              		.set	.LANCHOR8,. + 0
 744              	right_pid_params:
 745 0000 00000000 		.word	0
 746 0004 00000040 		.word	1073741824
 747 0008 00000040 		.word	1073741824
 748 000c 3333C33F 		.word	1069757235
 749 0010 00000000 		.word	0
 750 0014 00000000 		.word	0
 751              		.text
 752              	.Letext0:
 753              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 754              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 755              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 756              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 757              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 758              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 759              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 760              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 23


 761              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 762              		.file 12 "Core/Inc/tim.h"
 763              		.file 13 "Core/Inc/usart.h"
 764              		.file 14 "Core/Inc/PID.h"
 765              		.file 15 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\in
 766              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 767              		.file 17 "Core/Inc/gpio.h"
 768              		.file 18 "Core/Inc/dma.h"
 769              		.file 19 "<built-in>"
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:18     .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:26     .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:84     .text.HAL_TIM_PeriodElapsedCallback:00000040 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:93     .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:100    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:142    .text.HAL_UART_RxCpltCallback:00000028 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:150    .text.dma_rx_cplt:00000000 $t
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:157    .text.dma_rx_cplt:00000000 dma_rx_cplt
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:177    .text.dma_rx_half_cplt:00000000 $t
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:184    .text.dma_rx_half_cplt:00000000 dma_rx_half_cplt
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:204    .text.Error_Handler:00000000 $t
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:211    .text.Error_Handler:00000000 Error_Handler
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:243    .text.SystemClock_Config:00000000 $t
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:250    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:397    .text.SystemClock_Config:000000a0 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:404    .text.main:00000000 $t
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:411    .text.main:00000000 main
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:541    .text.main:000000d0 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:676    .bss.str_left_pid:00000000 str_left_pid
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:669    .bss.str_left_motor:00000000 str_left_motor
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:690    .bss.str_right_pid:00000000 str_right_pid
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:683    .bss.str_right_motor:00000000 str_right_motor
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:641    .bss.left_pid_params:00000000 left_pid_params
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:744    .data.right_pid_params:00000000 right_pid_params
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:648    .bss.left_set_speed:00000000 left_set_speed
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:655    .bss.right_set_speed:00000000 right_set_speed
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:723    .data.RIGHT_ENCODER_ADDR:00000000 RIGHT_ENCODER_ADDR
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:717    .data.RIGHT_DUTY_ADDR:00000000 RIGHT_DUTY_ADDR
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:604    .bss.d_tick:00000000 d_tick
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:634    .bss.last_tick:00000000 last_tick
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:696    .bss.tick:00000000 tick
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:622    .bss.last_d_measure:00000000 last_d_measure
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:598    .bss.d_measure:00000000 d_measure
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:628    .bss.last_enc_cnt:00000000 last_enc_cnt
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:610    .bss.enc_cnt:00000000 enc_cnt
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:616    .bss.last_cnt:00000000 last_cnt
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:592    .bss.cnt:00000000 cnt
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:703    .bss.tx_buffer:00000000 tx_buffer
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:662    .bss.rx_buffer:00000000 rx_buffer
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:729    .data.encoder_f:00000000 encoder_f
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:736    .data.period:00000000 period
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:710    .data.MSG:00000000 MSG
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:589    .bss.cnt:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:595    .bss.d_measure:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:601    .bss.d_tick:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:607    .bss.enc_cnt:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:613    .bss.last_cnt:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:619    .bss.last_d_measure:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:625    .bss.last_enc_cnt:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:631    .bss.last_tick:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:637    .bss.left_pid_params:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:644    .bss.left_set_speed:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:651    .bss.right_set_speed:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:658    .bss.rx_buffer:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:665    .bss.str_left_motor:00000000 $d
ARM GAS  C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s 			page 25


C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:672    .bss.str_left_pid:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:679    .bss.str_right_motor:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:686    .bss.str_right_pid:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:693    .bss.tick:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:699    .bss.tx_buffer:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:706    .data.MSG:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:714    .data.RIGHT_DUTY_ADDR:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:720    .data.RIGHT_ENCODER_ADDR:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:726    .data.encoder_f:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:733    .data.period:00000000 $d
C:\Users\Duy_Linh\AppData\Local\Temp\ccWD7r8K.s:740    .data.right_pid_params:00000000 $d

UNDEFINED SYMBOLS
PID_PreProcess
PID_ComputeOutput
PID_SetDuty
htim5
sprintf
HAL_UART_Transmit_DMA
HAL_UART_Receive_DMA
huart1
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_d2uiz
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_TIM4_Init
MX_TIM3_Init
MX_TIM5_Init
MX_TIM2_Init
PID_MotorInit
HAL_TIM_PWM_Start
HAL_TIM_Encoder_Start
HAL_TIM_Base_Start_IT
HAL_Delay
htim4
htim3
htim2
