vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw5_1/D_FF.v
source_file = 1, C:/verilogDesign/hw5_1/Waveform.vwf
source_file = 1, C:/verilogDesign/hw5_1/db/D_FF.cbx.xml
design_name = D_FF
instance = comp, \Q~output , Q~output, D_FF, 1
instance = comp, \CLK~input , CLK~input, D_FF, 1
instance = comp, \D~input , D~input, D_FF, 1
instance = comp, \Q~reg0 , Q~reg0, D_FF, 1
