<profile>

<section name = "Vitis HLS Report for 'framebuffer_copy'" level="0">
<item name = "Date">Sun May 16 17:14:35 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">framebuffer_copy</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 10.166 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">29, 314094, 0.295 us, 3.193 ms, 30, 314095, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="dataflow_in_loop_height_loop_U0">dataflow_in_loop_height_loop, 26, 1304, 0.264 us, 13.256 us, 14, 653, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- height_loop">28, 314093, 29 ~ 1307, -, -, 1 ~ 480, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 444, 108, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 0, 2679, 2626, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 64, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 290, 488, 0</column>
<column name="cp_m_axi_U">cp_m_axi, 2, 0, 512, 580, 0</column>
<column name="dataflow_in_loop_height_loop_U0">dataflow_in_loop_height_loop, 4, 0, 1365, 978, 0</column>
<column name="up_m_axi_U">up_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="loop_dataflow_input_count">+, 0, 148, 36, 32, 1</column>
<column name="loop_dataflow_output_count">+, 0, 148, 36, 32, 1</column>
<column name="bound_minus_1">-, 0, 148, 36, 32, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="loop_dataflow_input_count">9, 2, 32, 64</column>
<column name="loop_dataflow_output_count">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="loop_dataflow_input_count">32, 0, 32, 0</column>
<column name="loop_dataflow_output_count">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, framebuffer_copy, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, framebuffer_copy, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, framebuffer_copy, return value</column>
<column name="m_axi_cp_AWVALID">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWREADY">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWADDR">out, 64, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWID">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWLEN">out, 8, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWSIZE">out, 3, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWBURST">out, 2, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWLOCK">out, 2, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWCACHE">out, 4, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWPROT">out, 3, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWQOS">out, 4, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWREGION">out, 4, m_axi, cp, pointer</column>
<column name="m_axi_cp_AWUSER">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_WVALID">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_WREADY">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_WDATA">out, 32, m_axi, cp, pointer</column>
<column name="m_axi_cp_WSTRB">out, 4, m_axi, cp, pointer</column>
<column name="m_axi_cp_WLAST">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_WID">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_WUSER">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARVALID">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARREADY">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARADDR">out, 64, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARID">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARLEN">out, 8, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARSIZE">out, 3, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARBURST">out, 2, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARLOCK">out, 2, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARCACHE">out, 4, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARPROT">out, 3, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARQOS">out, 4, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARREGION">out, 4, m_axi, cp, pointer</column>
<column name="m_axi_cp_ARUSER">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_RVALID">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_RREADY">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_RDATA">in, 32, m_axi, cp, pointer</column>
<column name="m_axi_cp_RLAST">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_RID">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_RUSER">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_RRESP">in, 2, m_axi, cp, pointer</column>
<column name="m_axi_cp_BVALID">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_BREADY">out, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_BRESP">in, 2, m_axi, cp, pointer</column>
<column name="m_axi_cp_BID">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_cp_BUSER">in, 1, m_axi, cp, pointer</column>
<column name="m_axi_up_AWVALID">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_AWREADY">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_AWADDR">out, 64, m_axi, up, pointer</column>
<column name="m_axi_up_AWID">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_AWLEN">out, 8, m_axi, up, pointer</column>
<column name="m_axi_up_AWSIZE">out, 3, m_axi, up, pointer</column>
<column name="m_axi_up_AWBURST">out, 2, m_axi, up, pointer</column>
<column name="m_axi_up_AWLOCK">out, 2, m_axi, up, pointer</column>
<column name="m_axi_up_AWCACHE">out, 4, m_axi, up, pointer</column>
<column name="m_axi_up_AWPROT">out, 3, m_axi, up, pointer</column>
<column name="m_axi_up_AWQOS">out, 4, m_axi, up, pointer</column>
<column name="m_axi_up_AWREGION">out, 4, m_axi, up, pointer</column>
<column name="m_axi_up_AWUSER">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_WVALID">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_WREADY">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_WDATA">out, 32, m_axi, up, pointer</column>
<column name="m_axi_up_WSTRB">out, 4, m_axi, up, pointer</column>
<column name="m_axi_up_WLAST">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_WID">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_WUSER">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_ARVALID">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_ARREADY">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_ARADDR">out, 64, m_axi, up, pointer</column>
<column name="m_axi_up_ARID">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_ARLEN">out, 8, m_axi, up, pointer</column>
<column name="m_axi_up_ARSIZE">out, 3, m_axi, up, pointer</column>
<column name="m_axi_up_ARBURST">out, 2, m_axi, up, pointer</column>
<column name="m_axi_up_ARLOCK">out, 2, m_axi, up, pointer</column>
<column name="m_axi_up_ARCACHE">out, 4, m_axi, up, pointer</column>
<column name="m_axi_up_ARPROT">out, 3, m_axi, up, pointer</column>
<column name="m_axi_up_ARQOS">out, 4, m_axi, up, pointer</column>
<column name="m_axi_up_ARREGION">out, 4, m_axi, up, pointer</column>
<column name="m_axi_up_ARUSER">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_RVALID">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_RREADY">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_RDATA">in, 32, m_axi, up, pointer</column>
<column name="m_axi_up_RLAST">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_RID">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_RUSER">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_RRESP">in, 2, m_axi, up, pointer</column>
<column name="m_axi_up_BVALID">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_BREADY">out, 1, m_axi, up, pointer</column>
<column name="m_axi_up_BRESP">in, 2, m_axi, up, pointer</column>
<column name="m_axi_up_BID">in, 1, m_axi, up, pointer</column>
<column name="m_axi_up_BUSER">in, 1, m_axi, up, pointer</column>
</table>
</item>
</section>
</profile>
