#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 19:54:06 2025
# Process ID: 82748
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_2/project_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hieu/workspace/vhdl_pj_end/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 7470.344 ; gain = 79.918 ; free physical = 5186 ; free virtual = 8371
update_compile_order -fileset sources_1
close_project
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/hieu/tools/Vivado/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project project_3 /home/hieu/workspace/vhdl_pj_end/project_3 -part xczu7ev-ffvc1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
set_property board_part xilinx.com:zcu106:part0:2.6 [current_project]
add_files -norecurse {/home/hieu/workspace/vhdl_pj_end/Regn.vhd /home/hieu/workspace/vhdl_pj_end/Compute.vhd /home/hieu/workspace/vhdl_pj_end/Datapath.vhd /home/hieu/workspace/vhdl_pj_end/MyLib.vhd /home/hieu/workspace/vhdl_pj_end/Controller.vhd /home/hieu/workspace/vhdl_pj_end/Counter.vhd {/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd} /home/hieu/workspace/vhdl_pj_end/Memory.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Wed Jun 11 19:59:50 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Wed Jun 11 19:59:50 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7996.023 ; gain = 0.000 ; free physical = 3110 ; free virtual = 6833
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7996.023 ; gain = 0.000 ; free physical = 3021 ; free virtual = 6744
Restored from archive | CPU: 0.070000 secs | Memory: 0.861855 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7996.023 ; gain = 0.000 ; free physical = 3021 ; free virtual = 6744
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8312.914 ; gain = 0.000 ; free physical = 2650 ; free virtual = 6373
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 8683.082 ; gain = 1103.246 ; free physical = 2369 ; free virtual = 6096
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 9146.500 ; gain = 463.418 ; free physical = 1800 ; free virtual = 5527
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file mkdir /home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1
file mkdir /home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new
close [ open /home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new/c.xdc w ]
add_files -fileset constrs_1 /home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new/c.xdc
set_property target_constrs_file /home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new/c.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/hieu/workspace/vhdl_pj_end/tb.vhd
update_compile_order -fileset sim_1
set_property top tb_IntegralImage [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Compute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compute'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/MyLib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Regn'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/tb_IntegralImage_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 20:05:09 2025...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9773.512 ; gain = 0.000 ; free physical = 1301 ; free virtual = 5143
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 9837.332 ; gain = 63.820 ; free physical = 1242 ; free virtual = 5094
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9837.367 ; gain = 0.035 ; free physical = 1205 ; free virtual = 5102
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'write_sdf' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD45
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD1
Compiling module xil_defaultlib.RAM128X1S_HD2
Compiling module xil_defaultlib.RAM128X1S_HD3
Compiling module xil_defaultlib.RAM128X1S_HD4
Compiling module xil_defaultlib.RAM128X1S_HD5
Compiling module xil_defaultlib.RAM128X1S_HD6
Compiling module xil_defaultlib.RAM128X1S_HD7
Compiling module xil_defaultlib.RAM128X1S_HD8
Compiling module xil_defaultlib.RAM128X1S_HD9
Compiling module xil_defaultlib.RAM128X1S_HD10
Compiling module xil_defaultlib.RAM128X1S_HD11
Compiling module xil_defaultlib.RAM128X1S_HD12
Compiling module xil_defaultlib.RAM128X1S_HD13
Compiling module xil_defaultlib.RAM128X1S_HD14
Compiling module xil_defaultlib.RAM128X1S_HD15
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.RAM64X1S_HD43
Compiling module xil_defaultlib.RAM64X1S_HD44
Compiling module xil_defaultlib.RAM64X1S_HD45
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/xsim.dir/tb_IntegralImage_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 11 20:29:20 2025...
run_program: Time (s): cpu = 00:01:16 ; elapsed = 00:00:20 . Memory (MB): peak = 9860.367 ; gain = 0.000 ; free physical = 2400 ; free virtual = 5106
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 9907.199 ; gain = 46.832 ; free physical = 2364 ; free virtual = 5071
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9910.199 ; gain = 3.000 ; free physical = 2339 ; free virtual = 5006
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9944.211 ; gain = 2.000 ; free physical = 2320 ; free virtual = 4988
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9960.219 ; gain = 7.992 ; free physical = 2314 ; free virtual = 4982
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9992.234 ; gain = 7.992 ; free physical = 2306 ; free virtual = 4974
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_IntegralImage/output_valid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10008.242 ; gain = 7.992 ; free physical = 2306 ; free virtual = 4975
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10024.250 ; gain = 7.992 ; free physical = 2313 ; free virtual = 4981
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10034.254 ; gain = 10.000 ; free physical = 2309 ; free virtual = 4977
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10060.262 ; gain = 7.992 ; free physical = 2307 ; free virtual = 4976
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 10116.289 ; gain = 2.992 ; free physical = 2299 ; free virtual = 4968
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10116.289 ; gain = 0.000 ; free physical = 2305 ; free virtual = 4975
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3215] character ''0'' is not in type 'std_logic_vector' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:93]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3215] character ''0'' is not in type 'std_logic_vector' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:93]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3215] character ''0'' is not in type 'std_logic_vector' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:93]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3215] character ''0'' is not in type 'std_logic_vector' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:93]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 10148.316 ; gain = 0.000 ; free physical = 2285 ; free virtual = 4975
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD45
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [/home/hieu/workspace/vhdl_pj_end/tb.vhd:84]
ERROR: [VRFC 10-3215] character ''0'' is not in type 'std_logic_vector' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:93]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 10148.316 ; gain = 0.000 ; free physical = 2254 ; free virtual = 4974
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD45
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD1
Compiling module xil_defaultlib.RAM128X1S_HD2
Compiling module xil_defaultlib.RAM128X1S_HD3
Compiling module xil_defaultlib.RAM128X1S_HD4
Compiling module xil_defaultlib.RAM128X1S_HD5
Compiling module xil_defaultlib.RAM128X1S_HD6
Compiling module xil_defaultlib.RAM128X1S_HD7
Compiling module xil_defaultlib.RAM128X1S_HD8
Compiling module xil_defaultlib.RAM128X1S_HD9
Compiling module xil_defaultlib.RAM128X1S_HD10
Compiling module xil_defaultlib.RAM128X1S_HD11
Compiling module xil_defaultlib.RAM128X1S_HD12
Compiling module xil_defaultlib.RAM128X1S_HD13
Compiling module xil_defaultlib.RAM128X1S_HD14
Compiling module xil_defaultlib.RAM128X1S_HD15
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.RAM64X1S_HD43
Compiling module xil_defaultlib.RAM64X1S_HD44
Compiling module xil_defaultlib.RAM64X1S_HD45
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 10148.316 ; gain = 0.000 ; free physical = 2249 ; free virtual = 4983
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 10148.316 ; gain = 0.000 ; free physical = 2249 ; free virtual = 4983
Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
relaunch_sim: Time (s): cpu = 00:00:54 ; elapsed = 00:00:16 . Memory (MB): peak = 10148.492 ; gain = 0.176 ; free physical = 2234 ; free virtual = 4968
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__12/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__13/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__14/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__3/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__4/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__6/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__7/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__8/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/HIGH/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMS64E.v" Line 252: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__9/LOW/TChk252_8642 at time 432059 ps $setuphold (posedge CLK,posedge ADR4,(0:0:0),(0:0:0),notifier,we_clk_en_p,we_clk_en_p,CLK_delay,ADR4_delay) 
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10198.324 ; gain = 49.832 ; free physical = 2226 ; free virtual = 4947
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10198.324 ; gain = 0.000 ; free physical = 2245 ; free virtual = 4966
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10204.332 ; gain = 6.008 ; free physical = 2238 ; free virtual = 4959
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10212.336 ; gain = 7.992 ; free physical = 2233 ; free virtual = 4955
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10260.359 ; gain = 7.992 ; free physical = 2232 ; free virtual = 4954
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed Jun 11 21:07:32 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Wed Jun 11 21:07:32 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs impl_1 -jobs 8
[Wed Jun 11 21:12:41 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 10260.359 ; gain = 0.000 ; free physical = 2954 ; free virtual = 5509
