<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3706" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3706{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3706{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3706{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3706{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t5_3706{left:816px;bottom:1094px;}
#t6_3706{left:831px;bottom:1088px;letter-spacing:-0.05px;}
#t7_3706{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t8_3706{left:69px;bottom:1021px;letter-spacing:-0.09px;}
#t9_3706{left:154px;bottom:1021px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ta_3706{left:69px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3706{left:69px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_3706{left:69px;bottom:959px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3706{left:69px;bottom:909px;letter-spacing:-0.09px;}
#te_3706{left:154px;bottom:909px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tf_3706{left:69px;bottom:886px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tg_3706{left:69px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#th_3706{left:69px;bottom:819px;letter-spacing:-0.09px;}
#ti_3706{left:154px;bottom:819px;letter-spacing:-0.15px;}
#tj_3706{left:69px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tk_3706{left:69px;bottom:747px;letter-spacing:-0.09px;}
#tl_3706{left:154px;bottom:747px;letter-spacing:-0.14px;}
#tm_3706{left:69px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3706{left:69px;bottom:707px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_3706{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3706{left:69px;bottom:668px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tq_3706{left:69px;bottom:618px;letter-spacing:-0.09px;}
#tr_3706{left:155px;bottom:618px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ts_3706{left:69px;bottom:595px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#tt_3706{left:69px;bottom:578px;letter-spacing:-0.16px;word-spacing:-1.39px;}
#tu_3706{left:69px;bottom:561px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tv_3706{left:180px;bottom:568px;}
#tw_3706{left:196px;bottom:561px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tx_3706{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#ty_3706{left:69px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tz_3706{left:69px;bottom:505px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_3706{left:69px;bottom:488px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_3706{left:69px;bottom:420px;letter-spacing:0.15px;}
#t12_3706{left:150px;bottom:420px;letter-spacing:0.22px;}
#t13_3706{left:69px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_3706{left:69px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3706{left:69px;bottom:363px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t16_3706{left:69px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3706{left:69px;bottom:323px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t18_3706{left:69px;bottom:306px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_3706{left:69px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3706{left:69px;bottom:265px;letter-spacing:-0.22px;word-spacing:-0.54px;}
#t1b_3706{left:241px;bottom:272px;}
#t1c_3706{left:257px;bottom:265px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t1d_3706{left:69px;bottom:248px;letter-spacing:-0.17px;}
#t1e_3706{left:69px;bottom:180px;letter-spacing:0.15px;}
#t1f_3706{left:150px;bottom:180px;letter-spacing:0.19px;word-spacing:0.01px;}
#t1g_3706{left:69px;bottom:157px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#t1h_3706{left:69px;bottom:140px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1i_3706{left:69px;bottom:123px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_3706{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3706{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3706{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3706{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3706{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3706{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3706" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3706Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3706" style="-webkit-user-select: none;"><object width="935" height="1210" data="3706/3706.svg" type="image/svg+xml" id="pdf3706" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3706" class="t s1_3706">19-6 </span><span id="t2_3706" class="t s1_3706">Vol. 3B </span>
<span id="t3_3706" class="t s2_3706">LAST BRANCH RECORDS </span>
<span id="t4_3706" class="t s3_3706">For additional information relating to VMX transitions, see Chapter 25, Chapter 27, and Chapter 28 in the Intel </span>
<span id="t5_3706" class="t s4_3706">® </span>
<span id="t6_3706" class="t s3_3706">64 </span>
<span id="t7_3706" class="t s3_3706">and IA-32 Architectures Software Developer’s Manual, Volume 3C. </span>
<span id="t8_3706" class="t s5_3706">19.1.4.4 </span><span id="t9_3706" class="t s5_3706">Intel® SGX </span>
<span id="ta_3706" class="t s3_3706">On entry to an enclave, via EENTER or ERESUME, logging of LBR entries is suspended. On enclave exit, via EEXIT </span>
<span id="tb_3706" class="t s3_3706">or AEX, logging resumes. The cycle counter will continue to run during enclave execution. </span>
<span id="tc_3706" class="t s3_3706">An exception to the above is made for opt-in debug enclaves. For such enclaves, LBR logging is not impacted. </span>
<span id="td_3706" class="t s5_3706">19.1.4.5 </span><span id="te_3706" class="t s5_3706">Debug Exceptions </span>
<span id="tf_3706" class="t s3_3706">When a branch happens because of a #DB exception, IA32_LBR_CTL.LBREn is cleared. As a result, the operation is </span>
<span id="tg_3706" class="t s3_3706">not recorded. </span>
<span id="th_3706" class="t s5_3706">19.1.4.6 </span><span id="ti_3706" class="t s5_3706">SMX </span>
<span id="tj_3706" class="t s3_3706">On GETSEC leaves SENTER or ENTERACCS, IA32_LBR_CTL is cleared. As a result, the operation is not recorded. </span>
<span id="tk_3706" class="t s5_3706">19.1.4.7 </span><span id="tl_3706" class="t s5_3706">MWAIT </span>
<span id="tm_3706" class="t s3_3706">On an MWAIT that requests a C-state deeper than C1, IA32_LBR_x_* MSRs may be cleared to 0. IA32_LBR_CTL, </span>
<span id="tn_3706" class="t s3_3706">IA32_LBR_DEPTH, and IA32_LER_* MSRs will be preserved. </span>
<span id="to_3706" class="t s3_3706">For an MWAIT that enters a C-state equal to or less deep than C1, and all C-states that enter as a result of Hard- </span>
<span id="tp_3706" class="t s3_3706">ware Duty Cycling (HDC), all LBR MSRs are preserved. </span>
<span id="tq_3706" class="t s5_3706">19.1.4.8 </span><span id="tr_3706" class="t s5_3706">Processor Event-Based Sampling (PEBS) </span>
<span id="ts_3706" class="t s3_3706">PEBS records can be configured to include LBRs, by setting PEBS_DATA_CFG.LBREn[3]=1. The number of LBRs to </span>
<span id="tt_3706" class="t s3_3706">include in the record is also configurable, via PEBS_DATA_CFG.NUM_LBRS[28:24]. For details on PEBS, see Section </span>
<span id="tu_3706" class="t s3_3706">20.9 of the Intel </span>
<span id="tv_3706" class="t s4_3706">® </span>
<span id="tw_3706" class="t s3_3706">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="tx_3706" class="t s3_3706">If NUM_LBRS is set to a value greater than LBR_DEPTH, then only LBR_DEPTH entries will be written into the PEBS </span>
<span id="ty_3706" class="t s3_3706">record. Further, the Record Size field will be decreased to match the actual size of the record to be written, and the </span>
<span id="tz_3706" class="t s3_3706">Record Format field will replace the value of NUM_LBRS with the value of LBR_DEPTH. These adjustments ensure </span>
<span id="t10_3706" class="t s3_3706">that software is able to properly interpret the PEBS record. </span>
<span id="t11_3706" class="t s6_3706">19.2 </span><span id="t12_3706" class="t s6_3706">MSRS </span>
<span id="t13_3706" class="t s3_3706">The MSRs that represent the LBR entries (IA32_LBR_x_[TO|FROM|INFO]) and the LER entry </span>
<span id="t14_3706" class="t s3_3706">(IA32_LER_[TO|FROM|INFO]) do not fault on writes. Any address field written will force sign-extension based on </span>
<span id="t15_3706" class="t s3_3706">the maximum linear address width supported by the processor, and any non-zero value written to undefined bits </span>
<span id="t16_3706" class="t s3_3706">may be ignored such that subsequent reads return 0. </span>
<span id="t17_3706" class="t s3_3706">On a warm reset, all LBR MSRs, including IA32_LBR_DEPTH, have their values preserved. However, </span>
<span id="t18_3706" class="t s3_3706">IA32_LBR_CTL.LBREn is cleared to 0, disabling LBRs. If a warm reset is triggered while the processor is in the C6 </span>
<span id="t19_3706" class="t s3_3706">idle state, also known as warm init, all LBR MSRs will be reset to their initial values. </span>
<span id="t1a_3706" class="t s3_3706">See Table 2-2 in the Intel </span>
<span id="t1b_3706" class="t s4_3706">® </span>
<span id="t1c_3706" class="t s3_3706">64 and IA-32 Architectures Software Developer’s Manual, Volume 4, for details on LBR </span>
<span id="t1d_3706" class="t s3_3706">MSRs. </span>
<span id="t1e_3706" class="t s6_3706">19.3 </span><span id="t1f_3706" class="t s6_3706">FAST LBR READ ACCESS </span>
<span id="t1g_3706" class="t s3_3706">XSAVES provides a faster means than RDMSR for software to read all LBRs. When using XSAVES for reading LBRs </span>
<span id="t1h_3706" class="t s3_3706">rather than for context switch, software should take care to ensure that XSAVES does not write LBR state to an area </span>
<span id="t1i_3706" class="t s3_3706">of memory that has been or will be used by XRSTORS. This could corrupt INIT tracking. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
