
uwb_1tag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c14  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08009d9c  08009d9c  0000ad9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e68  08009e68  0000b0b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e68  08009e68  0000ae68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e70  08009e70  0000b0b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e70  08009e70  0000ae70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e74  08009e74  0000ae74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  08009e78  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b0b4  2**0
                  CONTENTS
 10 .bss          000008d8  200000b8  200000b8  0000b0b8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000990  20000990  0000b0b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b0b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f07c  00000000  00000000  0000b0e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a2f  00000000  00000000  0002a160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d50  00000000  00000000  0002eb90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000169f  00000000  00000000  000308e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000266d3  00000000  00000000  00031f7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002568b  00000000  00000000  00058652  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1e57  00000000  00000000  0007dcdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014fb34  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e2c  00000000  00000000  0014fb78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  001579a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loclists 00000148  00000000  00000000  001579fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b8 	.word	0x200000b8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009d84 	.word	0x08009d84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000bc 	.word	0x200000bc
 80001c4:	08009d84 	.word	0x08009d84

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b988 	b.w	8000d6c <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	9d08      	ldr	r5, [sp, #32]
 8000a7a:	468e      	mov	lr, r1
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	4688      	mov	r8, r1
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d14a      	bne.n	8000b1a <__udivmoddi4+0xa6>
 8000a84:	428a      	cmp	r2, r1
 8000a86:	4617      	mov	r7, r2
 8000a88:	d962      	bls.n	8000b50 <__udivmoddi4+0xdc>
 8000a8a:	fab2 f682 	clz	r6, r2
 8000a8e:	b14e      	cbz	r6, 8000aa4 <__udivmoddi4+0x30>
 8000a90:	f1c6 0320 	rsb	r3, r6, #32
 8000a94:	fa01 f806 	lsl.w	r8, r1, r6
 8000a98:	fa20 f303 	lsr.w	r3, r0, r3
 8000a9c:	40b7      	lsls	r7, r6
 8000a9e:	ea43 0808 	orr.w	r8, r3, r8
 8000aa2:	40b4      	lsls	r4, r6
 8000aa4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000aa8:	fa1f fc87 	uxth.w	ip, r7
 8000aac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ab0:	0c23      	lsrs	r3, r4, #16
 8000ab2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ab6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aba:	fb01 f20c 	mul.w	r2, r1, ip
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d909      	bls.n	8000ad6 <__udivmoddi4+0x62>
 8000ac2:	18fb      	adds	r3, r7, r3
 8000ac4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ac8:	f080 80ea 	bcs.w	8000ca0 <__udivmoddi4+0x22c>
 8000acc:	429a      	cmp	r2, r3
 8000ace:	f240 80e7 	bls.w	8000ca0 <__udivmoddi4+0x22c>
 8000ad2:	3902      	subs	r1, #2
 8000ad4:	443b      	add	r3, r7
 8000ad6:	1a9a      	subs	r2, r3, r2
 8000ad8:	b2a3      	uxth	r3, r4
 8000ada:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ade:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ae2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ae6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aea:	459c      	cmp	ip, r3
 8000aec:	d909      	bls.n	8000b02 <__udivmoddi4+0x8e>
 8000aee:	18fb      	adds	r3, r7, r3
 8000af0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000af4:	f080 80d6 	bcs.w	8000ca4 <__udivmoddi4+0x230>
 8000af8:	459c      	cmp	ip, r3
 8000afa:	f240 80d3 	bls.w	8000ca4 <__udivmoddi4+0x230>
 8000afe:	443b      	add	r3, r7
 8000b00:	3802      	subs	r0, #2
 8000b02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b06:	eba3 030c 	sub.w	r3, r3, ip
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	b11d      	cbz	r5, 8000b16 <__udivmoddi4+0xa2>
 8000b0e:	40f3      	lsrs	r3, r6
 8000b10:	2200      	movs	r2, #0
 8000b12:	e9c5 3200 	strd	r3, r2, [r5]
 8000b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1a:	428b      	cmp	r3, r1
 8000b1c:	d905      	bls.n	8000b2a <__udivmoddi4+0xb6>
 8000b1e:	b10d      	cbz	r5, 8000b24 <__udivmoddi4+0xb0>
 8000b20:	e9c5 0100 	strd	r0, r1, [r5]
 8000b24:	2100      	movs	r1, #0
 8000b26:	4608      	mov	r0, r1
 8000b28:	e7f5      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000b2a:	fab3 f183 	clz	r1, r3
 8000b2e:	2900      	cmp	r1, #0
 8000b30:	d146      	bne.n	8000bc0 <__udivmoddi4+0x14c>
 8000b32:	4573      	cmp	r3, lr
 8000b34:	d302      	bcc.n	8000b3c <__udivmoddi4+0xc8>
 8000b36:	4282      	cmp	r2, r0
 8000b38:	f200 8105 	bhi.w	8000d46 <__udivmoddi4+0x2d2>
 8000b3c:	1a84      	subs	r4, r0, r2
 8000b3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b42:	2001      	movs	r0, #1
 8000b44:	4690      	mov	r8, r2
 8000b46:	2d00      	cmp	r5, #0
 8000b48:	d0e5      	beq.n	8000b16 <__udivmoddi4+0xa2>
 8000b4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b4e:	e7e2      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	f000 8090 	beq.w	8000c76 <__udivmoddi4+0x202>
 8000b56:	fab2 f682 	clz	r6, r2
 8000b5a:	2e00      	cmp	r6, #0
 8000b5c:	f040 80a4 	bne.w	8000ca8 <__udivmoddi4+0x234>
 8000b60:	1a8a      	subs	r2, r1, r2
 8000b62:	0c03      	lsrs	r3, r0, #16
 8000b64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b68:	b280      	uxth	r0, r0
 8000b6a:	b2bc      	uxth	r4, r7
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d907      	bls.n	8000b92 <__udivmoddi4+0x11e>
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b88:	d202      	bcs.n	8000b90 <__udivmoddi4+0x11c>
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	f200 80e0 	bhi.w	8000d50 <__udivmoddi4+0x2dc>
 8000b90:	46c4      	mov	ip, r8
 8000b92:	1a9b      	subs	r3, r3, r2
 8000b94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ba0:	fb02 f404 	mul.w	r4, r2, r4
 8000ba4:	429c      	cmp	r4, r3
 8000ba6:	d907      	bls.n	8000bb8 <__udivmoddi4+0x144>
 8000ba8:	18fb      	adds	r3, r7, r3
 8000baa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x142>
 8000bb0:	429c      	cmp	r4, r3
 8000bb2:	f200 80ca 	bhi.w	8000d4a <__udivmoddi4+0x2d6>
 8000bb6:	4602      	mov	r2, r0
 8000bb8:	1b1b      	subs	r3, r3, r4
 8000bba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bbe:	e7a5      	b.n	8000b0c <__udivmoddi4+0x98>
 8000bc0:	f1c1 0620 	rsb	r6, r1, #32
 8000bc4:	408b      	lsls	r3, r1
 8000bc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000bca:	431f      	orrs	r7, r3
 8000bcc:	fa0e f401 	lsl.w	r4, lr, r1
 8000bd0:	fa20 f306 	lsr.w	r3, r0, r6
 8000bd4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bd8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bdc:	4323      	orrs	r3, r4
 8000bde:	fa00 f801 	lsl.w	r8, r0, r1
 8000be2:	fa1f fc87 	uxth.w	ip, r7
 8000be6:	fbbe f0f9 	udiv	r0, lr, r9
 8000bea:	0c1c      	lsrs	r4, r3, #16
 8000bec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bf0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bf4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	fa02 f201 	lsl.w	r2, r2, r1
 8000bfe:	d909      	bls.n	8000c14 <__udivmoddi4+0x1a0>
 8000c00:	193c      	adds	r4, r7, r4
 8000c02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c06:	f080 809c 	bcs.w	8000d42 <__udivmoddi4+0x2ce>
 8000c0a:	45a6      	cmp	lr, r4
 8000c0c:	f240 8099 	bls.w	8000d42 <__udivmoddi4+0x2ce>
 8000c10:	3802      	subs	r0, #2
 8000c12:	443c      	add	r4, r7
 8000c14:	eba4 040e 	sub.w	r4, r4, lr
 8000c18:	fa1f fe83 	uxth.w	lr, r3
 8000c1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c20:	fb09 4413 	mls	r4, r9, r3, r4
 8000c24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c2c:	45a4      	cmp	ip, r4
 8000c2e:	d908      	bls.n	8000c42 <__udivmoddi4+0x1ce>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c36:	f080 8082 	bcs.w	8000d3e <__udivmoddi4+0x2ca>
 8000c3a:	45a4      	cmp	ip, r4
 8000c3c:	d97f      	bls.n	8000d3e <__udivmoddi4+0x2ca>
 8000c3e:	3b02      	subs	r3, #2
 8000c40:	443c      	add	r4, r7
 8000c42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c46:	eba4 040c 	sub.w	r4, r4, ip
 8000c4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c4e:	4564      	cmp	r4, ip
 8000c50:	4673      	mov	r3, lr
 8000c52:	46e1      	mov	r9, ip
 8000c54:	d362      	bcc.n	8000d1c <__udivmoddi4+0x2a8>
 8000c56:	d05f      	beq.n	8000d18 <__udivmoddi4+0x2a4>
 8000c58:	b15d      	cbz	r5, 8000c72 <__udivmoddi4+0x1fe>
 8000c5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000c5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000c62:	fa04 f606 	lsl.w	r6, r4, r6
 8000c66:	fa22 f301 	lsr.w	r3, r2, r1
 8000c6a:	431e      	orrs	r6, r3
 8000c6c:	40cc      	lsrs	r4, r1
 8000c6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000c72:	2100      	movs	r1, #0
 8000c74:	e74f      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000c76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c7a:	0c01      	lsrs	r1, r0, #16
 8000c7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c80:	b280      	uxth	r0, r0
 8000c82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c86:	463b      	mov	r3, r7
 8000c88:	4638      	mov	r0, r7
 8000c8a:	463c      	mov	r4, r7
 8000c8c:	46b8      	mov	r8, r7
 8000c8e:	46be      	mov	lr, r7
 8000c90:	2620      	movs	r6, #32
 8000c92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c96:	eba2 0208 	sub.w	r2, r2, r8
 8000c9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c9e:	e766      	b.n	8000b6e <__udivmoddi4+0xfa>
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	e718      	b.n	8000ad6 <__udivmoddi4+0x62>
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	e72c      	b.n	8000b02 <__udivmoddi4+0x8e>
 8000ca8:	f1c6 0220 	rsb	r2, r6, #32
 8000cac:	fa2e f302 	lsr.w	r3, lr, r2
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	40b1      	lsls	r1, r6
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cc2:	b2bc      	uxth	r4, r7
 8000cc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cc8:	0c11      	lsrs	r1, r2, #16
 8000cca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cce:	fb08 f904 	mul.w	r9, r8, r4
 8000cd2:	40b0      	lsls	r0, r6
 8000cd4:	4589      	cmp	r9, r1
 8000cd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cda:	b280      	uxth	r0, r0
 8000cdc:	d93e      	bls.n	8000d5c <__udivmoddi4+0x2e8>
 8000cde:	1879      	adds	r1, r7, r1
 8000ce0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ce4:	d201      	bcs.n	8000cea <__udivmoddi4+0x276>
 8000ce6:	4589      	cmp	r9, r1
 8000ce8:	d81f      	bhi.n	8000d2a <__udivmoddi4+0x2b6>
 8000cea:	eba1 0109 	sub.w	r1, r1, r9
 8000cee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cf2:	fb09 f804 	mul.w	r8, r9, r4
 8000cf6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cfa:	b292      	uxth	r2, r2
 8000cfc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d00:	4542      	cmp	r2, r8
 8000d02:	d229      	bcs.n	8000d58 <__udivmoddi4+0x2e4>
 8000d04:	18ba      	adds	r2, r7, r2
 8000d06:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d0a:	d2c4      	bcs.n	8000c96 <__udivmoddi4+0x222>
 8000d0c:	4542      	cmp	r2, r8
 8000d0e:	d2c2      	bcs.n	8000c96 <__udivmoddi4+0x222>
 8000d10:	f1a9 0102 	sub.w	r1, r9, #2
 8000d14:	443a      	add	r2, r7
 8000d16:	e7be      	b.n	8000c96 <__udivmoddi4+0x222>
 8000d18:	45f0      	cmp	r8, lr
 8000d1a:	d29d      	bcs.n	8000c58 <__udivmoddi4+0x1e4>
 8000d1c:	ebbe 0302 	subs.w	r3, lr, r2
 8000d20:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d24:	3801      	subs	r0, #1
 8000d26:	46e1      	mov	r9, ip
 8000d28:	e796      	b.n	8000c58 <__udivmoddi4+0x1e4>
 8000d2a:	eba7 0909 	sub.w	r9, r7, r9
 8000d2e:	4449      	add	r1, r9
 8000d30:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d34:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d38:	fb09 f804 	mul.w	r8, r9, r4
 8000d3c:	e7db      	b.n	8000cf6 <__udivmoddi4+0x282>
 8000d3e:	4673      	mov	r3, lr
 8000d40:	e77f      	b.n	8000c42 <__udivmoddi4+0x1ce>
 8000d42:	4650      	mov	r0, sl
 8000d44:	e766      	b.n	8000c14 <__udivmoddi4+0x1a0>
 8000d46:	4608      	mov	r0, r1
 8000d48:	e6fd      	b.n	8000b46 <__udivmoddi4+0xd2>
 8000d4a:	443b      	add	r3, r7
 8000d4c:	3a02      	subs	r2, #2
 8000d4e:	e733      	b.n	8000bb8 <__udivmoddi4+0x144>
 8000d50:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d54:	443b      	add	r3, r7
 8000d56:	e71c      	b.n	8000b92 <__udivmoddi4+0x11e>
 8000d58:	4649      	mov	r1, r9
 8000d5a:	e79c      	b.n	8000c96 <__udivmoddi4+0x222>
 8000d5c:	eba1 0109 	sub.w	r1, r1, r9
 8000d60:	46c4      	mov	ip, r8
 8000d62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d66:	fb09 f804 	mul.w	r8, r9, r4
 8000d6a:	e7c4      	b.n	8000cf6 <__udivmoddi4+0x282>

08000d6c <__aeabi_idiv0>:
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop

08000d70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08a      	sub	sp, #40	@ 0x28
 8000d74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d76:	f107 0314 	add.w	r3, r7, #20
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
 8000d84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	613b      	str	r3, [r7, #16]
 8000d8a:	4b69      	ldr	r3, [pc, #420]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	4a68      	ldr	r2, [pc, #416]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d96:	4b66      	ldr	r3, [pc, #408]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	4b62      	ldr	r3, [pc, #392]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	4a61      	ldr	r2, [pc, #388]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000dac:	f043 0304 	orr.w	r3, r3, #4
 8000db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	4b5b      	ldr	r3, [pc, #364]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	4a5a      	ldr	r2, [pc, #360]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dce:	4b58      	ldr	r3, [pc, #352]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	607b      	str	r3, [r7, #4]
 8000dde:	4b54      	ldr	r3, [pc, #336]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	4a53      	ldr	r2, [pc, #332]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dea:	4b51      	ldr	r3, [pc, #324]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	603b      	str	r3, [r7, #0]
 8000dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a4c      	ldr	r2, [pc, #304]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000e00:	f043 0308 	orr.w	r3, r3, #8
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e06:	4b4a      	ldr	r3, [pc, #296]	@ (8000f30 <MX_GPIO_Init+0x1c0>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	f003 0308 	and.w	r3, r3, #8
 8000e0e:	603b      	str	r3, [r7, #0]
 8000e10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DW_NSS_Pin|SPI3_CS_Pin, GPIO_PIN_SET);
 8000e12:	2201      	movs	r2, #1
 8000e14:	f248 0110 	movw	r1, #32784	@ 0x8010
 8000e18:	4846      	ldr	r0, [pc, #280]	@ (8000f34 <MX_GPIO_Init+0x1c4>)
 8000e1a:	f002 fea5 	bl	8003b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_WUP_GPIO_Port, DW_WUP_Pin, GPIO_PIN_RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2110      	movs	r1, #16
 8000e22:	4845      	ldr	r0, [pc, #276]	@ (8000f38 <MX_GPIO_Init+0x1c8>)
 8000e24:	f002 fea0 	bl	8003b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2120      	movs	r1, #32
 8000e2c:	4842      	ldr	r0, [pc, #264]	@ (8000f38 <MX_GPIO_Init+0x1c8>)
 8000e2e:	f002 fe9b 	bl	8003b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e38:	4840      	ldr	r0, [pc, #256]	@ (8000f3c <MX_GPIO_Init+0x1cc>)
 8000e3a:	f002 fe95 	bl	8003b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2130      	movs	r1, #48	@ 0x30
 8000e42:	483e      	ldr	r0, [pc, #248]	@ (8000f3c <MX_GPIO_Init+0x1cc>)
 8000e44:	f002 fe90 	bl	8003b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e4c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4836      	ldr	r0, [pc, #216]	@ (8000f38 <MX_GPIO_Init+0x1c8>)
 8000e5e:	f002 fccf 	bl	8003800 <HAL_GPIO_Init>

  /*Configure GPIO pins : DW_NSS_Pin SPI3_CS_Pin */
  GPIO_InitStruct.Pin = DW_NSS_Pin|SPI3_CS_Pin;
 8000e62:	f248 0310 	movw	r3, #32784	@ 0x8010
 8000e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e70:	2302      	movs	r3, #2
 8000e72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4619      	mov	r1, r3
 8000e7a:	482e      	ldr	r0, [pc, #184]	@ (8000f34 <MX_GPIO_Init+0x1c4>)
 8000e7c:	f002 fcc0 	bl	8003800 <HAL_GPIO_Init>

  /*Configure GPIO pins : DW_WUP_Pin DW_RESET_Pin */
  GPIO_InitStruct.Pin = DW_WUP_Pin|DW_RESET_Pin;
 8000e80:	2330      	movs	r3, #48	@ 0x30
 8000e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e84:	2311      	movs	r3, #17
 8000e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4828      	ldr	r0, [pc, #160]	@ (8000f38 <MX_GPIO_Init+0x1c8>)
 8000e98:	f002 fcb2 	bl	8003800 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQn_Pin;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ea0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DW_IRQn_GPIO_Port, &GPIO_InitStruct);
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4822      	ldr	r0, [pc, #136]	@ (8000f3c <MX_GPIO_Init+0x1cc>)
 8000eb2:	f002 fca5 	bl	8003800 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000eb6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	f107 0314 	add.w	r3, r7, #20
 8000ecc:	4619      	mov	r1, r3
 8000ece:	481b      	ldr	r0, [pc, #108]	@ (8000f3c <MX_GPIO_Init+0x1cc>)
 8000ed0:	f002 fc96 	bl	8003800 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4816      	ldr	r0, [pc, #88]	@ (8000f40 <MX_GPIO_Init+0x1d0>)
 8000ee8:	f002 fc8a 	bl	8003800 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8000eec:	2330      	movs	r3, #48	@ 0x30
 8000eee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	4619      	mov	r1, r3
 8000f02:	480e      	ldr	r0, [pc, #56]	@ (8000f3c <MX_GPIO_Init+0x1cc>)
 8000f04:	f002 fc7c 	bl	8003800 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	2006      	movs	r0, #6
 8000f0e:	f002 fbae 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000f12:	2006      	movs	r0, #6
 8000f14:	f002 fbc7 	bl	80036a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	2007      	movs	r0, #7
 8000f1e:	f002 fba6 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f22:	2007      	movs	r0, #7
 8000f24:	f002 fbbf 	bl	80036a6 <HAL_NVIC_EnableIRQ>

}
 8000f28:	bf00      	nop
 8000f2a:	3728      	adds	r7, #40	@ 0x28
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020000 	.word	0x40020000
 8000f38:	40020800 	.word	0x40020800
 8000f3c:	40020400 	.word	0x40020400
 8000f40:	40020c00 	.word	0x40020c00

08000f44 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000f48:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f4a:	4a13      	ldr	r2, [pc, #76]	@ (8000f98 <MX_I2C3_Init+0x54>)
 8000f4c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000f4e:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f50:	4a12      	ldr	r2, [pc, #72]	@ (8000f9c <MX_I2C3_Init+0x58>)
 8000f52:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f66:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f68:	4b0a      	ldr	r3, [pc, #40]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000f6e:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f74:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f7a:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f80:	4804      	ldr	r0, [pc, #16]	@ (8000f94 <MX_I2C3_Init+0x50>)
 8000f82:	f002 fe3d 	bl	8003c00 <HAL_I2C_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000f8c:	f000 f934 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200000d4 	.word	0x200000d4
 8000f98:	40005c00 	.word	0x40005c00
 8000f9c:	000186a0 	.word	0x000186a0

08000fa0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	@ 0x28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a29      	ldr	r2, [pc, #164]	@ (8001064 <HAL_I2C_MspInit+0xc4>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d14b      	bne.n	800105a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	4a27      	ldr	r2, [pc, #156]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8000fcc:	f043 0304 	orr.w	r3, r3, #4
 8000fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd2:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	f003 0304 	and.w	r3, r3, #4
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	4b21      	ldr	r3, [pc, #132]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a20      	ldr	r2, [pc, #128]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b1e      	ldr	r3, [pc, #120]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ffa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001000:	2312      	movs	r3, #18
 8001002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001008:	2303      	movs	r3, #3
 800100a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800100c:	2304      	movs	r3, #4
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4815      	ldr	r0, [pc, #84]	@ (800106c <HAL_I2C_MspInit+0xcc>)
 8001018:	f002 fbf2 	bl	8003800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800101c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001022:	2312      	movs	r3, #18
 8001024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102a:	2303      	movs	r3, #3
 800102c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800102e:	2304      	movs	r3, #4
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	480d      	ldr	r0, [pc, #52]	@ (8001070 <HAL_I2C_MspInit+0xd0>)
 800103a:	f002 fbe1 	bl	8003800 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
 8001042:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8001044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001046:	4a08      	ldr	r2, [pc, #32]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8001048:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800104c:	6413      	str	r3, [r2, #64]	@ 0x40
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <HAL_I2C_MspInit+0xc8>)
 8001050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001052:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800105a:	bf00      	nop
 800105c:	3728      	adds	r7, #40	@ 0x28
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40005c00 	.word	0x40005c00
 8001068:	40023800 	.word	0x40023800
 800106c:	40020800 	.word	0x40020800
 8001070:	40020000 	.word	0x40020000

08001074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f002 f988 	bl	800338c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 f852 	bl	8001124 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f7ff fe76 	bl	8000d70 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001084:	f000 f8be 	bl	8001204 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001088:	f000 f8f2 	bl	8001270 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800108c:	f000 fb30 	bl	80016f0 <MX_USART1_UART_Init>
//  MX_USB_DEVICE_Init();
  MX_I2C3_Init();
 8001090:	f7ff ff58 	bl	8000f44 <MX_I2C3_Init>
  MX_TIM1_Init();
 8001094:	f000 fab8 	bl	8001608 <MX_TIM1_Init>
  MX_SPI3_Init();
 8001098:	f000 f920 	bl	80012dc <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
//  ssd1306_Init();
  app_uwb_init();
 800109c:	f000 fc10 	bl	80018c0 <app_uwb_init>
  UART_HE_Receive_IT_Tag();
 80010a0:	f000 fc00 	bl	80018a4 <UART_HE_Receive_IT_Tag>
  HAL_TIM_Base_Start(&htim1);
 80010a4:	4818      	ldr	r0, [pc, #96]	@ (8001108 <main+0x94>)
 80010a6:	f004 fee3 	bl	8005e70 <HAL_TIM_Base_Start>
  TIM1->CNT = 0;
 80010aa:	4b18      	ldr	r3, [pc, #96]	@ (800110c <main+0x98>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	625a      	str	r2, [r3, #36]	@ 0x24
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//  //*-------tag_code--------*//
	  app_uwb_process_beacon_tag();
 80010b0:	f000 fea6 	bl	8001e00 <app_uwb_process_beacon_tag>
	  app_uwb_process_twr_tag(&dis0, &dis1, &dis2, &dis3);
 80010b4:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <main+0x9c>)
 80010b6:	4a17      	ldr	r2, [pc, #92]	@ (8001114 <main+0xa0>)
 80010b8:	4917      	ldr	r1, [pc, #92]	@ (8001118 <main+0xa4>)
 80010ba:	4818      	ldr	r0, [pc, #96]	@ (800111c <main+0xa8>)
 80010bc:	f000 fef4 	bl	8001ea8 <app_uwb_process_twr_tag>
	  app_uwb_process_dist_send(dis0,dis1,dis2,dis3);
 80010c0:	4b16      	ldr	r3, [pc, #88]	@ (800111c <main+0xa8>)
 80010c2:	ed93 7b00 	vldr	d7, [r3]
 80010c6:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <main+0xa4>)
 80010c8:	ed93 6b00 	vldr	d6, [r3]
 80010cc:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <main+0xa0>)
 80010ce:	ed93 5b00 	vldr	d5, [r3]
 80010d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001110 <main+0x9c>)
 80010d4:	ed93 4b00 	vldr	d4, [r3]
 80010d8:	eeb0 3a44 	vmov.f32	s6, s8
 80010dc:	eef0 3a64 	vmov.f32	s7, s9
 80010e0:	eeb0 2a45 	vmov.f32	s4, s10
 80010e4:	eef0 2a65 	vmov.f32	s5, s11
 80010e8:	eeb0 1a46 	vmov.f32	s2, s12
 80010ec:	eef0 1a66 	vmov.f32	s3, s13
 80010f0:	eeb0 0a47 	vmov.f32	s0, s14
 80010f4:	eef0 0a67 	vmov.f32	s1, s15
 80010f8:	f000 ff1c 	bl	8001f34 <app_uwb_process_dist_send>
     //*-------anchor_code--------*//
//     app_uwb_process_beacon_anchor(anchor_id);
//     app_uwb_process_twr_anchor(anchor_id);
//     app_uwb_process_dist_revc(&dis0, &dis1, &dis2, &dis3,anchor_id);
// check_becon_send_code
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 80010fc:	2110      	movs	r1, #16
 80010fe:	4808      	ldr	r0, [pc, #32]	@ (8001120 <main+0xac>)
 8001100:	f002 fd4b 	bl	8003b9a <HAL_GPIO_TogglePin>
	  app_uwb_process_beacon_tag();
 8001104:	bf00      	nop
 8001106:	e7d3      	b.n	80010b0 <main+0x3c>
 8001108:	20000250 	.word	0x20000250
 800110c:	40010000 	.word	0x40010000
 8001110:	20000140 	.word	0x20000140
 8001114:	20000138 	.word	0x20000138
 8001118:	20000130 	.word	0x20000130
 800111c:	20000128 	.word	0x20000128
 8001120:	40020400 	.word	0x40020400

08001124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b094      	sub	sp, #80	@ 0x50
 8001128:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112a:	f107 0320 	add.w	r3, r7, #32
 800112e:	2230      	movs	r2, #48	@ 0x30
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f008 fc76 	bl	8009a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001138:	f107 030c 	add.w	r3, r7, #12
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001148:	2300      	movs	r3, #0
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	4b28      	ldr	r3, [pc, #160]	@ (80011f0 <SystemClock_Config+0xcc>)
 800114e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001150:	4a27      	ldr	r2, [pc, #156]	@ (80011f0 <SystemClock_Config+0xcc>)
 8001152:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001156:	6413      	str	r3, [r2, #64]	@ 0x40
 8001158:	4b25      	ldr	r3, [pc, #148]	@ (80011f0 <SystemClock_Config+0xcc>)
 800115a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001160:	60bb      	str	r3, [r7, #8]
 8001162:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001164:	2300      	movs	r3, #0
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	4b22      	ldr	r3, [pc, #136]	@ (80011f4 <SystemClock_Config+0xd0>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a21      	ldr	r2, [pc, #132]	@ (80011f4 <SystemClock_Config+0xd0>)
 800116e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001172:	6013      	str	r3, [r2, #0]
 8001174:	4b1f      	ldr	r3, [pc, #124]	@ (80011f4 <SystemClock_Config+0xd0>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001180:	2301      	movs	r3, #1
 8001182:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001184:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118a:	2302      	movs	r3, #2
 800118c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800118e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001192:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001194:	2304      	movs	r3, #4
 8001196:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001198:	2360      	movs	r3, #96	@ 0x60
 800119a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800119c:	2302      	movs	r3, #2
 800119e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011a0:	2304      	movs	r3, #4
 80011a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a4:	f107 0320 	add.w	r3, r7, #32
 80011a8:	4618      	mov	r0, r3
 80011aa:	f003 fec1 	bl	8004f30 <HAL_RCC_OscConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011b4:	f000 f820 	bl	80011f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b8:	230f      	movs	r3, #15
 80011ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011bc:	2302      	movs	r3, #2
 80011be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011c4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	2103      	movs	r1, #3
 80011d6:	4618      	mov	r0, r3
 80011d8:	f004 f922 	bl	8005420 <HAL_RCC_ClockConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011e2:	f000 f809 	bl	80011f8 <Error_Handler>
  }
}
 80011e6:	bf00      	nop
 80011e8:	3750      	adds	r7, #80	@ 0x50
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40007000 	.word	0x40007000

080011f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
}
 80011fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <Error_Handler+0x8>

08001204 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <MX_SPI1_Init+0x64>)
 800120a:	4a18      	ldr	r2, [pc, #96]	@ (800126c <MX_SPI1_Init+0x68>)
 800120c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800120e:	4b16      	ldr	r3, [pc, #88]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001210:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001214:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001216:	4b14      	ldr	r3, [pc, #80]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800121c:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <MX_SPI1_Init+0x64>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001222:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001228:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <MX_SPI1_Init+0x64>)
 800122a:	2200      	movs	r2, #0
 800122c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800122e:	4b0e      	ldr	r3, [pc, #56]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001230:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001234:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001236:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001238:	2218      	movs	r2, #24
 800123a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800123c:	4b0a      	ldr	r3, [pc, #40]	@ (8001268 <MX_SPI1_Init+0x64>)
 800123e:	2200      	movs	r2, #0
 8001240:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001244:	2200      	movs	r2, #0
 8001246:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001248:	4b07      	ldr	r3, [pc, #28]	@ (8001268 <MX_SPI1_Init+0x64>)
 800124a:	2200      	movs	r2, #0
 800124c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800124e:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001250:	220a      	movs	r2, #10
 8001252:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001254:	4804      	ldr	r0, [pc, #16]	@ (8001268 <MX_SPI1_Init+0x64>)
 8001256:	f004 fb03 	bl	8005860 <HAL_SPI_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001260:	f7ff ffca 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000148 	.word	0x20000148
 800126c:	40013000 	.word	0x40013000

08001270 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001274:	4b17      	ldr	r3, [pc, #92]	@ (80012d4 <MX_SPI2_Init+0x64>)
 8001276:	4a18      	ldr	r2, [pc, #96]	@ (80012d8 <MX_SPI2_Init+0x68>)
 8001278:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800127a:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <MX_SPI2_Init+0x64>)
 800127c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001280:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001282:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <MX_SPI2_Init+0x64>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <MX_SPI2_Init+0x64>)
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_SPI2_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_SPI2_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_SPI2_Init+0x64>)
 800129c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012a0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_SPI2_Init+0x64>)
 80012a4:	2210      	movs	r2, #16
 80012a6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <MX_SPI2_Init+0x64>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_SPI2_Init+0x64>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <MX_SPI2_Init+0x64>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_SPI2_Init+0x64>)
 80012bc:	220a      	movs	r2, #10
 80012be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_SPI2_Init+0x64>)
 80012c2:	f004 facd 	bl	8005860 <HAL_SPI_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80012cc:	f7ff ff94 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200001a0 	.word	0x200001a0
 80012d8:	40003800 	.word	0x40003800

080012dc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80012e0:	4b17      	ldr	r3, [pc, #92]	@ (8001340 <MX_SPI3_Init+0x64>)
 80012e2:	4a18      	ldr	r2, [pc, #96]	@ (8001344 <MX_SPI3_Init+0x68>)
 80012e4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012e6:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <MX_SPI3_Init+0x64>)
 80012e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012ec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012ee:	4b14      	ldr	r3, [pc, #80]	@ (8001340 <MX_SPI3_Init+0x64>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f4:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <MX_SPI3_Init+0x64>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012fa:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <MX_SPI3_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001300:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <MX_SPI3_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001306:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <MX_SPI3_Init+0x64>)
 8001308:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800130c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800130e:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <MX_SPI3_Init+0x64>)
 8001310:	2200      	movs	r2, #0
 8001312:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001314:	4b0a      	ldr	r3, [pc, #40]	@ (8001340 <MX_SPI3_Init+0x64>)
 8001316:	2200      	movs	r2, #0
 8001318:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800131a:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <MX_SPI3_Init+0x64>)
 800131c:	2200      	movs	r2, #0
 800131e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001320:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <MX_SPI3_Init+0x64>)
 8001322:	2200      	movs	r2, #0
 8001324:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001326:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <MX_SPI3_Init+0x64>)
 8001328:	220a      	movs	r2, #10
 800132a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800132c:	4804      	ldr	r0, [pc, #16]	@ (8001340 <MX_SPI3_Init+0x64>)
 800132e:	f004 fa97 	bl	8005860 <HAL_SPI_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001338:	f7ff ff5e 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200001f8 	.word	0x200001f8
 8001344:	40003c00 	.word	0x40003c00

08001348 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08e      	sub	sp, #56	@ 0x38
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a5b      	ldr	r2, [pc, #364]	@ (80014d4 <HAL_SPI_MspInit+0x18c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d12c      	bne.n	80013c4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	623b      	str	r3, [r7, #32]
 800136e:	4b5a      	ldr	r3, [pc, #360]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	4a59      	ldr	r2, [pc, #356]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001374:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001378:	6453      	str	r3, [r2, #68]	@ 0x44
 800137a:	4b57      	ldr	r3, [pc, #348]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001382:	623b      	str	r3, [r7, #32]
 8001384:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
 800138a:	4b53      	ldr	r3, [pc, #332]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a52      	ldr	r2, [pc, #328]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b50      	ldr	r3, [pc, #320]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	61fb      	str	r3, [r7, #28]
 80013a0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80013a2:	23e0      	movs	r3, #224	@ 0xe0
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013b2:	2305      	movs	r3, #5
 80013b4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4847      	ldr	r0, [pc, #284]	@ (80014dc <HAL_SPI_MspInit+0x194>)
 80013be:	f002 fa1f 	bl	8003800 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80013c2:	e082      	b.n	80014ca <HAL_SPI_MspInit+0x182>
  else if(spiHandle->Instance==SPI2)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a45      	ldr	r2, [pc, #276]	@ (80014e0 <HAL_SPI_MspInit+0x198>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d14b      	bne.n	8001466 <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	61bb      	str	r3, [r7, #24]
 80013d2:	4b41      	ldr	r3, [pc, #260]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	4a40      	ldr	r2, [pc, #256]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 80013d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80013de:	4b3e      	ldr	r3, [pc, #248]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e6:	61bb      	str	r3, [r7, #24]
 80013e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	4b3a      	ldr	r3, [pc, #232]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	4a39      	ldr	r2, [pc, #228]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 80013f4:	f043 0304 	orr.w	r3, r3, #4
 80013f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fa:	4b37      	ldr	r3, [pc, #220]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	f003 0304 	and.w	r3, r3, #4
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	4b33      	ldr	r3, [pc, #204]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a32      	ldr	r2, [pc, #200]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b30      	ldr	r3, [pc, #192]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	613b      	str	r3, [r7, #16]
 8001420:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001422:	230c      	movs	r3, #12
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142e:	2303      	movs	r3, #3
 8001430:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001432:	2305      	movs	r3, #5
 8001434:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001436:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800143a:	4619      	mov	r1, r3
 800143c:	4829      	ldr	r0, [pc, #164]	@ (80014e4 <HAL_SPI_MspInit+0x19c>)
 800143e:	f002 f9df 	bl	8003800 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001442:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001446:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001448:	2302      	movs	r3, #2
 800144a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001450:	2303      	movs	r3, #3
 8001452:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001454:	2305      	movs	r3, #5
 8001456:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145c:	4619      	mov	r1, r3
 800145e:	4822      	ldr	r0, [pc, #136]	@ (80014e8 <HAL_SPI_MspInit+0x1a0>)
 8001460:	f002 f9ce 	bl	8003800 <HAL_GPIO_Init>
}
 8001464:	e031      	b.n	80014ca <HAL_SPI_MspInit+0x182>
  else if(spiHandle->Instance==SPI3)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a20      	ldr	r2, [pc, #128]	@ (80014ec <HAL_SPI_MspInit+0x1a4>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d12c      	bne.n	80014ca <HAL_SPI_MspInit+0x182>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	4b18      	ldr	r3, [pc, #96]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001478:	4a17      	ldr	r2, [pc, #92]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 800147a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800147e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001480:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001484:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148c:	2300      	movs	r3, #0
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	4b11      	ldr	r3, [pc, #68]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001494:	4a10      	ldr	r2, [pc, #64]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 8001496:	f043 0304 	orr.w	r3, r3, #4
 800149a:	6313      	str	r3, [r2, #48]	@ 0x30
 800149c:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <HAL_SPI_MspInit+0x190>)
 800149e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	60bb      	str	r3, [r7, #8]
 80014a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80014a8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ae:	2302      	movs	r3, #2
 80014b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b6:	2303      	movs	r3, #3
 80014b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014ba:	2306      	movs	r3, #6
 80014bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c2:	4619      	mov	r1, r3
 80014c4:	4807      	ldr	r0, [pc, #28]	@ (80014e4 <HAL_SPI_MspInit+0x19c>)
 80014c6:	f002 f99b 	bl	8003800 <HAL_GPIO_Init>
}
 80014ca:	bf00      	nop
 80014cc:	3738      	adds	r7, #56	@ 0x38
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40013000 	.word	0x40013000
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40020000 	.word	0x40020000
 80014e0:	40003800 	.word	0x40003800
 80014e4:	40020800 	.word	0x40020800
 80014e8:	40020400 	.word	0x40020400
 80014ec:	40003c00 	.word	0x40003c00

080014f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <HAL_MspInit+0x4c>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fe:	4a0f      	ldr	r2, [pc, #60]	@ (800153c <HAL_MspInit+0x4c>)
 8001500:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001504:	6453      	str	r3, [r2, #68]	@ 0x44
 8001506:	4b0d      	ldr	r3, [pc, #52]	@ (800153c <HAL_MspInit+0x4c>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800150a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <HAL_MspInit+0x4c>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151a:	4a08      	ldr	r2, [pc, #32]	@ (800153c <HAL_MspInit+0x4c>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	@ 0x40
 8001522:	4b06      	ldr	r3, [pc, #24]	@ (800153c <HAL_MspInit+0x4c>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	40023800 	.word	0x40023800

08001540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <NMI_Handler+0x4>

08001548 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <HardFault_Handler+0x4>

08001550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <MemManage_Handler+0x4>

08001558 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <BusFault_Handler+0x4>

08001560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <UsageFault_Handler+0x4>

08001568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001596:	f001 ff4b 	bl	8003430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}

0800159e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQn_Pin);
 80015a2:	2001      	movs	r0, #1
 80015a4:	f002 fb14 	bl	8003bd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}

080015ac <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_Pin);
 80015b0:	2002      	movs	r0, #2
 80015b2:	f002 fb0d 	bl	8003bd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015c0:	4802      	ldr	r0, [pc, #8]	@ (80015cc <USART1_IRQHandler+0x10>)
 80015c2:	f004 ffb7 	bl	8006534 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000298 	.word	0x20000298

080015d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80015d4:	4802      	ldr	r0, [pc, #8]	@ (80015e0 <OTG_FS_IRQHandler+0x10>)
 80015d6:	f002 fc57 	bl	8003e88 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000374 	.word	0x20000374

080015e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <SystemInit+0x20>)
 80015ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015ee:	4a05      	ldr	r2, [pc, #20]	@ (8001604 <SystemInit+0x20>)
 80015f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800160e:	f107 0308 	add.w	r3, r7, #8
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800161c:	463b      	mov	r3, r7
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001624:	4b1f      	ldr	r3, [pc, #124]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 8001626:	4a20      	ldr	r2, [pc, #128]	@ (80016a8 <MX_TIM1_Init+0xa0>)
 8001628:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9599;
 800162a:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 800162c:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001630:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001632:	4b1c      	ldr	r3, [pc, #112]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1499;
 8001638:	4b1a      	ldr	r3, [pc, #104]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 800163a:	f240 52db 	movw	r2, #1499	@ 0x5db
 800163e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001640:	4b18      	ldr	r3, [pc, #96]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001646:	4b17      	ldr	r3, [pc, #92]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 8001648:	2200      	movs	r2, #0
 800164a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800164c:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 800164e:	2200      	movs	r2, #0
 8001650:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001652:	4814      	ldr	r0, [pc, #80]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 8001654:	f004 fbbc 	bl	8005dd0 <HAL_TIM_Base_Init>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800165e:	f7ff fdcb 	bl	80011f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001662:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001666:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001668:	f107 0308 	add.w	r3, r7, #8
 800166c:	4619      	mov	r1, r3
 800166e:	480d      	ldr	r0, [pc, #52]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 8001670:	f004 fc66 	bl	8005f40 <HAL_TIM_ConfigClockSource>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800167a:	f7ff fdbd 	bl	80011f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001686:	463b      	mov	r3, r7
 8001688:	4619      	mov	r1, r3
 800168a:	4806      	ldr	r0, [pc, #24]	@ (80016a4 <MX_TIM1_Init+0x9c>)
 800168c:	f004 fe60 	bl	8006350 <HAL_TIMEx_MasterConfigSynchronization>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001696:	f7ff fdaf 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	3718      	adds	r7, #24
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000250 	.word	0x20000250
 80016a8:	40010000 	.word	0x40010000

080016ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0b      	ldr	r2, [pc, #44]	@ (80016e8 <HAL_TIM_Base_MspInit+0x3c>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d10d      	bne.n	80016da <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_TIM_Base_MspInit+0x40>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c6:	4a09      	ldr	r2, [pc, #36]	@ (80016ec <HAL_TIM_Base_MspInit+0x40>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ce:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <HAL_TIM_Base_MspInit+0x40>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80016da:	bf00      	nop
 80016dc:	3714      	adds	r7, #20
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40010000 	.word	0x40010000
 80016ec:	40023800 	.word	0x40023800

080016f0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016f4:	4b11      	ldr	r3, [pc, #68]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 80016f6:	4a12      	ldr	r2, [pc, #72]	@ (8001740 <MX_USART1_UART_Init+0x50>)
 80016f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 80016fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001700:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001702:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 8001704:	2200      	movs	r2, #0
 8001706:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001708:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 800170a:	2200      	movs	r2, #0
 800170c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800170e:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 8001710:	2200      	movs	r2, #0
 8001712:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001714:	4b09      	ldr	r3, [pc, #36]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 8001716:	220c      	movs	r2, #12
 8001718:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800171a:	4b08      	ldr	r3, [pc, #32]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001720:	4b06      	ldr	r3, [pc, #24]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 8001722:	2200      	movs	r2, #0
 8001724:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001726:	4805      	ldr	r0, [pc, #20]	@ (800173c <MX_USART1_UART_Init+0x4c>)
 8001728:	f004 fe8e 	bl	8006448 <HAL_UART_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001732:	f7ff fd61 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000298 	.word	0x20000298
 8001740:	40011000 	.word	0x40011000

08001744 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	@ 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1d      	ldr	r2, [pc, #116]	@ (80017d8 <HAL_UART_MspInit+0x94>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d134      	bne.n	80017d0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <HAL_UART_MspInit+0x98>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176e:	4a1b      	ldr	r2, [pc, #108]	@ (80017dc <HAL_UART_MspInit+0x98>)
 8001770:	f043 0310 	orr.w	r3, r3, #16
 8001774:	6453      	str	r3, [r2, #68]	@ 0x44
 8001776:	4b19      	ldr	r3, [pc, #100]	@ (80017dc <HAL_UART_MspInit+0x98>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	f003 0310 	and.w	r3, r3, #16
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <HAL_UART_MspInit+0x98>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	4a14      	ldr	r2, [pc, #80]	@ (80017dc <HAL_UART_MspInit+0x98>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6313      	str	r3, [r2, #48]	@ 0x30
 8001792:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <HAL_UART_MspInit+0x98>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800179e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80017a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a4:	2302      	movs	r3, #2
 80017a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ac:	2303      	movs	r3, #3
 80017ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017b0:	2307      	movs	r3, #7
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	4809      	ldr	r0, [pc, #36]	@ (80017e0 <HAL_UART_MspInit+0x9c>)
 80017bc:	f002 f820 	bl	8003800 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	2100      	movs	r1, #0
 80017c4:	2025      	movs	r0, #37	@ 0x25
 80017c6:	f001 ff52 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017ca:	2025      	movs	r0, #37	@ 0x25
 80017cc:	f001 ff6b 	bl	80036a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80017d0:	bf00      	nop
 80017d2:	3728      	adds	r7, #40	@ 0x28
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40011000 	.word	0x40011000
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020000 	.word	0x40020000

080017e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80017e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800181c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017e8:	f7ff fefc 	bl	80015e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017ec:	480c      	ldr	r0, [pc, #48]	@ (8001820 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017ee:	490d      	ldr	r1, [pc, #52]	@ (8001824 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001828 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017f4:	e002      	b.n	80017fc <LoopCopyDataInit>

080017f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017fa:	3304      	adds	r3, #4

080017fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001800:	d3f9      	bcc.n	80017f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001804:	4c0a      	ldr	r4, [pc, #40]	@ (8001830 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001808:	e001      	b.n	800180e <LoopFillZerobss>

0800180a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800180a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800180c:	3204      	adds	r2, #4

0800180e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800180e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001810:	d3fb      	bcc.n	800180a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001812:	f008 f915 	bl	8009a40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001816:	f7ff fc2d 	bl	8001074 <main>
  bx  lr    
 800181a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800181c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001820:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001824:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001828:	08009e78 	.word	0x08009e78
  ldr r2, =_sbss
 800182c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8001830:	20000990 	.word	0x20000990

08001834 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001834:	e7fe      	b.n	8001834 <ADC_IRQHandler>
	...

08001838 <HAL_UART_RxCpltCallback>:
static uint8_t rx_byte;
static uint16_t rx_index = 0;

// TAG
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <HAL_UART_RxCpltCallback+0x58>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d11e      	bne.n	8001888 <HAL_UART_RxCpltCallback+0x50>
	{
		if (rx_index < 13) rx_buf[rx_index++] = rx_byte;
 800184a:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <HAL_UART_RxCpltCallback+0x5c>)
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	2b0c      	cmp	r3, #12
 8001850:	d80b      	bhi.n	800186a <HAL_UART_RxCpltCallback+0x32>
 8001852:	4b10      	ldr	r3, [pc, #64]	@ (8001894 <HAL_UART_RxCpltCallback+0x5c>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	1c5a      	adds	r2, r3, #1
 8001858:	b291      	uxth	r1, r2
 800185a:	4a0e      	ldr	r2, [pc, #56]	@ (8001894 <HAL_UART_RxCpltCallback+0x5c>)
 800185c:	8011      	strh	r1, [r2, #0]
 800185e:	461a      	mov	r2, r3
 8001860:	4b0d      	ldr	r3, [pc, #52]	@ (8001898 <HAL_UART_RxCpltCallback+0x60>)
 8001862:	7819      	ldrb	r1, [r3, #0]
 8001864:	4b0d      	ldr	r3, [pc, #52]	@ (800189c <HAL_UART_RxCpltCallback+0x64>)
 8001866:	5499      	strb	r1, [r3, r2]
 8001868:	e002      	b.n	8001870 <HAL_UART_RxCpltCallback+0x38>
		else rx_index = 0; // Nu qu gii hn -> reset li
 800186a:	4b0a      	ldr	r3, [pc, #40]	@ (8001894 <HAL_UART_RxCpltCallback+0x5c>)
 800186c:	2200      	movs	r2, #0
 800186e:	801a      	strh	r2, [r3, #0]

		// Nu gp byte kt thc 0x0F
		if (rx_byte == 0x0F)
 8001870:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <HAL_UART_RxCpltCallback+0x60>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b0f      	cmp	r3, #15
 8001876:	d102      	bne.n	800187e <HAL_UART_RxCpltCallback+0x46>
		{
			//  y rx_buf[0..rx_index-1] chnh l frame nhn c
			// Reset index  chun b frame mi
			rx_index = 0;
 8001878:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <HAL_UART_RxCpltCallback+0x5c>)
 800187a:	2200      	movs	r2, #0
 800187c:	801a      	strh	r2, [r3, #0]
		}

		// ng k nhn tip byte mi
		HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800187e:	2201      	movs	r2, #1
 8001880:	4905      	ldr	r1, [pc, #20]	@ (8001898 <HAL_UART_RxCpltCallback+0x60>)
 8001882:	4807      	ldr	r0, [pc, #28]	@ (80018a0 <HAL_UART_RxCpltCallback+0x68>)
 8001884:	f004 fe30 	bl	80064e8 <HAL_UART_Receive_IT>
	}
}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40011000 	.word	0x40011000
 8001894:	200002f0 	.word	0x200002f0
 8001898:	200002ee 	.word	0x200002ee
 800189c:	200002e0 	.word	0x200002e0
 80018a0:	20000298 	.word	0x20000298

080018a4 <UART_HE_Receive_IT_Tag>:

void UART_HE_Receive_IT_Tag(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80018a8:	2201      	movs	r2, #1
 80018aa:	4903      	ldr	r1, [pc, #12]	@ (80018b8 <UART_HE_Receive_IT_Tag+0x14>)
 80018ac:	4803      	ldr	r0, [pc, #12]	@ (80018bc <UART_HE_Receive_IT_Tag+0x18>)
 80018ae:	f004 fe1b 	bl	80064e8 <HAL_UART_Receive_IT>
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200002ee 	.word	0x200002ee
 80018bc:	20000298 	.word	0x20000298

080018c0 <app_uwb_init>:
 SlotType prev_slot_index = 99;
 volatile float rssi_dbm =0.0f;
 volatile int32_t chat_luong=0;

void app_uwb_init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  reset_DW1000();
 80018c4:	f001 fcd2 	bl	800326c <reset_DW1000>
  port_set_dw1000_slowrate();
 80018c8:	f001 fcfe 	bl	80032c8 <port_set_dw1000_slowrate>
  if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 80018cc:	2001      	movs	r0, #1
 80018ce:	f000 fc2f 	bl	8002130 <dwt_initialise>
 80018d2:	4603      	mov	r3, r0
 80018d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d8:	d101      	bne.n	80018de <app_uwb_init+0x1e>
  {
	while (1)
 80018da:	bf00      	nop
 80018dc:	e7fd      	b.n	80018da <app_uwb_init+0x1a>
	{ };
  }
  port_set_dw1000_fastrate();
 80018de:	f001 fcff 	bl	80032e0 <port_set_dw1000_fastrate>
  dwt_configure(&config);
 80018e2:	4806      	ldr	r0, [pc, #24]	@ (80018fc <app_uwb_init+0x3c>)
 80018e4:	f000 fd80 	bl	80023e8 <dwt_configure>

  dwt_setrxantennadelay(RX_ANT_DLY);
 80018e8:	f244 0034 	movw	r0, #16436	@ 0x4034
 80018ec:	f000 fee6 	bl	80026bc <dwt_setrxantennadelay>
  dwt_settxantennadelay(TX_ANT_DLY);
 80018f0:	f244 0034 	movw	r0, #16436	@ 0x4034
 80018f4:	f000 fef2 	bl	80026dc <dwt_settxantennadelay>
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000048 	.word	0x20000048

08001900 <receive_beacon_and_sync>:
          }
  dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
}

uint8_t receive_beacon_and_sync(uint8_t time)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	@ 0x28
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
  dwt_forcetrxoff();
 800190a:	f001 fa83 	bl	8002e14 <dwt_forcetrxoff>
  dwt_rxenable(DWT_START_RX_IMMEDIATE);
 800190e:	2000      	movs	r0, #0
 8001910:	f001 faca 	bl	8002ea8 <dwt_rxenable>
  memset(rx_buffer_new, 0, 20);
 8001914:	2214      	movs	r2, #20
 8001916:	2100      	movs	r1, #0
 8001918:	4841      	ldr	r0, [pc, #260]	@ (8001a20 <receive_beacon_and_sync+0x120>)
 800191a:	f008 f883 	bl	8009a24 <memset>
  uint32_t status_reg;
  uint32_t start_tick = HAL_GetTick();
 800191e:	f001 fd9b 	bl	8003458 <HAL_GetTick>
 8001922:	6278      	str	r0, [r7, #36]	@ 0x24
  
  while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) &
 8001924:	e00b      	b.n	800193e <receive_beacon_and_sync+0x3e>
            (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_ERR)))
  {
    if (HAL_GetTick() - start_tick > time)
 8001926:	f001 fd97 	bl	8003458 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192e:	1ad2      	subs	r2, r2, r3
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	429a      	cmp	r2, r3
 8001934:	d903      	bls.n	800193e <receive_beacon_and_sync+0x3e>
    {
        dwt_forcetrxoff();
 8001936:	f001 fa6d 	bl	8002e14 <dwt_forcetrxoff>
        return 0;  // Timeout - khng nhn c beacon
 800193a:	2300      	movs	r3, #0
 800193c:	e06c      	b.n	8001a18 <receive_beacon_and_sync+0x118>
  while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) &
 800193e:	2100      	movs	r1, #0
 8001940:	200f      	movs	r0, #15
 8001942:	f001 f84c 	bl	80029de <dwt_read32bitoffsetreg>
 8001946:	6238      	str	r0, [r7, #32]
 8001948:	6a3a      	ldr	r2, [r7, #32]
 800194a:	4b36      	ldr	r3, [pc, #216]	@ (8001a24 <receive_beacon_and_sync+0x124>)
 800194c:	4013      	ands	r3, r2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0e9      	beq.n	8001926 <receive_beacon_and_sync+0x26>
    }
  }
  
  if (status_reg & SYS_STATUS_RXFCG)
 8001952:	6a3b      	ldr	r3, [r7, #32]
 8001954:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d055      	beq.n	8001a08 <receive_beacon_and_sync+0x108>
  {
    uint16_t timeRevc = TIM1->CNT;
 800195c:	4b32      	ldr	r3, [pc, #200]	@ (8001a28 <receive_beacon_and_sync+0x128>)
 800195e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001960:	83fb      	strh	r3, [r7, #30]
    uint32_t frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFL_MASK_1023;
 8001962:	2100      	movs	r1, #0
 8001964:	2010      	movs	r0, #16
 8001966:	f001 f83a 	bl	80029de <dwt_read32bitoffsetreg>
 800196a:	4603      	mov	r3, r0
 800196c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001970:	61bb      	str	r3, [r7, #24]
    if (frame_len > 20) 
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	2b14      	cmp	r3, #20
 8001976:	d907      	bls.n	8001988 <receive_beacon_and_sync+0x88>
    {
      dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 8001978:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800197c:	2100      	movs	r1, #0
 800197e:	200f      	movs	r0, #15
 8001980:	f001 f8b1 	bl	8002ae6 <dwt_write32bitoffsetreg>
      return 0;
 8001984:	2300      	movs	r3, #0
 8001986:	e047      	b.n	8001a18 <receive_beacon_and_sync+0x118>
    }
    
    dwt_readrxdata(rx_buffer_new, frame_len, 0);
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	b29b      	uxth	r3, r3
 800198c:	2200      	movs	r2, #0
 800198e:	4619      	mov	r1, r3
 8001990:	4823      	ldr	r0, [pc, #140]	@ (8001a20 <receive_beacon_and_sync+0x120>)
 8001992:	f000 fef1 	bl	8002778 <dwt_readrxdata>
    
    if (memcmp(rx_buffer_new, beacon_msg, 10) == 0)
 8001996:	220a      	movs	r2, #10
 8001998:	4924      	ldr	r1, [pc, #144]	@ (8001a2c <receive_beacon_and_sync+0x12c>)
 800199a:	4821      	ldr	r0, [pc, #132]	@ (8001a20 <receive_beacon_and_sync+0x120>)
 800199c:	f008 f832 	bl	8009a04 <memcmp>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d12a      	bne.n	80019fc <receive_beacon_and_sync+0xfc>
    {
      uint16_t beacon_slot = rx_buffer_new[10];
 80019a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a20 <receive_beacon_and_sync+0x120>)
 80019a8:	7a9b      	ldrb	r3, [r3, #10]
 80019aa:	82fb      	strh	r3, [r7, #22]
      uint16_t timeSync = TIM1->CNT;
 80019ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <receive_beacon_and_sync+0x128>)
 80019ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b0:	82bb      	strh	r3, [r7, #20]
      uint16_t delta = (timeSync + 1500 - timeRevc) % 1500;
 80019b2:	8abb      	ldrh	r3, [r7, #20]
 80019b4:	f203 52dc 	addw	r2, r3, #1500	@ 0x5dc
 80019b8:	8bfb      	ldrh	r3, [r7, #30]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	4a1c      	ldr	r2, [pc, #112]	@ (8001a30 <receive_beacon_and_sync+0x130>)
 80019be:	fb82 1203 	smull	r1, r2, r2, r3
 80019c2:	1151      	asrs	r1, r2, #5
 80019c4:	17da      	asrs	r2, r3, #31
 80019c6:	1a8a      	subs	r2, r1, r2
 80019c8:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80019cc:	fb01 f202 	mul.w	r2, r1, r2
 80019d0:	1a9a      	subs	r2, r3, r2
 80019d2:	4613      	mov	r3, r2
 80019d4:	827b      	strh	r3, [r7, #18]
      uint32_t slotStart = beacon_slot * 100;
 80019d6:	8afb      	ldrh	r3, [r7, #22]
 80019d8:	2264      	movs	r2, #100	@ 0x64
 80019da:	fb02 f303 	mul.w	r3, r2, r3
 80019de:	60fb      	str	r3, [r7, #12]
      TIM1->CNT = slotStart + delta + 4;
 80019e0:	8a7a      	ldrh	r2, [r7, #18]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4413      	add	r3, r2
 80019e6:	4a10      	ldr	r2, [pc, #64]	@ (8001a28 <receive_beacon_and_sync+0x128>)
 80019e8:	3304      	adds	r3, #4
 80019ea:	6253      	str	r3, [r2, #36]	@ 0x24
      
      dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 80019ec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019f0:	2100      	movs	r1, #0
 80019f2:	200f      	movs	r0, #15
 80019f4:	f001 f877 	bl	8002ae6 <dwt_write32bitoffsetreg>
      return 1;  // Thnh cng
 80019f8:	2301      	movs	r3, #1
 80019fa:	e00d      	b.n	8001a18 <receive_beacon_and_sync+0x118>
    }
    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 80019fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a00:	2100      	movs	r1, #0
 8001a02:	200f      	movs	r0, #15
 8001a04:	f001 f86f 	bl	8002ae6 <dwt_write32bitoffsetreg>
  }
  
  dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 8001a08:	4a0a      	ldr	r2, [pc, #40]	@ (8001a34 <receive_beacon_and_sync+0x134>)
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	200f      	movs	r0, #15
 8001a0e:	f001 f86a 	bl	8002ae6 <dwt_write32bitoffsetreg>
  dwt_rxreset();
 8001a12:	f001 facb 	bl	8002fac <dwt_rxreset>
  return 0;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3728      	adds	r7, #40	@ 0x28
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000308 	.word	0x20000308
 8001a24:	2405d000 	.word	0x2405d000
 8001a28:	40010000 	.word	0x40010000
 8001a2c:	20000004 	.word	0x20000004
 8001a30:	057619f1 	.word	0x057619f1
 8001a34:	24059000 	.word	0x24059000

08001a38 <twr_tag>:


//TAG
void twr_tag(double *distance)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b090      	sub	sp, #64	@ 0x40
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  dwt_forcetrxoff();
 8001a40:	f001 f9e8 	bl	8002e14 <dwt_forcetrxoff>
  dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS);
 8001a44:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001a48:	f001 f8d4 	bl	8002bf4 <dwt_setrxaftertxdelay>
  dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 8001a4c:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001a50:	f001 fa6c 	bl	8002f2c <dwt_setrxtimeout>
  tx_poll_msg[ALL_MSG_SN_IDX] = 0;
 8001a54:	4b72      	ldr	r3, [pc, #456]	@ (8001c20 <twr_tag+0x1e8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	709a      	strb	r2, [r3, #2]
  dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 8001a5a:	2280      	movs	r2, #128	@ 0x80
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	200f      	movs	r0, #15
 8001a60:	f001 f841 	bl	8002ae6 <dwt_write32bitoffsetreg>
  dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0);
 8001a64:	2200      	movs	r2, #0
 8001a66:	496e      	ldr	r1, [pc, #440]	@ (8001c20 <twr_tag+0x1e8>)
 8001a68:	200c      	movs	r0, #12
 8001a6a:	f000 fe46 	bl	80026fa <dwt_writetxdata>
  dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	2100      	movs	r1, #0
 8001a72:	200c      	movs	r0, #12
 8001a74:	f000 fe60 	bl	8002738 <dwt_writetxfctrl>
  dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 8001a78:	2002      	movs	r0, #2
 8001a7a:	f001 f97d 	bl	8002d78 <dwt_starttx>
  uint32_t start_tick = HAL_GetTick();
 8001a7e:	f001 fceb 	bl	8003458 <HAL_GetTick>
 8001a82:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t status_reg;
  do
  {
      status_reg = dwt_read32bitreg(SYS_STATUS_ID);
 8001a84:	2100      	movs	r1, #0
 8001a86:	200f      	movs	r0, #15
 8001a88:	f000 ffa9 	bl	80029de <dwt_read32bitoffsetreg>
 8001a8c:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (HAL_GetTick() - start_tick > 2)
 8001a8e:	f001 fce3 	bl	8003458 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d902      	bls.n	8001aa2 <twr_tag+0x6a>
      {
        dwt_forcetrxoff();
 8001a9c:	f001 f9ba 	bl	8002e14 <dwt_forcetrxoff>
        return;
 8001aa0:	e0b0      	b.n	8001c04 <twr_tag+0x1cc>
      }
  }
  while (!(status_reg & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)));
 8001aa2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001aa4:	4b5f      	ldr	r3, [pc, #380]	@ (8001c24 <twr_tag+0x1ec>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0eb      	beq.n	8001a84 <twr_tag+0x4c>

  if (status_reg & SYS_STATUS_RXFCG)
 8001aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001aae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f000 809f 	beq.w	8001bf6 <twr_tag+0x1be>
  {
	uint32 poll_tx_ts, resp_rx_ts, poll_rx_ts, resp_tx_ts;
    uint32 frame_len;
    //ham tinh rssi theo 2 cach
    chat_luong = get_signal_quality();
 8001ab8:	f000 fa78 	bl	8001fac <get_signal_quality>
 8001abc:	4603      	mov	r3, r0
 8001abe:	4a5a      	ldr	r2, [pc, #360]	@ (8001c28 <twr_tag+0x1f0>)
 8001ac0:	6013      	str	r3, [r2, #0]
    rssi_raw_data_t my_raw_rssi;
    get_signal_data(&my_raw_rssi);
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 fa81 	bl	8001fce <get_signal_data>
    rssi_dbm = get_rssi_dBm(&my_raw_rssi, config.prf);
 8001acc:	4b57      	ldr	r3, [pc, #348]	@ (8001c2c <twr_tag+0x1f4>)
 8001ace:	785a      	ldrb	r2, [r3, #1]
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 faee 	bl	80020b8 <get_rssi_dBm>
 8001adc:	eef0 7a40 	vmov.f32	s15, s0
 8001ae0:	4b53      	ldr	r3, [pc, #332]	@ (8001c30 <twr_tag+0x1f8>)
 8001ae2:	edc3 7a00 	vstr	s15, [r3]
    //end
    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 8001ae6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aea:	2100      	movs	r1, #0
 8001aec:	200f      	movs	r0, #15
 8001aee:	f000 fffa 	bl	8002ae6 <dwt_write32bitoffsetreg>
    frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 8001af2:	2100      	movs	r1, #0
 8001af4:	2010      	movs	r0, #16
 8001af6:	f000 ff72 	bl	80029de <dwt_read32bitoffsetreg>
 8001afa:	4603      	mov	r3, r0
 8001afc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b00:	637b      	str	r3, [r7, #52]	@ 0x34
    if (frame_len <= RX_BUF_LEN)  dwt_readrxdata(rx_buffer, frame_len, 0);
 8001b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b04:	2b14      	cmp	r3, #20
 8001b06:	d806      	bhi.n	8001b16 <twr_tag+0xde>
 8001b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4848      	ldr	r0, [pc, #288]	@ (8001c34 <twr_tag+0x1fc>)
 8001b12:	f000 fe31 	bl	8002778 <dwt_readrxdata>

    rx_resp_msg[ALL_MSG_SN_IDX] = 0;
 8001b16:	4b48      	ldr	r3, [pc, #288]	@ (8001c38 <twr_tag+0x200>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	709a      	strb	r2, [r3, #2]
    if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)
 8001b1c:	220a      	movs	r2, #10
 8001b1e:	4946      	ldr	r1, [pc, #280]	@ (8001c38 <twr_tag+0x200>)
 8001b20:	4844      	ldr	r0, [pc, #272]	@ (8001c34 <twr_tag+0x1fc>)
 8001b22:	f007 ff6f 	bl	8009a04 <memcmp>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d16b      	bne.n	8001c04 <twr_tag+0x1cc>
    {
      float clockOffsetRatio;
      poll_tx_ts = dwt_readtxtimestamplo32();
 8001b2c:	f000 fe9a 	bl	8002864 <dwt_readtxtimestamplo32>
 8001b30:	6338      	str	r0, [r7, #48]	@ 0x30
      resp_rx_ts = dwt_readrxtimestamplo32();
 8001b32:	f000 fea0 	bl	8002876 <dwt_readrxtimestamplo32>
 8001b36:	62f8      	str	r0, [r7, #44]	@ 0x2c
      clockOffsetRatio = dwt_readcarrierintegrator() * (FREQ_OFFSET_MULTIPLIER * HERTZ_TO_PPM_MULTIPLIER_CHAN_2 / 1.0e6);
 8001b38:	f000 fe30 	bl	800279c <dwt_readcarrierintegrator>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fc94 	bl	800046c <__aeabi_i2d>
 8001b44:	f04f 32ff 	mov.w	r2, #4294967295
 8001b48:	4b3c      	ldr	r3, [pc, #240]	@ (8001c3c <twr_tag+0x204>)
 8001b4a:	f7fe fcf9 	bl	8000540 <__aeabi_dmul>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4610      	mov	r0, r2
 8001b54:	4619      	mov	r1, r3
 8001b56:	f7fe ff25 	bl	80009a4 <__aeabi_d2f>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	62bb      	str	r3, [r7, #40]	@ 0x28

      resp_msg_get_ts(&rx_buffer[RESP_MSG_POLL_RX_TS_IDX], &poll_rx_ts);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	4836      	ldr	r0, [pc, #216]	@ (8001c40 <twr_tag+0x208>)
 8001b66:	f000 f905 	bl	8001d74 <resp_msg_get_ts>
      resp_msg_get_ts(&rx_buffer[RESP_MSG_RESP_TX_TS_IDX], &resp_tx_ts);
 8001b6a:	f107 0310 	add.w	r3, r7, #16
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4834      	ldr	r0, [pc, #208]	@ (8001c44 <twr_tag+0x20c>)
 8001b72:	f000 f8ff 	bl	8001d74 <resp_msg_get_ts>

      int32 rtd_init = resp_rx_ts - poll_tx_ts;
 8001b76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
      int32 rtd_resp = resp_tx_ts - poll_rx_ts;
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	623b      	str	r3, [r7, #32]

      double tof = ((rtd_init - rtd_resp * (1 - clockOffsetRatio)) / 2.0) * DWT_TIME_UNITS;
 8001b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b88:	ee07 3a90 	vmov	s15, r3
 8001b8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	ee07 3a90 	vmov	s15, r3
 8001b96:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b9a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001b9e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ba2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001ba6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001baa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bae:	ee17 0a90 	vmov	r0, s15
 8001bb2:	f7fe fc6d 	bl	8000490 <__aeabi_f2d>
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bbe:	f7fe fde9 	bl	8000794 <__aeabi_ddiv>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	4610      	mov	r0, r2
 8001bc8:	4619      	mov	r1, r3
 8001bca:	a311      	add	r3, pc, #68	@ (adr r3, 8001c10 <twr_tag+0x1d8>)
 8001bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd0:	f7fe fcb6 	bl	8000540 <__aeabi_dmul>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *distance = tof * SPEED_OF_LIGHT;
 8001bdc:	a30e      	add	r3, pc, #56	@ (adr r3, 8001c18 <twr_tag+0x1e0>)
 8001bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001be6:	f7fe fcab 	bl	8000540 <__aeabi_dmul>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	e9c1 2300 	strd	r2, r3, [r1]
 8001bf4:	e006      	b.n	8001c04 <twr_tag+0x1cc>
    }
  }
  else
  {
    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 8001bf6:	4a14      	ldr	r2, [pc, #80]	@ (8001c48 <twr_tag+0x210>)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	200f      	movs	r0, #15
 8001bfc:	f000 ff73 	bl	8002ae6 <dwt_write32bitoffsetreg>
    dwt_rxreset();
 8001c00:	f001 f9d4 	bl	8002fac <dwt_rxreset>
  }
}
 8001c04:	3740      	adds	r7, #64	@ 0x40
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	f3af 8000 	nop.w
 8001c10:	3bce48fa 	.word	0x3bce48fa
 8001c14:	3db13518 	.word	0x3db13518
 8001c18:	13000000 	.word	0x13000000
 8001c1c:	41b1dd19 	.word	0x41b1dd19
 8001c20:	20000014 	.word	0x20000014
 8001c24:	2427d000 	.word	0x2427d000
 8001c28:	20000324 	.word	0x20000324
 8001c2c:	20000048 	.word	0x20000048
 8001c30:	20000320 	.word	0x20000320
 8001c34:	200002f4 	.word	0x200002f4
 8001c38:	20000020 	.word	0x20000020
 8001c3c:	be0fffff 	.word	0xbe0fffff
 8001c40:	200002fe 	.word	0x200002fe
 8001c44:	20000302 	.word	0x20000302
 8001c48:	24279000 	.word	0x24279000

08001c4c <distance_send>:
  }
}

//TAG
void distance_send(double dis0, double dis1, double dis2, double dis3)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	@ 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	ed87 0b06 	vstr	d0, [r7, #24]
 8001c56:	ed87 1b04 	vstr	d1, [r7, #16]
 8001c5a:	ed87 2b02 	vstr	d2, [r7, #8]
 8001c5e:	ed87 3b00 	vstr	d3, [r7]
	dwt_forcetrxoff();
 8001c62:	f001 f8d7 	bl	8002e14 <dwt_forcetrxoff>
	uint32_t start_tick = HAL_GetTick();
 8001c66:	f001 fbf7 	bl	8003458 <HAL_GetTick>
 8001c6a:	6278      	str	r0, [r7, #36]	@ 0x24
	dis_msg_set(&dis_msg[DIS0_IDX], (uint16_t)(dis0*100));
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	4b3a      	ldr	r3, [pc, #232]	@ (8001d5c <distance_send+0x110>)
 8001c72:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c76:	f7fe fc63 	bl	8000540 <__aeabi_dmul>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	4610      	mov	r0, r2
 8001c80:	4619      	mov	r1, r3
 8001c82:	f7fe fe6f 	bl	8000964 <__aeabi_d2uiz>
 8001c86:	4603      	mov	r3, r0
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4834      	ldr	r0, [pc, #208]	@ (8001d60 <distance_send+0x114>)
 8001c8e:	f000 f897 	bl	8001dc0 <dis_msg_set>
	dis_msg_set(&dis_msg[DIS1_IDX], (uint16_t)(dis1*100));
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	4b31      	ldr	r3, [pc, #196]	@ (8001d5c <distance_send+0x110>)
 8001c98:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c9c:	f7fe fc50 	bl	8000540 <__aeabi_dmul>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4610      	mov	r0, r2
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	f7fe fe5c 	bl	8000964 <__aeabi_d2uiz>
 8001cac:	4603      	mov	r3, r0
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	482c      	ldr	r0, [pc, #176]	@ (8001d64 <distance_send+0x118>)
 8001cb4:	f000 f884 	bl	8001dc0 <dis_msg_set>
	dis_msg_set(&dis_msg[DIS2_IDX], (uint16_t)(dis2*100));
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	4b27      	ldr	r3, [pc, #156]	@ (8001d5c <distance_send+0x110>)
 8001cbe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001cc2:	f7fe fc3d 	bl	8000540 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f7fe fe49 	bl	8000964 <__aeabi_d2uiz>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4823      	ldr	r0, [pc, #140]	@ (8001d68 <distance_send+0x11c>)
 8001cda:	f000 f871 	bl	8001dc0 <dis_msg_set>
	dis_msg_set(&dis_msg[DIS3_IDX], (uint16_t)(dis3*100));
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d5c <distance_send+0x110>)
 8001ce4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ce8:	f7fe fc2a 	bl	8000540 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f7fe fe36 	bl	8000964 <__aeabi_d2uiz>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	481b      	ldr	r0, [pc, #108]	@ (8001d6c <distance_send+0x120>)
 8001d00:	f000 f85e 	bl	8001dc0 <dis_msg_set>
	dwt_writetxdata(sizeof(dis_msg), dis_msg, 0);
 8001d04:	2200      	movs	r2, #0
 8001d06:	491a      	ldr	r1, [pc, #104]	@ (8001d70 <distance_send+0x124>)
 8001d08:	2014      	movs	r0, #20
 8001d0a:	f000 fcf6 	bl	80026fa <dwt_writetxdata>
	dwt_writetxfctrl(sizeof(dis_msg), 0, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2100      	movs	r1, #0
 8001d12:	2014      	movs	r0, #20
 8001d14:	f000 fd10 	bl	8002738 <dwt_writetxfctrl>
	dwt_starttx(DWT_START_TX_IMMEDIATE);
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f001 f82d 	bl	8002d78 <dwt_starttx>
	start_tick = HAL_GetTick();
 8001d1e:	f001 fb9b 	bl	8003458 <HAL_GetTick>
 8001d22:	6278      	str	r0, [r7, #36]	@ 0x24

	while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS))
 8001d24:	e009      	b.n	8001d3a <distance_send+0xee>
	{
	  if (HAL_GetTick() - start_tick > 3) {
 8001d26:	f001 fb97 	bl	8003458 <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b03      	cmp	r3, #3
 8001d32:	d902      	bls.n	8001d3a <distance_send+0xee>
		  dwt_forcetrxoff();
 8001d34:	f001 f86e 	bl	8002e14 <dwt_forcetrxoff>
		return;
 8001d38:	e00d      	b.n	8001d56 <distance_send+0x10a>
	while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS))
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	200f      	movs	r0, #15
 8001d3e:	f000 fe4e 	bl	80029de <dwt_read32bitoffsetreg>
 8001d42:	4603      	mov	r3, r0
 8001d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0ec      	beq.n	8001d26 <distance_send+0xda>
	  }
	}
	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 8001d4c:	2280      	movs	r2, #128	@ 0x80
 8001d4e:	2100      	movs	r1, #0
 8001d50:	200f      	movs	r0, #15
 8001d52:	f000 fec8 	bl	8002ae6 <dwt_write32bitoffsetreg>
}
 8001d56:	3728      	adds	r7, #40	@ 0x28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40590000 	.word	0x40590000
 8001d60:	2000003e 	.word	0x2000003e
 8001d64:	20000040 	.word	0x20000040
 8001d68:	20000042 	.word	0x20000042
 8001d6c:	20000044 	.word	0x20000044
 8001d70:	20000034 	.word	0x20000034

08001d74 <resp_msg_get_ts>:
  for (i = 0; i < RESP_MSG_TS_LEN; i++)
	  ts_field[i] = (ts >> (i * 8)) & 0xFF;
}

void resp_msg_get_ts(uint8 *ts_field, uint32 *ts)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  int i;
  *ts = 0;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
  for (i = 0; i < RESP_MSG_TS_LEN; i++)
 8001d84:	2300      	movs	r3, #0
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	e010      	b.n	8001dac <resp_msg_get_ts+0x38>
  {
      *ts += ts_field[i] << (i * 8);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	440a      	add	r2, r1
 8001d94:	7812      	ldrb	r2, [r2, #0]
 8001d96:	4611      	mov	r1, r2
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	00d2      	lsls	r2, r2, #3
 8001d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001da0:	441a      	add	r2, r3
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < RESP_MSG_TS_LEN; i++)
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	3301      	adds	r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b03      	cmp	r3, #3
 8001db0:	ddeb      	ble.n	8001d8a <resp_msg_get_ts+0x16>
  }
}
 8001db2:	bf00      	nop
 8001db4:	bf00      	nop
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <dis_msg_set>:

//TAG
void dis_msg_set(uint8_t *dis_field, const uint16_t dis)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	807b      	strh	r3, [r7, #2]
  for (int i = 0; i < 2; i++)  // v uint16_t l 2 byte
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	e00c      	b.n	8001dec <dis_msg_set+0x2c>
  {
    dis_field[i] = (dis >> (i * 8)) & 0xFF;
 8001dd2:	887a      	ldrh	r2, [r7, #2]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	00db      	lsls	r3, r3, #3
 8001dd8:	fa42 f103 	asr.w	r1, r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	b2ca      	uxtb	r2, r1
 8001de4:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 2; i++)  // v uint16_t l 2 byte
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	3301      	adds	r3, #1
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	ddef      	ble.n	8001dd2 <dis_msg_set+0x12>
  }
}
 8001df2:	bf00      	nop
 8001df4:	bf00      	nop
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <app_uwb_process_beacon_tag>:
//    }
//  }
//}
// TAG - Sa li logic x l beacon
void app_uwb_process_beacon_tag(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
  uint8_t slot_index = (TIM1->CNT) / 100;
 8001e06:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <app_uwb_process_beacon_tag+0x94>)
 8001e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0a:	4a23      	ldr	r2, [pc, #140]	@ (8001e98 <app_uwb_process_beacon_tag+0x98>)
 8001e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e10:	095b      	lsrs	r3, r3, #5
 8001e12:	71fb      	strb	r3, [r7, #7]
  
  if (slot_index == SLOT_BEACON && slot_index != prev_slot_index)
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d138      	bne.n	8001e8c <app_uwb_process_beacon_tag+0x8c>
 8001e1a:	4b20      	ldr	r3, [pc, #128]	@ (8001e9c <app_uwb_process_beacon_tag+0x9c>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	79fa      	ldrb	r2, [r7, #7]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d033      	beq.n	8001e8c <app_uwb_process_beacon_tag+0x8c>
  {
    // !!! KHNG GN prev_slot_index  y !!!
    
    if (!is_synced)
 8001e24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea0 <app_uwb_process_beacon_tag+0xa0>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10f      	bne.n	8001e4c <app_uwb_process_beacon_tag+0x4c>
    {
      // Cha sync - dng timeout di  tm beacon
      if (receive_beacon_and_sync(157)) 
 8001e2c:	209d      	movs	r0, #157	@ 0x9d
 8001e2e:	f7ff fd67 	bl	8001900 <receive_beacon_and_sync>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d029      	beq.n	8001e8c <app_uwb_process_beacon_tag+0x8c>
      {
        is_synced = 1;
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <app_uwb_process_beacon_tag+0xa0>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	701a      	strb	r2, [r3, #0]
        missed_beacon_count = 0;
 8001e3e:	4b19      	ldr	r3, [pc, #100]	@ (8001ea4 <app_uwb_process_beacon_tag+0xa4>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	701a      	strb	r2, [r3, #0]
        prev_slot_index = slot_index; // <-- CH GN KHI THNH CNG
 8001e44:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <app_uwb_process_beacon_tag+0x9c>)
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	7013      	strb	r3, [r2, #0]
          prev_slot_index = 99;  // Reset  c th vo li ngay
        }
      }
    }
  }
}
 8001e4a:	e01f      	b.n	8001e8c <app_uwb_process_beacon_tag+0x8c>
      prev_slot_index = slot_index;
 8001e4c:	4a13      	ldr	r2, [pc, #76]	@ (8001e9c <app_uwb_process_beacon_tag+0x9c>)
 8001e4e:	79fb      	ldrb	r3, [r7, #7]
 8001e50:	7013      	strb	r3, [r2, #0]
      if (receive_beacon_and_sync(15))
 8001e52:	200f      	movs	r0, #15
 8001e54:	f7ff fd54 	bl	8001900 <receive_beacon_and_sync>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <app_uwb_process_beacon_tag+0x66>
        missed_beacon_count = 0;  // Reset counter khi nhn c beacon
 8001e5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <app_uwb_process_beacon_tag+0xa4>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	701a      	strb	r2, [r3, #0]
}
 8001e64:	e012      	b.n	8001e8c <app_uwb_process_beacon_tag+0x8c>
        missed_beacon_count++;
 8001e66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea4 <app_uwb_process_beacon_tag+0xa4>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea4 <app_uwb_process_beacon_tag+0xa4>)
 8001e70:	701a      	strb	r2, [r3, #0]
        if (missed_beacon_count >= MAX_MISSED_BEACONS)
 8001e72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea4 <app_uwb_process_beacon_tag+0xa4>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d908      	bls.n	8001e8c <app_uwb_process_beacon_tag+0x8c>
          is_synced = 0;
 8001e7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <app_uwb_process_beacon_tag+0xa0>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
          missed_beacon_count = 0;
 8001e80:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <app_uwb_process_beacon_tag+0xa4>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]
          prev_slot_index = 99;  // Reset  c th vo li ngay
 8001e86:	4b05      	ldr	r3, [pc, #20]	@ (8001e9c <app_uwb_process_beacon_tag+0x9c>)
 8001e88:	2263      	movs	r2, #99	@ 0x63
 8001e8a:	701a      	strb	r2, [r3, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40010000 	.word	0x40010000
 8001e98:	51eb851f 	.word	0x51eb851f
 8001e9c:	20000054 	.word	0x20000054
 8001ea0:	2000031c 	.word	0x2000031c
 8001ea4:	200002f2 	.word	0x200002f2

08001ea8 <app_uwb_process_twr_tag>:
{
  return missed_beacon_count;
}
//TAG
void app_uwb_process_twr_tag(double *dis0, double *dis1, double *dis2, double *dis3)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
 8001eb4:	603b      	str	r3, [r7, #0]
	uint8_t slot_index = (TIM1->CNT) / 100;
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <app_uwb_process_twr_tag+0x7c>)
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eba:	4a1b      	ldr	r2, [pc, #108]	@ (8001f28 <app_uwb_process_twr_tag+0x80>)
 8001ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec0:	095b      	lsrs	r3, r3, #5
 8001ec2:	75fb      	strb	r3, [r7, #23]
	if (is_synced && slot_index != prev_slot_index)
 8001ec4:	4b19      	ldr	r3, [pc, #100]	@ (8001f2c <app_uwb_process_twr_tag+0x84>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d027      	beq.n	8001f1c <app_uwb_process_twr_tag+0x74>
 8001ecc:	4b18      	ldr	r3, [pc, #96]	@ (8001f30 <app_uwb_process_twr_tag+0x88>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	7dfa      	ldrb	r2, [r7, #23]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d022      	beq.n	8001f1c <app_uwb_process_twr_tag+0x74>
	{
      prev_slot_index = slot_index;
 8001ed6:	4a16      	ldr	r2, [pc, #88]	@ (8001f30 <app_uwb_process_twr_tag+0x88>)
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	7013      	strb	r3, [r2, #0]
      switch(slot_index)
 8001edc:	7dfb      	ldrb	r3, [r7, #23]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	2b03      	cmp	r3, #3
 8001ee2:	d81b      	bhi.n	8001f1c <app_uwb_process_twr_tag+0x74>
 8001ee4:	a201      	add	r2, pc, #4	@ (adr r2, 8001eec <app_uwb_process_twr_tag+0x44>)
 8001ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eea:	bf00      	nop
 8001eec:	08001efd 	.word	0x08001efd
 8001ef0:	08001f05 	.word	0x08001f05
 8001ef4:	08001f0d 	.word	0x08001f0d
 8001ef8:	08001f15 	.word	0x08001f15
      {
          case SLOT_TWR0:
              twr_tag(dis0);
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	f7ff fd9b 	bl	8001a38 <twr_tag>
              break;
 8001f02:	e00b      	b.n	8001f1c <app_uwb_process_twr_tag+0x74>
          case SLOT_TWR1:
              twr_tag(dis1);
 8001f04:	68b8      	ldr	r0, [r7, #8]
 8001f06:	f7ff fd97 	bl	8001a38 <twr_tag>
              break;
 8001f0a:	e007      	b.n	8001f1c <app_uwb_process_twr_tag+0x74>
          case SLOT_TWR2:
              twr_tag(dis2);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff fd93 	bl	8001a38 <twr_tag>
              break;
 8001f12:	e003      	b.n	8001f1c <app_uwb_process_twr_tag+0x74>
          case SLOT_TWR3:
              twr_tag(dis3);
 8001f14:	6838      	ldr	r0, [r7, #0]
 8001f16:	f7ff fd8f 	bl	8001a38 <twr_tag>
              break;
 8001f1a:	bf00      	nop
      }
	}
}
 8001f1c:	bf00      	nop
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40010000 	.word	0x40010000
 8001f28:	51eb851f 	.word	0x51eb851f
 8001f2c:	2000031c 	.word	0x2000031c
 8001f30:	20000054 	.word	0x20000054

08001f34 <app_uwb_process_dist_send>:
  }
}

//TAG
void app_uwb_process_dist_send(double dis0, double dis1, double dis2, double dis3)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08a      	sub	sp, #40	@ 0x28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	ed87 0b06 	vstr	d0, [r7, #24]
 8001f3e:	ed87 1b04 	vstr	d1, [r7, #16]
 8001f42:	ed87 2b02 	vstr	d2, [r7, #8]
 8001f46:	ed87 3b00 	vstr	d3, [r7]
	uint8_t slot_index = (TIM1->CNT) / 100;
 8001f4a:	4b14      	ldr	r3, [pc, #80]	@ (8001f9c <app_uwb_process_dist_send+0x68>)
 8001f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4e:	4a14      	ldr	r2, [pc, #80]	@ (8001fa0 <app_uwb_process_dist_send+0x6c>)
 8001f50:	fba2 2303 	umull	r2, r3, r2, r3
 8001f54:	095b      	lsrs	r3, r3, #5
 8001f56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (is_synced && slot_index != prev_slot_index && slot_index == SLOT_DIS_TX)
 8001f5a:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <app_uwb_process_dist_send+0x70>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d017      	beq.n	8001f92 <app_uwb_process_dist_send+0x5e>
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <app_uwb_process_dist_send+0x74>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d011      	beq.n	8001f92 <app_uwb_process_dist_send+0x5e>
 8001f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f72:	2b05      	cmp	r3, #5
 8001f74:	d10d      	bne.n	8001f92 <app_uwb_process_dist_send+0x5e>
	{
		prev_slot_index = slot_index;
 8001f76:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa8 <app_uwb_process_dist_send+0x74>)
 8001f78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f7c:	7013      	strb	r3, [r2, #0]
		distance_send(dis0, dis1, dis2, dis3);
 8001f7e:	ed97 3b00 	vldr	d3, [r7]
 8001f82:	ed97 2b02 	vldr	d2, [r7, #8]
 8001f86:	ed97 1b04 	vldr	d1, [r7, #16]
 8001f8a:	ed97 0b06 	vldr	d0, [r7, #24]
 8001f8e:	f7ff fe5d 	bl	8001c4c <distance_send>
	}
}
 8001f92:	bf00      	nop
 8001f94:	3728      	adds	r7, #40	@ 0x28
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	51eb851f 	.word	0x51eb851f
 8001fa4:	2000031c 	.word	0x2000031c
 8001fa8:	20000054 	.word	0x20000054

08001fac <get_signal_quality>:
      prev_slot_index = slot_index;
      if(anchor_id == 0) guide_send();
      memset(rx_buf,0,14);
  }
}
 int32_t get_signal_quality (void){
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
	dwt_rxdiag_t diagnostics;
	dwt_readdiagnostics(&diagnostics);
 8001fb2:	1d3b      	adds	r3, r7, #4
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f000 fc22 	bl	80027fe <dwt_readdiagnostics>
  int32_t quality = (int32_t)diagnostics.firstPathAmp2 - (int32_t)diagnostics.stdNoise;
 8001fba:	897b      	ldrh	r3, [r7, #10]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	893b      	ldrh	r3, [r7, #8]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	617b      	str	r3, [r7, #20]
  return quality; 
 8001fc4:	697b      	ldr	r3, [r7, #20]
 }
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <get_signal_data>:
 void get_signal_data(rssi_raw_data_t *raw_data){
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b084      	sub	sp, #16
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  raw_data->C = dwt_read16bitoffsetreg(RX_FQUAL_ID,CIR_PWR_OFFSET);
 8001fd6:	2106      	movs	r1, #6
 8001fd8:	2012      	movs	r0, #18
 8001fda:	f000 fd27 	bl	8002a2c <dwt_read16bitoffsetreg>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	801a      	strh	r2, [r3, #0]
  uint32_t rx_finfo_reg;
  rx_finfo_reg = dwt_read32bitreg(RX_FINFO_ID);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	2010      	movs	r0, #16
 8001fea:	f000 fcf8 	bl	80029de <dwt_read32bitoffsetreg>
 8001fee:	60f8      	str	r0, [r7, #12]
  raw_data->N = (uint16_t)((rx_finfo_reg & RX_FINFO_RXPACC_MASK)>> RX_FINFO_RXPACC_SHIFT);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	0d1b      	lsrs	r3, r3, #20
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	805a      	strh	r2, [r3, #2]
 }
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
	...

08002004 <calculate_rssi_formula>:

static float calculate_rssi_formula(float base, float N, uint8_t prf)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af00      	add	r7, sp, #0
 800200a:	ed87 0a03 	vstr	s0, [r7, #12]
 800200e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
    float A, corrFac;
    float rssi_dbm;
    if (prf == DWT_PRF_16M)
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d104      	bne.n	8002026 <calculate_rssi_formula+0x22>
    {
        A = 113.77f;
 800201c:	4b20      	ldr	r3, [pc, #128]	@ (80020a0 <calculate_rssi_formula+0x9c>)
 800201e:	61fb      	str	r3, [r7, #28]
        corrFac = 2.3334f;
 8002020:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <calculate_rssi_formula+0xa0>)
 8002022:	61bb      	str	r3, [r7, #24]
 8002024:	e003      	b.n	800202e <calculate_rssi_formula+0x2a>
    }
    else
    {
        A = 121.74f;
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <calculate_rssi_formula+0xa4>)
 8002028:	61fb      	str	r3, [r7, #28]
        corrFac = 1.1667f;
 800202a:	4b20      	ldr	r3, [pc, #128]	@ (80020ac <calculate_rssi_formula+0xa8>)
 800202c:	61bb      	str	r3, [r7, #24]
    }
    rssi_dbm = 10.0f * log10f(base / (N * N)) - A;
 800202e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002032:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002036:	ed97 7a03 	vldr	s14, [r7, #12]
 800203a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800203e:	eeb0 0a66 	vmov.f32	s0, s13
 8002042:	f007 fd21 	bl	8009a88 <log10f>
 8002046:	eef0 7a40 	vmov.f32	s15, s0
 800204a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800204e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002052:	edd7 7a07 	vldr	s15, [r7, #28]
 8002056:	ee77 7a67 	vsub.f32	s15, s14, s15
 800205a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (rssi_dbm > -88.0f)
 800205e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002062:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80020b0 <calculate_rssi_formula+0xac>
 8002066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800206a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206e:	dd0f      	ble.n	8002090 <calculate_rssi_formula+0x8c>
    {
        rssi_dbm += (rssi_dbm + 88.0f) * corrFac;
 8002070:	edd7 7a05 	vldr	s15, [r7, #20]
 8002074:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80020b4 <calculate_rssi_formula+0xb0>
 8002078:	ee37 7a87 	vadd.f32	s14, s15, s14
 800207c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002080:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002084:	ed97 7a05 	vldr	s14, [r7, #20]
 8002088:	ee77 7a27 	vadd.f32	s15, s14, s15
 800208c:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return rssi_dbm;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	ee07 3a90 	vmov	s15, r3
}
 8002096:	eeb0 0a67 	vmov.f32	s0, s15
 800209a:	3720      	adds	r7, #32
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	42e38a3d 	.word	0x42e38a3d
 80020a4:	4015566d 	.word	0x4015566d
 80020a8:	42f37ae1 	.word	0x42f37ae1
 80020ac:	3f95566d 	.word	0x3f95566d
 80020b0:	c2b00000 	.word	0xc2b00000
 80020b4:	42b00000 	.word	0x42b00000

080020b8 <get_rssi_dBm>:
float get_rssi_dBm(const rssi_raw_data_t *raw_data, uint8_t prf)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	70fb      	strb	r3, [r7, #3]
    float C_float = (float)raw_data->C;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	881b      	ldrh	r3, [r3, #0]
 80020c8:	ee07 3a90 	vmov	s15, r3
 80020cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020d0:	edc7 7a05 	vstr	s15, [r7, #20]
    float N_float = (float)raw_data->N;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	885b      	ldrh	r3, [r3, #2]
 80020d8:	ee07 3a90 	vmov	s15, r3
 80020dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020e0:	edc7 7a04 	vstr	s15, [r7, #16]
    if (N_float == 0)
 80020e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80020e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	d102      	bne.n	80020f8 <get_rssi_dBm+0x40>
    {
        return -150.0f; 
 80020f2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800212c <get_rssi_dBm+0x74>
 80020f6:	e014      	b.n	8002122 <get_rssi_dBm+0x6a>
    }

    float twoPower17 = 131072.0f;
 80020f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80020fc:	60fb      	str	r3, [r7, #12]
    float base = C_float * twoPower17;
 80020fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8002102:	edd7 7a03 	vldr	s15, [r7, #12]
 8002106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800210a:	edc7 7a02 	vstr	s15, [r7, #8]

    return calculate_rssi_formula(base, N_float, prf);
 800210e:	78fb      	ldrb	r3, [r7, #3]
 8002110:	4618      	mov	r0, r3
 8002112:	edd7 0a04 	vldr	s1, [r7, #16]
 8002116:	ed97 0a02 	vldr	s0, [r7, #8]
 800211a:	f7ff ff73 	bl	8002004 <calculate_rssi_formula>
 800211e:	eef0 7a40 	vmov.f32	s15, s0
}
 8002122:	eeb0 0a67 	vmov.f32	s0, s15
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	c3160000 	.word	0xc3160000

08002130 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8002130:	b590      	push	{r4, r7, lr}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	82fb      	strh	r3, [r7, #22]
    uint32 ldo_tune = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8002140:	4ba1      	ldr	r3, [pc, #644]	@ (80023c8 <dwt_initialise+0x298>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2200      	movs	r2, #0
 8002146:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 8002148:	4b9f      	ldr	r3, [pc, #636]	@ (80023c8 <dwt_initialise+0x298>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2200      	movs	r2, #0
 800214e:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8002150:	4b9d      	ldr	r3, [pc, #628]	@ (80023c8 <dwt_initialise+0x298>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2200      	movs	r2, #0
 8002156:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 8002158:	4b9b      	ldr	r3, [pc, #620]	@ (80023c8 <dwt_initialise+0x298>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2200      	movs	r2, #0
 800215e:	629a      	str	r2, [r3, #40]	@ 0x28
    pdw1000local->cbRxOk = NULL;
 8002160:	4b99      	ldr	r3, [pc, #612]	@ (80023c8 <dwt_initialise+0x298>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2200      	movs	r2, #0
 8002166:	62da      	str	r2, [r3, #44]	@ 0x2c
    pdw1000local->cbRxTo = NULL;
 8002168:	4b97      	ldr	r3, [pc, #604]	@ (80023c8 <dwt_initialise+0x298>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2200      	movs	r2, #0
 800216e:	631a      	str	r2, [r3, #48]	@ 0x30
    pdw1000local->cbRxErr = NULL;
 8002170:	4b95      	ldr	r3, [pc, #596]	@ (80023c8 <dwt_initialise+0x298>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2200      	movs	r2, #0
 8002176:	635a      	str	r2, [r3, #52]	@ 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 8002178:	f000 f92c 	bl	80023d4 <dwt_readdevid>
 800217c:	4603      	mov	r3, r0
 800217e:	4a93      	ldr	r2, [pc, #588]	@ (80023cc <dwt_initialise+0x29c>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d002      	beq.n	800218a <dwt_initialise+0x5a>
    {
        return DWT_ERROR ;
 8002184:	f04f 33ff 	mov.w	r3, #4294967295
 8002188:	e119      	b.n	80023be <dwt_initialise+0x28e>
    }
    else dwm_id = 0x0130;
 800218a:	4b91      	ldr	r3, [pc, #580]	@ (80023d0 <dwt_initialise+0x2a0>)
 800218c:	f44f 7298 	mov.w	r2, #304	@ 0x130
 8002190:	601a      	str	r2, [r3, #0]

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <dwt_initialise+0x70>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 800219c:	f000 ff14 	bl	8002fc8 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d004      	beq.n	80021b4 <dwt_initialise+0x84>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d102      	bne.n	80021ba <dwt_initialise+0x8a>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 80021b4:	2000      	movs	r0, #0
 80021b6:	f000 fd39 	bl	8002c2c <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 80021ba:	2204      	movs	r2, #4
 80021bc:	2100      	movs	r1, #0
 80021be:	2024      	movs	r0, #36	@ 0x24
 80021c0:	f000 fc62 	bl	8002a88 <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d116      	bne.n	80021fc <dwt_initialise+0xcc>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 80021ce:	2004      	movs	r0, #4
 80021d0:	f000 fcb0 	bl	8002b34 <_dwt_otpread>
 80021d4:	6138      	str	r0, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d01f      	beq.n	800221e <dwt_initialise+0xee>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 80021de:	2202      	movs	r2, #2
 80021e0:	2112      	movs	r1, #18
 80021e2:	202d      	movs	r0, #45	@ 0x2d
 80021e4:	f000 fc50 	bl	8002a88 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 80021e8:	4b77      	ldr	r3, [pc, #476]	@ (80023c8 <dwt_initialise+0x298>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	8ada      	ldrh	r2, [r3, #22]
 80021ee:	4b76      	ldr	r3, [pc, #472]	@ (80023c8 <dwt_initialise+0x298>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80021f6:	b292      	uxth	r2, r2
 80021f8:	82da      	strh	r2, [r3, #22]
 80021fa:	e010      	b.n	800221e <dwt_initialise+0xee>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 80021fc:	2130      	movs	r1, #48	@ 0x30
 80021fe:	2028      	movs	r0, #40	@ 0x28
 8002200:	f000 fbed 	bl	80029de <dwt_read32bitoffsetreg>
 8002204:	4603      	mov	r3, r0
 8002206:	f1b3 3f88 	cmp.w	r3, #2290649224	@ 0x88888888
 800220a:	d008      	beq.n	800221e <dwt_initialise+0xee>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 800220c:	4b6e      	ldr	r3, [pc, #440]	@ (80023c8 <dwt_initialise+0x298>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	8ada      	ldrh	r2, [r3, #22]
 8002212:	4b6d      	ldr	r3, [pc, #436]	@ (80023c8 <dwt_initialise+0x298>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800221a:	b292      	uxth	r2, r2
 800221c:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d009      	beq.n	800223c <dwt_initialise+0x10c>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d011      	beq.n	8002256 <dwt_initialise+0x126>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f003 0308 	and.w	r3, r3, #8
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00c      	beq.n	8002256 <dwt_initialise+0x126>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 800223c:	201e      	movs	r0, #30
 800223e:	f000 fc79 	bl	8002b34 <_dwt_otpread>
 8002242:	4603      	mov	r3, r0
 8002244:	82fb      	strh	r3, [r7, #22]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 8002246:	8afb      	ldrh	r3, [r7, #22]
 8002248:	0a1b      	lsrs	r3, r3, #8
 800224a:	b29a      	uxth	r2, r3
 800224c:	4b5e      	ldr	r3, [pc, #376]	@ (80023c8 <dwt_initialise+0x298>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	b2d2      	uxtb	r2, r2
 8002252:	72da      	strb	r2, [r3, #11]
 8002254:	e003      	b.n	800225e <dwt_initialise+0x12e>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 8002256:	4b5c      	ldr	r3, [pc, #368]	@ (80023c8 <dwt_initialise+0x298>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2200      	movs	r2, #0
 800225c:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10b      	bne.n	8002280 <dwt_initialise+0x150>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 8002268:	8afb      	ldrh	r3, [r7, #22]
 800226a:	f003 031f 	and.w	r3, r3, #31
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <dwt_initialise+0x146>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 8002272:	2310      	movs	r3, #16
 8002274:	82fb      	strh	r3, [r7, #22]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 8002276:	8afb      	ldrh	r3, [r7, #22]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f000 feca 	bl	8003014 <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	d007      	beq.n	800229a <dwt_initialise+0x16a>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 800228a:	4b4f      	ldr	r3, [pc, #316]	@ (80023c8 <dwt_initialise+0x298>)
 800228c:	681c      	ldr	r4, [r3, #0]
 800228e:	2006      	movs	r0, #6
 8002290:	f000 fc50 	bl	8002b34 <_dwt_otpread>
 8002294:	4603      	mov	r3, r0
 8002296:	6023      	str	r3, [r4, #0]
 8002298:	e003      	b.n	80022a2 <dwt_initialise+0x172>
    }
    else
    {
        pdw1000local->partID = 0;
 800229a:	4b4b      	ldr	r3, [pc, #300]	@ (80023c8 <dwt_initialise+0x298>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f003 0320 	and.w	r3, r3, #32
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d007      	beq.n	80022bc <dwt_initialise+0x18c>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 80022ac:	4b46      	ldr	r3, [pc, #280]	@ (80023c8 <dwt_initialise+0x298>)
 80022ae:	681c      	ldr	r4, [r3, #0]
 80022b0:	2007      	movs	r0, #7
 80022b2:	f000 fc3f 	bl	8002b34 <_dwt_otpread>
 80022b6:	4603      	mov	r3, r0
 80022b8:	6063      	str	r3, [r4, #4]
 80022ba:	e003      	b.n	80022c4 <dwt_initialise+0x194>
    }
    else
    {
        pdw1000local->lotID = 0;
 80022bc:	4b42      	ldr	r3, [pc, #264]	@ (80023c8 <dwt_initialise+0x298>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2200      	movs	r2, #0
 80022c2:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d008      	beq.n	80022e0 <dwt_initialise+0x1b0>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 80022ce:	2008      	movs	r0, #8
 80022d0:	f000 fc30 	bl	8002b34 <_dwt_otpread>
 80022d4:	4602      	mov	r2, r0
 80022d6:	4b3c      	ldr	r3, [pc, #240]	@ (80023c8 <dwt_initialise+0x298>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	721a      	strb	r2, [r3, #8]
 80022de:	e003      	b.n	80022e8 <dwt_initialise+0x1b8>
    }
    else
    {
        pdw1000local->vBatP = 0;
 80022e0:	4b39      	ldr	r3, [pc, #228]	@ (80023c8 <dwt_initialise+0x298>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2200      	movs	r2, #0
 80022e6:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d008      	beq.n	8002304 <dwt_initialise+0x1d4>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 80022f2:	2009      	movs	r0, #9
 80022f4:	f000 fc1e 	bl	8002b34 <_dwt_otpread>
 80022f8:	4602      	mov	r2, r0
 80022fa:	4b33      	ldr	r3, [pc, #204]	@ (80023c8 <dwt_initialise+0x298>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	b2d2      	uxtb	r2, r2
 8002300:	725a      	strb	r2, [r3, #9]
 8002302:	e003      	b.n	800230c <dwt_initialise+0x1dc>
    }
    else
    {
        pdw1000local->tempP = 0;
 8002304:	4b30      	ldr	r3, [pc, #192]	@ (80023c8 <dwt_initialise+0x298>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2200      	movs	r2, #0
 800230a:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d121      	bne.n	800235a <dwt_initialise+0x22a>
    {
        if(DWT_LOADUCODE & config)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00b      	beq.n	8002338 <dwt_initialise+0x208>
        {
            _dwt_loaducodefromrom();
 8002320:	f000 fc55 	bl	8002bce <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 8002324:	4b28      	ldr	r3, [pc, #160]	@ (80023c8 <dwt_initialise+0x298>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	8ada      	ldrh	r2, [r3, #22]
 800232a:	4b27      	ldr	r3, [pc, #156]	@ (80023c8 <dwt_initialise+0x298>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002332:	b292      	uxth	r2, r2
 8002334:	82da      	strh	r2, [r3, #22]
 8002336:	e01e      	b.n	8002376 <dwt_initialise+0x246>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 8002338:	2105      	movs	r1, #5
 800233a:	2036      	movs	r0, #54	@ 0x36
 800233c:	f000 fb76 	bl	8002a2c <dwt_read16bitoffsetreg>
 8002340:	4603      	mov	r3, r0
 8002342:	81fb      	strh	r3, [r7, #14]
            rega &= 0xFDFF ; // Clear LDERUN bit
 8002344:	89fb      	ldrh	r3, [r7, #14]
 8002346:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800234a:	81fb      	strh	r3, [r7, #14]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 800234c:	89fb      	ldrh	r3, [r7, #14]
 800234e:	461a      	mov	r2, r3
 8002350:	2105      	movs	r1, #5
 8002352:	2036      	movs	r0, #54	@ 0x36
 8002354:	f000 fbab 	bl	8002aae <dwt_write16bitoffsetreg>
 8002358:	e00d      	b.n	8002376 <dwt_initialise+0x246>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	2b00      	cmp	r3, #0
 8002362:	d108      	bne.n	8002376 <dwt_initialise+0x246>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 8002364:	4b18      	ldr	r3, [pc, #96]	@ (80023c8 <dwt_initialise+0x298>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	8ada      	ldrh	r2, [r3, #22]
 800236a:	4b17      	ldr	r3, [pc, #92]	@ (80023c8 <dwt_initialise+0x298>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002372:	b292      	uxth	r2, r2
 8002374:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8002376:	2001      	movs	r0, #1
 8002378:	f000 fc58 	bl	8002c2c <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 800237c:	2200      	movs	r2, #0
 800237e:	210a      	movs	r1, #10
 8002380:	202c      	movs	r0, #44	@ 0x2c
 8002382:	f000 fb81 	bl	8002a88 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 8002386:	4b10      	ldr	r3, [pc, #64]	@ (80023c8 <dwt_initialise+0x298>)
 8002388:	681c      	ldr	r4, [r3, #0]
 800238a:	2100      	movs	r1, #0
 800238c:	2004      	movs	r0, #4
 800238e:	f000 fb26 	bl	80029de <dwt_read32bitoffsetreg>
 8002392:	4603      	mov	r3, r0
 8002394:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 8002396:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <dwt_initialise+0x298>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	0c1b      	lsrs	r3, r3, #16
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <dwt_initialise+0x298>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f002 0203 	and.w	r2, r2, #3
 80023a8:	b2d2      	uxtb	r2, r2
 80023aa:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <dwt_initialise+0x298>)
 80023ae:	681c      	ldr	r4, [r3, #0]
 80023b0:	2100      	movs	r1, #0
 80023b2:	2008      	movs	r0, #8
 80023b4:	f000 fb13 	bl	80029de <dwt_read32bitoffsetreg>
 80023b8:	4603      	mov	r3, r0
 80023ba:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 80023bc:	2300      	movs	r3, #0

} // end dwt_initialise()
 80023be:	4618      	mov	r0, r3
 80023c0:	371c      	adds	r7, #28
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd90      	pop	{r4, r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000058 	.word	0x20000058
 80023cc:	deca0130 	.word	0xdeca0130
 80023d0:	20000328 	.word	0x20000328

080023d4 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 80023d8:	2100      	movs	r1, #0
 80023da:	2000      	movs	r0, #0
 80023dc:	f000 faff 	bl	80029de <dwt_read32bitoffsetreg>
 80023e0:	4603      	mov	r3, r0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	75fb      	strb	r3, [r7, #23]
    uint8 useDWnsSFD = 0;
 80023f4:	2300      	movs	r3, #0
 80023f6:	75bb      	strb	r3, [r7, #22]
    uint8 chan = config->chan ;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	74fb      	strb	r3, [r7, #19]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	795b      	ldrb	r3, [r3, #5]
 8002402:	461a      	mov	r2, r3
 8002404:	4ba1      	ldr	r3, [pc, #644]	@ (800268c <dwt_configure+0x2a4>)
 8002406:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800240a:	82bb      	strh	r3, [r7, #20]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	785b      	ldrb	r3, [r3, #1]
 8002410:	3b01      	subs	r3, #1
 8002412:	74bb      	strb	r3, [r7, #18]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8002414:	7cfb      	ldrb	r3, [r7, #19]
 8002416:	2b04      	cmp	r3, #4
 8002418:	d002      	beq.n	8002420 <dwt_configure+0x38>
 800241a:	7cfb      	ldrb	r3, [r7, #19]
 800241c:	2b07      	cmp	r3, #7
 800241e:	d101      	bne.n	8002424 <dwt_configure+0x3c>
 8002420:	2301      	movs	r3, #1
 8002422:	e000      	b.n	8002426 <dwt_configure+0x3e>
 8002424:	2300      	movs	r3, #0
 8002426:	747b      	strb	r3, [r7, #17]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	79db      	ldrb	r3, [r3, #7]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10b      	bne.n	8002448 <dwt_configure+0x60>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 8002430:	4b97      	ldr	r3, [pc, #604]	@ (8002690 <dwt_configure+0x2a8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	691a      	ldr	r2, [r3, #16]
 8002436:	4b96      	ldr	r3, [pc, #600]	@ (8002690 <dwt_configure+0x2a8>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800243e:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8002440:	8abb      	ldrh	r3, [r7, #20]
 8002442:	08db      	lsrs	r3, r3, #3
 8002444:	82bb      	strh	r3, [r7, #20]
 8002446:	e007      	b.n	8002458 <dwt_configure+0x70>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 8002448:	4b91      	ldr	r3, [pc, #580]	@ (8002690 <dwt_configure+0x2a8>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691a      	ldr	r2, [r3, #16]
 800244e:	4b90      	ldr	r3, [pc, #576]	@ (8002690 <dwt_configure+0x2a8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 8002456:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 8002458:	4b8d      	ldr	r3, [pc, #564]	@ (8002690 <dwt_configure+0x2a8>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	7a12      	ldrb	r2, [r2, #8]
 8002460:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8002462:	4b8b      	ldr	r3, [pc, #556]	@ (8002690 <dwt_configure+0x2a8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	691a      	ldr	r2, [r3, #16]
 8002468:	4b89      	ldr	r3, [pc, #548]	@ (8002690 <dwt_configure+0x2a8>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8002470:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8002472:	4b87      	ldr	r3, [pc, #540]	@ (8002690 <dwt_configure+0x2a8>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6919      	ldr	r1, [r3, #16]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	7a1b      	ldrb	r3, [r3, #8]
 800247c:	041b      	lsls	r3, r3, #16
 800247e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002482:	4b83      	ldr	r3, [pc, #524]	@ (8002690 <dwt_configure+0x2a8>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	430a      	orrs	r2, r1
 8002488:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800248a:	4b81      	ldr	r3, [pc, #516]	@ (8002690 <dwt_configure+0x2a8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	461a      	mov	r2, r3
 8002492:	2100      	movs	r1, #0
 8002494:	2004      	movs	r0, #4
 8002496:	f000 fb26 	bl	8002ae6 <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 800249a:	8abb      	ldrh	r3, [r7, #20]
 800249c:	461a      	mov	r2, r3
 800249e:	f642 0104 	movw	r1, #10244	@ 0x2804
 80024a2:	202e      	movs	r0, #46	@ 0x2e
 80024a4:	f000 fb03 	bl	8002aae <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 80024a8:	7cbb      	ldrb	r3, [r7, #18]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 fb6f 	bl	8002b8e <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 80024b0:	7cfb      	ldrb	r3, [r7, #19]
 80024b2:	4a78      	ldr	r2, [pc, #480]	@ (8002694 <dwt_configure+0x2ac>)
 80024b4:	5cd3      	ldrb	r3, [r2, r3]
 80024b6:	461a      	mov	r2, r3
 80024b8:	4b77      	ldr	r3, [pc, #476]	@ (8002698 <dwt_configure+0x2b0>)
 80024ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024be:	461a      	mov	r2, r3
 80024c0:	2107      	movs	r1, #7
 80024c2:	202b      	movs	r0, #43	@ 0x2b
 80024c4:	f000 fb0f 	bl	8002ae6 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 80024c8:	7cfb      	ldrb	r3, [r7, #19]
 80024ca:	4a72      	ldr	r2, [pc, #456]	@ (8002694 <dwt_configure+0x2ac>)
 80024cc:	5cd3      	ldrb	r3, [r2, r3]
 80024ce:	461a      	mov	r2, r3
 80024d0:	4b72      	ldr	r3, [pc, #456]	@ (800269c <dwt_configure+0x2b4>)
 80024d2:	5c9b      	ldrb	r3, [r3, r2]
 80024d4:	461a      	mov	r2, r3
 80024d6:	210b      	movs	r1, #11
 80024d8:	202b      	movs	r0, #43	@ 0x2b
 80024da:	f000 fad5 	bl	8002a88 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 80024de:	7c7b      	ldrb	r3, [r7, #17]
 80024e0:	4a6f      	ldr	r2, [pc, #444]	@ (80026a0 <dwt_configure+0x2b8>)
 80024e2:	5cd3      	ldrb	r3, [r2, r3]
 80024e4:	461a      	mov	r2, r3
 80024e6:	210b      	movs	r1, #11
 80024e8:	2028      	movs	r0, #40	@ 0x28
 80024ea:	f000 facd 	bl	8002a88 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 80024ee:	7cfb      	ldrb	r3, [r7, #19]
 80024f0:	4a68      	ldr	r2, [pc, #416]	@ (8002694 <dwt_configure+0x2ac>)
 80024f2:	5cd3      	ldrb	r3, [r2, r3]
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b6b      	ldr	r3, [pc, #428]	@ (80026a4 <dwt_configure+0x2bc>)
 80024f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fc:	461a      	mov	r2, r3
 80024fe:	210c      	movs	r1, #12
 8002500:	2028      	movs	r0, #40	@ 0x28
 8002502:	f000 faf0 	bl	8002ae6 <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	79db      	ldrb	r3, [r3, #7]
 800250a:	4618      	mov	r0, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	799b      	ldrb	r3, [r3, #6]
 8002510:	4619      	mov	r1, r3
 8002512:	4a65      	ldr	r2, [pc, #404]	@ (80026a8 <dwt_configure+0x2c0>)
 8002514:	0043      	lsls	r3, r0, #1
 8002516:	440b      	add	r3, r1
 8002518:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800251c:	461a      	mov	r2, r3
 800251e:	2102      	movs	r1, #2
 8002520:	2027      	movs	r0, #39	@ 0x27
 8002522:	f000 fac4 	bl	8002aae <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 8002526:	7cbb      	ldrb	r3, [r7, #18]
 8002528:	4a60      	ldr	r2, [pc, #384]	@ (80026ac <dwt_configure+0x2c4>)
 800252a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800252e:	461a      	mov	r2, r3
 8002530:	2104      	movs	r1, #4
 8002532:	2027      	movs	r0, #39	@ 0x27
 8002534:	f000 fabb 	bl	8002aae <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	79db      	ldrb	r3, [r3, #7]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d105      	bne.n	800254c <dwt_configure+0x164>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8002540:	2264      	movs	r2, #100	@ 0x64
 8002542:	2106      	movs	r1, #6
 8002544:	2027      	movs	r0, #39	@ 0x27
 8002546:	f000 fab2 	bl	8002aae <dwt_write16bitoffsetreg>
 800254a:	e018      	b.n	800257e <dwt_configure+0x196>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	789b      	ldrb	r3, [r3, #2]
 8002550:	2b04      	cmp	r3, #4
 8002552:	d10a      	bne.n	800256a <dwt_configure+0x182>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8002554:	2210      	movs	r2, #16
 8002556:	2106      	movs	r1, #6
 8002558:	2027      	movs	r0, #39	@ 0x27
 800255a:	f000 faa8 	bl	8002aae <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 800255e:	2210      	movs	r2, #16
 8002560:	2126      	movs	r1, #38	@ 0x26
 8002562:	2027      	movs	r0, #39	@ 0x27
 8002564:	f000 fa90 	bl	8002a88 <dwt_write8bitoffsetreg>
 8002568:	e009      	b.n	800257e <dwt_configure+0x196>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 800256a:	2220      	movs	r2, #32
 800256c:	2106      	movs	r1, #6
 800256e:	2027      	movs	r0, #39	@ 0x27
 8002570:	f000 fa9d 	bl	8002aae <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8002574:	2228      	movs	r2, #40	@ 0x28
 8002576:	2126      	movs	r1, #38	@ 0x26
 8002578:	2027      	movs	r0, #39	@ 0x27
 800257a:	f000 fa85 	bl	8002a88 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 800257e:	7cbb      	ldrb	r3, [r7, #18]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	78d2      	ldrb	r2, [r2, #3]
 8002584:	4611      	mov	r1, r2
 8002586:	4a4a      	ldr	r2, [pc, #296]	@ (80026b0 <dwt_configure+0x2c8>)
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	440b      	add	r3, r1
 800258c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002590:	461a      	mov	r2, r3
 8002592:	2108      	movs	r1, #8
 8002594:	2027      	movs	r0, #39	@ 0x27
 8002596:	f000 faa6 	bl	8002ae6 <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	895b      	ldrh	r3, [r3, #10]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <dwt_configure+0x1c2>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f241 0241 	movw	r2, #4161	@ 0x1041
 80025a8:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	895b      	ldrh	r3, [r3, #10]
 80025ae:	461a      	mov	r2, r3
 80025b0:	2120      	movs	r1, #32
 80025b2:	2027      	movs	r0, #39	@ 0x27
 80025b4:	f000 fa7b 	bl	8002aae <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 80025b8:	4b3e      	ldr	r3, [pc, #248]	@ (80026b4 <dwt_configure+0x2cc>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	461a      	mov	r2, r3
 80025be:	210c      	movs	r1, #12
 80025c0:	2023      	movs	r0, #35	@ 0x23
 80025c2:	f000 fa90 	bl	8002ae6 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 80025c6:	7cbb      	ldrb	r3, [r7, #18]
 80025c8:	4a3a      	ldr	r2, [pc, #232]	@ (80026b4 <dwt_configure+0x2cc>)
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	4413      	add	r3, r2
 80025ce:	889b      	ldrh	r3, [r3, #4]
 80025d0:	461a      	mov	r2, r3
 80025d2:	2104      	movs	r1, #4
 80025d4:	2023      	movs	r0, #35	@ 0x23
 80025d6:	f000 fa6a 	bl	8002aae <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	799b      	ldrb	r3, [r3, #6]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00d      	beq.n	80025fe <dwt_configure+0x216>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	79db      	ldrb	r3, [r3, #7]
 80025e6:	461a      	mov	r2, r3
 80025e8:	4b33      	ldr	r3, [pc, #204]	@ (80026b8 <dwt_configure+0x2d0>)
 80025ea:	5c9b      	ldrb	r3, [r3, r2]
 80025ec:	461a      	mov	r2, r3
 80025ee:	2100      	movs	r1, #0
 80025f0:	2021      	movs	r0, #33	@ 0x21
 80025f2:	f000 fa49 	bl	8002a88 <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 80025f6:	2303      	movs	r3, #3
 80025f8:	75fb      	strb	r3, [r7, #23]
        useDWnsSFD = 1 ;
 80025fa:	2301      	movs	r3, #1
 80025fc:	75bb      	strb	r3, [r7, #22]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80025fe:	7cfb      	ldrb	r3, [r7, #19]
 8002600:	f003 020f 	and.w	r2, r3, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8002604:	7cfb      	ldrb	r3, [r7, #19]
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	b2db      	uxtb	r3, r3
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800260a:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	785b      	ldrb	r3, [r3, #1]
 8002610:	049b      	lsls	r3, r3, #18
 8002612:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8002616:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8002618:	7dfb      	ldrb	r3, [r7, #23]
 800261a:	051b      	lsls	r3, r3, #20
 800261c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8002620:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8002622:	7dbb      	ldrb	r3, [r7, #22]
 8002624:	045b      	lsls	r3, r3, #17
 8002626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 800262a:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	791b      	ldrb	r3, [r3, #4]
 8002630:	059b      	lsls	r3, r3, #22
 8002632:	f003 63f8 	and.w	r3, r3, #130023424	@ 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8002636:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	795b      	ldrb	r3, [r3, #5]
 800263c:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	2100      	movs	r1, #0
 8002646:	201f      	movs	r0, #31
 8002648:	f000 fa4d 	bl	8002ae6 <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	789a      	ldrb	r2, [r3, #2]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	785b      	ldrb	r3, [r3, #1]
 8002654:	4313      	orrs	r3, r2
 8002656:	b2db      	uxtb	r3, r3
 8002658:	0419      	lsls	r1, r3, #16
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	79db      	ldrb	r3, [r3, #7]
 800265e:	035a      	lsls	r2, r3, #13
 8002660:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <dwt_configure+0x2a8>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 8002668:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <dwt_configure+0x2a8>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	461a      	mov	r2, r3
 8002670:	2100      	movs	r1, #0
 8002672:	2008      	movs	r0, #8
 8002674:	f000 fa37 	bl	8002ae6 <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 8002678:	2242      	movs	r2, #66	@ 0x42
 800267a:	2100      	movs	r1, #0
 800267c:	200d      	movs	r0, #13
 800267e:	f000 fa03 	bl	8002a88 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8002682:	bf00      	nop
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	08009e34 	.word	0x08009e34
 8002690:	20000058 	.word	0x20000058
 8002694:	08009db4 	.word	0x08009db4
 8002698:	08009dd4 	.word	0x08009dd4
 800269c:	08009dec 	.word	0x08009dec
 80026a0:	08009df4 	.word	0x08009df4
 80026a4:	08009dbc 	.word	0x08009dbc
 80026a8:	08009e04 	.word	0x08009e04
 80026ac:	08009e10 	.word	0x08009e10
 80026b0:	08009e14 	.word	0x08009e14
 80026b4:	08009df8 	.word	0x08009df8
 80026b8:	08009e00 	.word	0x08009e00

080026bc <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	80fb      	strh	r3, [r7, #6]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	461a      	mov	r2, r3
 80026ca:	f641 0104 	movw	r1, #6148	@ 0x1804
 80026ce:	202e      	movs	r0, #46	@ 0x2e
 80026d0:	f000 f9ed 	bl	8002aae <dwt_write16bitoffsetreg>
}
 80026d4:	bf00      	nop
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	80fb      	strh	r3, [r7, #6]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	461a      	mov	r2, r3
 80026ea:	2100      	movs	r1, #0
 80026ec:	2018      	movs	r0, #24
 80026ee:	f000 f9de 	bl	8002aae <dwt_write16bitoffsetreg>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	6039      	str	r1, [r7, #0]
 8002704:	80fb      	strh	r3, [r7, #6]
 8002706:	4613      	mov	r3, r2
 8002708:	80bb      	strh	r3, [r7, #4]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 800270a:	88ba      	ldrh	r2, [r7, #4]
 800270c:	88fb      	ldrh	r3, [r7, #6]
 800270e:	4413      	add	r3, r2
 8002710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002714:	dc09      	bgt.n	800272a <dwt_writetxdata+0x30>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 8002716:	88fb      	ldrh	r3, [r7, #6]
 8002718:	3b02      	subs	r3, #2
 800271a:	461a      	mov	r2, r3
 800271c:	88b9      	ldrh	r1, [r7, #4]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2009      	movs	r0, #9
 8002722:	f000 f8b1 	bl	8002888 <dwt_writetodevice>
        return DWT_SUCCESS;
 8002726:	2300      	movs	r3, #0
 8002728:	e001      	b.n	800272e <dwt_writetxdata+0x34>
    }
    else
    {
        return DWT_ERROR;
 800272a:	f04f 33ff 	mov.w	r3, #4294967295
    }
} // end dwt_writetxdata()
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	603a      	str	r2, [r7, #0]
 8002742:	80fb      	strh	r3, [r7, #6]
 8002744:	460b      	mov	r3, r1
 8002746:	80bb      	strh	r3, [r7, #4]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 8002748:	4b0a      	ldr	r3, [pc, #40]	@ (8002774 <dwt_writetxfctrl+0x3c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	431a      	orrs	r2, r3
 8002752:	88bb      	ldrh	r3, [r7, #4]
 8002754:	059b      	lsls	r3, r3, #22
 8002756:	431a      	orrs	r2, r3
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	03db      	lsls	r3, r3, #15
 800275c:	4313      	orrs	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	2100      	movs	r1, #0
 8002764:	2008      	movs	r0, #8
 8002766:	f000 f9be 	bl	8002ae6 <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 800276a:	bf00      	nop
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20000058 	.word	0x20000058

08002778 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	460b      	mov	r3, r1
 8002782:	807b      	strh	r3, [r7, #2]
 8002784:	4613      	mov	r3, r2
 8002786:	803b      	strh	r3, [r7, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 8002788:	887a      	ldrh	r2, [r7, #2]
 800278a:	8839      	ldrh	r1, [r7, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2011      	movs	r0, #17
 8002790:	f000 f8d1 	bl	8002936 <dwt_readfromdevice>
}
 8002794:	bf00      	nop
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <dwt_readcarrierintegrator>:

#define B20_SIGN_EXTEND_TEST (0x00100000UL)
#define B20_SIGN_EXTEND_MASK (0xFFF00000UL)

int32 dwt_readcarrierintegrator(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
    uint32  regval = 0 ;
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
    int     j ;
    uint8   buffer[DRX_CARRIER_INT_LEN] ;

    /* Read 3 bytes into buffer (21-bit quantity) */

    dwt_readfromdevice(DRX_CONF_ID,DRX_CARRIER_INT_OFFSET,DRX_CARRIER_INT_LEN, buffer) ;
 80027a6:	1d3b      	adds	r3, r7, #4
 80027a8:	2203      	movs	r2, #3
 80027aa:	2128      	movs	r1, #40	@ 0x28
 80027ac:	2027      	movs	r0, #39	@ 0x27
 80027ae:	f000 f8c2 	bl	8002936 <dwt_readfromdevice>

    for (j = 2 ; j >= 0 ; j --)  // arrange the three bytes into an unsigned integer value
 80027b2:	2302      	movs	r3, #2
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	e00a      	b.n	80027ce <dwt_readcarrierintegrator+0x32>
    {
        regval = (regval << 8) + buffer[j] ;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	021b      	lsls	r3, r3, #8
 80027bc:	1d39      	adds	r1, r7, #4
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	440a      	add	r2, r1
 80027c2:	7812      	ldrb	r2, [r2, #0]
 80027c4:	4413      	add	r3, r2
 80027c6:	60fb      	str	r3, [r7, #12]
    for (j = 2 ; j >= 0 ; j --)  // arrange the three bytes into an unsigned integer value
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	daf1      	bge.n	80027b8 <dwt_readcarrierintegrator+0x1c>
    }

    if (regval & B20_SIGN_EXTEND_TEST) regval |= B20_SIGN_EXTEND_MASK ; // sign extend bit #20 to whole word
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d006      	beq.n	80027ec <dwt_readcarrierintegrator+0x50>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 80027e4:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	e003      	b.n	80027f4 <dwt_readcarrierintegrator+0x58>
    else regval &= DRX_CARRIER_INT_MASK ;                               // make sure upper bits are clear if not sign extending
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f3c3 0314 	ubfx	r3, r3, #0, #21
 80027f2:	60fb      	str	r3, [r7, #12]

    return (int32) regval ; // cast unsigned value to signed quantity.
 80027f4:	68fb      	ldr	r3, [r7, #12]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <dwt_readdiagnostics>:
 * output parameters
 *
 * no return value
 */
void dwt_readdiagnostics(dwt_rxdiag_t *diagnostics)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b082      	sub	sp, #8
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
    // Read the HW FP index
    diagnostics->firstPath = dwt_read16bitoffsetreg(RX_TIME_ID, RX_TIME_FP_INDEX_OFFSET);
 8002806:	2105      	movs	r1, #5
 8002808:	2015      	movs	r0, #21
 800280a:	f000 f90f 	bl	8002a2c <dwt_read16bitoffsetreg>
 800280e:	4603      	mov	r3, r0
 8002810:	461a      	mov	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	81da      	strh	r2, [r3, #14]

    // LDE diagnostic data
    diagnostics->maxNoise = dwt_read16bitoffsetreg(LDE_IF_ID, LDE_THRESH_OFFSET);
 8002816:	2100      	movs	r1, #0
 8002818:	202e      	movs	r0, #46	@ 0x2e
 800281a:	f000 f907 	bl	8002a2c <dwt_read16bitoffsetreg>
 800281e:	4603      	mov	r3, r0
 8002820:	461a      	mov	r2, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	801a      	strh	r2, [r3, #0]

    // Read all 8 bytes in one SPI transaction
    dwt_readfromdevice(RX_FQUAL_ID, 0x0, 8, (uint8*)&diagnostics->stdNoise);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3304      	adds	r3, #4
 800282a:	2208      	movs	r2, #8
 800282c:	2100      	movs	r1, #0
 800282e:	2012      	movs	r0, #18
 8002830:	f000 f881 	bl	8002936 <dwt_readfromdevice>

    diagnostics->firstPathAmp1 = dwt_read16bitoffsetreg(RX_TIME_ID, RX_TIME_FP_AMPL1_OFFSET);
 8002834:	2107      	movs	r1, #7
 8002836:	2015      	movs	r0, #21
 8002838:	f000 f8f8 	bl	8002a2c <dwt_read16bitoffsetreg>
 800283c:	4603      	mov	r3, r0
 800283e:	461a      	mov	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	805a      	strh	r2, [r3, #2]

    diagnostics->rxPreamCount = (dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXPACC_MASK) >> RX_FINFO_RXPACC_SHIFT  ;
 8002844:	2100      	movs	r1, #0
 8002846:	2010      	movs	r0, #16
 8002848:	f000 f8c9 	bl	80029de <dwt_read32bitoffsetreg>
 800284c:	4603      	mov	r3, r0
 800284e:	0d1b      	lsrs	r3, r3, #20
 8002850:	b29b      	uxth	r3, r3
 8002852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002856:	b29a      	uxth	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	819a      	strh	r2, [r3, #12]
}
 800285c:	bf00      	nop
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <dwt_readtxtimestamplo32>:
 * output parameters
 *
 * returns low 32-bits of TX timestamp
 */
uint32 dwt_readtxtimestamplo32(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
    return dwt_read32bitreg(TX_TIME_ID); // Read TX TIME as a 32-bit register to get the 4 lower bytes out of 5
 8002868:	2100      	movs	r1, #0
 800286a:	2017      	movs	r0, #23
 800286c:	f000 f8b7 	bl	80029de <dwt_read32bitoffsetreg>
 8002870:	4603      	mov	r3, r0
}
 8002872:	4618      	mov	r0, r3
 8002874:	bd80      	pop	{r7, pc}

08002876 <dwt_readrxtimestamplo32>:
 * output parameters
 *
 * returns low 32-bits of RX timestamp
 */
uint32 dwt_readrxtimestamplo32(void)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	af00      	add	r7, sp, #0
    return dwt_read32bitreg(RX_TIME_ID); // Read RX TIME as a 32-bit register to get the 4 lower bytes out of 5
 800287a:	2100      	movs	r1, #0
 800287c:	2015      	movs	r0, #21
 800287e:	f000 f8ae 	bl	80029de <dwt_read32bitoffsetreg>
 8002882:	4603      	mov	r3, r0
}
 8002884:	4618      	mov	r0, r3
 8002886:	bd80      	pop	{r7, pc}

08002888 <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60ba      	str	r2, [r7, #8]
 8002890:	607b      	str	r3, [r7, #4]
 8002892:	4603      	mov	r3, r0
 8002894:	81fb      	strh	r3, [r7, #14]
 8002896:	460b      	mov	r3, r1
 8002898:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 800289a:	2300      	movs	r3, #0
 800289c:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 800289e:	89bb      	ldrh	r3, [r7, #12]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10c      	bne.n	80028be <dwt_writetodevice+0x36>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80028a4:	89fb      	ldrh	r3, [r7, #14]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	1c59      	adds	r1, r3, #1
 80028ac:	6179      	str	r1, [r7, #20]
 80028ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80028b2:	b2d2      	uxtb	r2, r2
 80028b4:	3318      	adds	r3, #24
 80028b6:	443b      	add	r3, r7
 80028b8:	f803 2c08 	strb.w	r2, [r3, #-8]
 80028bc:	e02f      	b.n	800291e <dwt_writetodevice+0x96>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80028be:	89fb      	ldrh	r3, [r7, #14]
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	1c59      	adds	r1, r3, #1
 80028c6:	6179      	str	r1, [r7, #20]
 80028c8:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 80028cc:	b2d2      	uxtb	r2, r2
 80028ce:	3318      	adds	r3, #24
 80028d0:	443b      	add	r3, r7
 80028d2:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80028d6:	89bb      	ldrh	r3, [r7, #12]
 80028d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80028da:	d809      	bhi.n	80028f0 <dwt_writetodevice+0x68>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	1c5a      	adds	r2, r3, #1
 80028e0:	617a      	str	r2, [r7, #20]
 80028e2:	89ba      	ldrh	r2, [r7, #12]
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	3318      	adds	r3, #24
 80028e8:	443b      	add	r3, r7
 80028ea:	f803 2c08 	strb.w	r2, [r3, #-8]
 80028ee:	e016      	b.n	800291e <dwt_writetodevice+0x96>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80028f0:	89bb      	ldrh	r3, [r7, #12]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	1c59      	adds	r1, r3, #1
 80028f8:	6179      	str	r1, [r7, #20]
 80028fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	3318      	adds	r3, #24
 8002902:	443b      	add	r3, r7
 8002904:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8002908:	89bb      	ldrh	r3, [r7, #12]
 800290a:	09db      	lsrs	r3, r3, #7
 800290c:	b299      	uxth	r1, r3
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	1c5a      	adds	r2, r3, #1
 8002912:	617a      	str	r2, [r7, #20]
 8002914:	b2ca      	uxtb	r2, r1
 8002916:	3318      	adds	r3, #24
 8002918:	443b      	add	r3, r7
 800291a:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	b298      	uxth	r0, r3
 8002922:	f107 0110 	add.w	r1, r7, #16
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	f000 fbb5 	bl	8003098 <writetospi>
} // end dwt_writetodevice()
 800292e:	bf00      	nop
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b086      	sub	sp, #24
 800293a:	af00      	add	r7, sp, #0
 800293c:	60ba      	str	r2, [r7, #8]
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	4603      	mov	r3, r0
 8002942:	81fb      	strh	r3, [r7, #14]
 8002944:	460b      	mov	r3, r1
 8002946:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 800294c:	89bb      	ldrh	r3, [r7, #12]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d109      	bne.n	8002966 <dwt_readfromdevice+0x30>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	1c5a      	adds	r2, r3, #1
 8002956:	617a      	str	r2, [r7, #20]
 8002958:	89fa      	ldrh	r2, [r7, #14]
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	3318      	adds	r3, #24
 800295e:	443b      	add	r3, r7
 8002960:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002964:	e02f      	b.n	80029c6 <dwt_readfromdevice+0x90>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8002966:	89fb      	ldrh	r3, [r7, #14]
 8002968:	b2da      	uxtb	r2, r3
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	1c59      	adds	r1, r3, #1
 800296e:	6179      	str	r1, [r7, #20]
 8002970:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	3318      	adds	r3, #24
 8002978:	443b      	add	r3, r7
 800297a:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800297e:	89bb      	ldrh	r3, [r7, #12]
 8002980:	2b7f      	cmp	r3, #127	@ 0x7f
 8002982:	d809      	bhi.n	8002998 <dwt_readfromdevice+0x62>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	617a      	str	r2, [r7, #20]
 800298a:	89ba      	ldrh	r2, [r7, #12]
 800298c:	b2d2      	uxtb	r2, r2
 800298e:	3318      	adds	r3, #24
 8002990:	443b      	add	r3, r7
 8002992:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002996:	e016      	b.n	80029c6 <dwt_readfromdevice+0x90>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8002998:	89bb      	ldrh	r3, [r7, #12]
 800299a:	b2da      	uxtb	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	1c59      	adds	r1, r3, #1
 80029a0:	6179      	str	r1, [r7, #20]
 80029a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80029a6:	b2d2      	uxtb	r2, r2
 80029a8:	3318      	adds	r3, #24
 80029aa:	443b      	add	r3, r7
 80029ac:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80029b0:	89bb      	ldrh	r3, [r7, #12]
 80029b2:	09db      	lsrs	r3, r3, #7
 80029b4:	b299      	uxth	r1, r3
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	1c5a      	adds	r2, r3, #1
 80029ba:	617a      	str	r2, [r7, #20]
 80029bc:	b2ca      	uxtb	r2, r1
 80029be:	3318      	adds	r3, #24
 80029c0:	443b      	add	r3, r7
 80029c2:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	b298      	uxth	r0, r3
 80029ca:	f107 0110 	add.w	r1, r7, #16
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	f000 fb95 	bl	8003100 <readfromspi>
} // end dwt_readfromdevice()
 80029d6:	bf00      	nop
 80029d8:	3718      	adds	r7, #24
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b086      	sub	sp, #24
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 80029e8:	2300      	movs	r3, #0
 80029ea:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	b298      	uxth	r0, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	b299      	uxth	r1, r3
 80029f4:	f107 030c 	add.w	r3, r7, #12
 80029f8:	2204      	movs	r2, #4
 80029fa:	f7ff ff9c 	bl	8002936 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 80029fe:	2303      	movs	r3, #3
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	e00b      	b.n	8002a1c <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	021b      	lsls	r3, r3, #8
 8002a08:	f107 010c 	add.w	r1, r7, #12
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	440a      	add	r2, r1
 8002a10:	7812      	ldrb	r2, [r2, #0]
 8002a12:	4413      	add	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	daf0      	bge.n	8002a04 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8002a22:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8002a24:	4618      	mov	r0, r3
 8002a26:	3718      	adds	r7, #24
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 8002a36:	2300      	movs	r3, #0
 8002a38:	81fb      	strh	r3, [r7, #14]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	b298      	uxth	r0, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	b299      	uxth	r1, r3
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	2202      	movs	r2, #2
 8002a48:	f7ff ff75 	bl	8002936 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 8002a4c:	7b7b      	ldrb	r3, [r7, #13]
 8002a4e:	021b      	lsls	r3, r3, #8
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	7b3a      	ldrb	r2, [r7, #12]
 8002a54:	4413      	add	r3, r2
 8002a56:	81fb      	strh	r3, [r7, #14]
    return regval ;
 8002a58:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b084      	sub	sp, #16
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
 8002a6a:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	b298      	uxth	r0, r3
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	b299      	uxth	r1, r3
 8002a74:	f107 030f 	add.w	r3, r7, #15
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f7ff ff5c 	bl	8002936 <dwt_readfromdevice>

    return regval ;
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	4613      	mov	r3, r2
 8002a94:	71fb      	strb	r3, [r7, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	b298      	uxth	r0, r3
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	b299      	uxth	r1, r3
 8002a9e:	1dfb      	adds	r3, r7, #7
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f7ff fef1 	bl	8002888 <dwt_writetodevice>
}
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b086      	sub	sp, #24
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	60f8      	str	r0, [r7, #12]
 8002ab6:	60b9      	str	r1, [r7, #8]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	80fb      	strh	r3, [r7, #6]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	753b      	strb	r3, [r7, #20]
    buffer[1] = regval >> 8 ;
 8002ac2:	88fb      	ldrh	r3, [r7, #6]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	757b      	strb	r3, [r7, #21]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	b298      	uxth	r0, r3
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	b299      	uxth	r1, r3
 8002ad4:	f107 0314 	add.w	r3, r7, #20
 8002ad8:	2202      	movs	r2, #2
 8002ada:	f7ff fed5 	bl	8002888 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8002ade:	bf00      	nop
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	60f8      	str	r0, [r7, #12]
 8002aee:	60b9      	str	r1, [r7, #8]
 8002af0:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	e00d      	b.n	8002b14 <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	b2d9      	uxtb	r1, r3
 8002afc:	f107 0210 	add.w	r2, r7, #16
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	4413      	add	r3, r2
 8002b04:	460a      	mov	r2, r1
 8002b06:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	0a1b      	lsrs	r3, r3, #8
 8002b0c:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	3301      	adds	r3, #1
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	ddee      	ble.n	8002af8 <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	b298      	uxth	r0, r3
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	b299      	uxth	r1, r3
 8002b22:	f107 0310 	add.w	r3, r7, #16
 8002b26:	2204      	movs	r2, #4
 8002b28:	f7ff feae 	bl	8002888 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8002b2c:	bf00      	nop
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	80fb      	strh	r3, [r7, #6]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	461a      	mov	r2, r3
 8002b42:	2104      	movs	r1, #4
 8002b44:	202d      	movs	r0, #45	@ 0x2d
 8002b46:	f7ff ffb2 	bl	8002aae <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	2106      	movs	r1, #6
 8002b4e:	202d      	movs	r0, #45	@ 0x2d
 8002b50:	f7ff ff9a 	bl	8002a88 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 8002b54:	2200      	movs	r2, #0
 8002b56:	2106      	movs	r1, #6
 8002b58:	202d      	movs	r0, #45	@ 0x2d
 8002b5a:	f7ff ff95 	bl	8002a88 <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 8002b5e:	210a      	movs	r1, #10
 8002b60:	202d      	movs	r0, #45	@ 0x2d
 8002b62:	f7ff ff3c 	bl	80029de <dwt_read32bitoffsetreg>
 8002b66:	60f8      	str	r0, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 8002b68:	68fb      	ldr	r3, [r7, #12]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 8002b76:	2200      	movs	r2, #0
 8002b78:	2102      	movs	r1, #2
 8002b7a:	202c      	movs	r0, #44	@ 0x2c
 8002b7c:	f7ff ff84 	bl	8002a88 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 8002b80:	2202      	movs	r2, #2
 8002b82:	2102      	movs	r1, #2
 8002b84:	202c      	movs	r0, #44	@ 0x2c
 8002b86:	f7ff ff7f 	bl	8002a88 <dwt_write8bitoffsetreg>
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 8002b96:	226d      	movs	r2, #109	@ 0x6d
 8002b98:	f640 0106 	movw	r1, #2054	@ 0x806
 8002b9c:	202e      	movs	r0, #46	@ 0x2e
 8002b9e:	f7ff ff73 	bl	8002a88 <dwt_write8bitoffsetreg>

    if(prfIndex)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d007      	beq.n	8002bb8 <_dwt_configlde+0x2a>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 8002ba8:	f240 6207 	movw	r2, #1543	@ 0x607
 8002bac:	f641 0106 	movw	r1, #6150	@ 0x1806
 8002bb0:	202e      	movs	r0, #46	@ 0x2e
 8002bb2:	f7ff ff7c 	bl	8002aae <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 8002bb6:	e006      	b.n	8002bc6 <_dwt_configlde+0x38>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 8002bb8:	f241 6207 	movw	r2, #5639	@ 0x1607
 8002bbc:	f641 0106 	movw	r1, #6150	@ 0x1806
 8002bc0:	202e      	movs	r0, #46	@ 0x2e
 8002bc2:	f7ff ff74 	bl	8002aae <dwt_write16bitoffsetreg>
}
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 8002bd2:	200e      	movs	r0, #14
 8002bd4:	f000 f82a 	bl	8002c2c <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 8002bd8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002bdc:	2106      	movs	r1, #6
 8002bde:	202d      	movs	r0, #45	@ 0x2d
 8002be0:	f7ff ff65 	bl	8002aae <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8002be4:	2001      	movs	r0, #1
 8002be6:	f000 fa4b 	bl	8003080 <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8002bea:	2001      	movs	r0, #1
 8002bec:	f000 f81e 	bl	8002c2c <_dwt_enableclocks>
}
 8002bf0:	bf00      	nop
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	201a      	movs	r0, #26
 8002c00:	f7ff feed 	bl	80029de <dwt_read32bitoffsetreg>
 8002c04:	60f8      	str	r0, [r7, #12]

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	0d1b      	lsrs	r3, r3, #20
 8002c0a:	051b      	lsls	r3, r3, #20
 8002c0c:	60fb      	str	r3, [r7, #12]

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	201a      	movs	r0, #26
 8002c20:	f7ff ff61 	bl	8002ae6 <dwt_write32bitoffsetreg>
}
 8002c24:	bf00      	nop
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8002c34:	f107 030c 	add.w	r3, r7, #12
 8002c38:	2202      	movs	r2, #2
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	2036      	movs	r0, #54	@ 0x36
 8002c3e:	f7ff fe7a 	bl	8002936 <dwt_readfromdevice>
    switch(clocks)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2b0e      	cmp	r3, #14
 8002c46:	d876      	bhi.n	8002d36 <_dwt_enableclocks+0x10a>
 8002c48:	a201      	add	r2, pc, #4	@ (adr r2, 8002c50 <_dwt_enableclocks+0x24>)
 8002c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c4e:	bf00      	nop
 8002c50:	08002c9d 	.word	0x08002c9d
 8002c54:	08002c8d 	.word	0x08002c8d
 8002c58:	08002cb3 	.word	0x08002cb3
 8002c5c:	08002d37 	.word	0x08002d37
 8002c60:	08002d37 	.word	0x08002d37
 8002c64:	08002d37 	.word	0x08002d37
 8002c68:	08002d37 	.word	0x08002d37
 8002c6c:	08002cc9 	.word	0x08002cc9
 8002c70:	08002ce9 	.word	0x08002ce9
 8002c74:	08002d37 	.word	0x08002d37
 8002c78:	08002d37 	.word	0x08002d37
 8002c7c:	08002cff 	.word	0x08002cff
 8002c80:	08002d0b 	.word	0x08002d0b
 8002c84:	08002d17 	.word	0x08002d17
 8002c88:	08002d2d 	.word	0x08002d2d
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	733b      	strb	r3, [r7, #12]
            reg[1] = reg[1] & 0xfe;
 8002c90:	7b7b      	ldrb	r3, [r7, #13]
 8002c92:	f023 0301 	bic.w	r3, r3, #1
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	737b      	strb	r3, [r7, #13]
        }
        break;
 8002c9a:	e04d      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8002c9c:	7b3b      	ldrb	r3, [r7, #12]
 8002c9e:	b25b      	sxtb	r3, r3
 8002ca0:	f023 0303 	bic.w	r3, r3, #3
 8002ca4:	b25b      	sxtb	r3, r3
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	b25b      	sxtb	r3, r3
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	733b      	strb	r3, [r7, #12]
        }
        break;
 8002cb0:	e042      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 8002cb2:	7b3b      	ldrb	r3, [r7, #12]
 8002cb4:	b25b      	sxtb	r3, r3
 8002cb6:	f023 0303 	bic.w	r3, r3, #3
 8002cba:	b25b      	sxtb	r3, r3
 8002cbc:	f043 0302 	orr.w	r3, r3, #2
 8002cc0:	b25b      	sxtb	r3, r3
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	733b      	strb	r3, [r7, #12]
        }
        break;
 8002cc6:	e037      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8002cc8:	7b3b      	ldrb	r3, [r7, #12]
 8002cca:	b25b      	sxtb	r3, r3
 8002ccc:	f023 034c 	bic.w	r3, r3, #76	@ 0x4c
 8002cd0:	b25b      	sxtb	r3, r3
 8002cd2:	f043 0348 	orr.w	r3, r3, #72	@ 0x48
 8002cd6:	b25b      	sxtb	r3, r3
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x80 | reg[1];
 8002cdc:	7b7b      	ldrb	r3, [r7, #13]
 8002cde:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	737b      	strb	r3, [r7, #13]
        }
        break;
 8002ce6:	e027      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8002ce8:	7b3b      	ldrb	r3, [r7, #12]
 8002cea:	f023 034c 	bic.w	r3, r3, #76	@ 0x4c
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x7f & reg[1];
 8002cf2:	7b7b      	ldrb	r3, [r7, #13]
 8002cf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	737b      	strb	r3, [r7, #13]
        }
        break;
 8002cfc:	e01c      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 8002cfe:	7b7b      	ldrb	r3, [r7, #13]
 8002d00:	f043 0302 	orr.w	r3, r3, #2
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	737b      	strb	r3, [r7, #13]
        }
        break;
 8002d08:	e016      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 8002d0a:	7b7b      	ldrb	r3, [r7, #13]
 8002d0c:	f023 0302 	bic.w	r3, r3, #2
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	737b      	strb	r3, [r7, #13]
        }
        break;
 8002d14:	e010      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8002d16:	7b3b      	ldrb	r3, [r7, #12]
 8002d18:	b25b      	sxtb	r3, r3
 8002d1a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002d1e:	b25b      	sxtb	r3, r3
 8002d20:	f043 0320 	orr.w	r3, r3, #32
 8002d24:	b25b      	sxtb	r3, r3
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	733b      	strb	r3, [r7, #12]
        }
        break;
 8002d2a:	e005      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x03;
 8002d30:	2303      	movs	r3, #3
 8002d32:	737b      	strb	r3, [r7, #13]
        }
        break;
 8002d34:	e000      	b.n	8002d38 <_dwt_enableclocks+0x10c>
        default:
        break;
 8002d36:	bf00      	nop
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8002d38:	f107 030c 	add.w	r3, r7, #12
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	2100      	movs	r1, #0
 8002d40:	2036      	movs	r0, #54	@ 0x36
 8002d42:	f7ff fda1 	bl	8002888 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8002d46:	f107 030c 	add.w	r3, r7, #12
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	2101      	movs	r1, #1
 8002d50:	2036      	movs	r0, #54	@ 0x36
 8002d52:	f7ff fd99 	bl	8002888 <dwt_writetodevice>

} // end _dwt_enableclocks()
 8002d56:	bf00      	nop
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop

08002d60 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8002d64:	2000      	movs	r0, #0
 8002d66:	f7ff ff61 	bl	8002c2c <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2104      	movs	r1, #4
 8002d6e:	2036      	movs	r0, #54	@ 0x36
 8002d70:	f7ff fe9d 	bl	8002aae <dwt_write16bitoffsetreg>
}
 8002d74:	bf00      	nop
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	71fb      	strb	r3, [r7, #7]
    int retval = DWT_SUCCESS ;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 8002d86:	2300      	movs	r3, #0
 8002d88:	72fb      	strb	r3, [r7, #11]
    uint16 checkTxOK = 0 ;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	813b      	strh	r3, [r7, #8]

    if(mode & DWT_RESPONSE_EXPECTED)
 8002d8e:	79fb      	ldrb	r3, [r7, #7]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d005      	beq.n	8002da4 <dwt_starttx+0x2c>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 8002d98:	2380      	movs	r3, #128	@ 0x80
 8002d9a:	72fb      	strb	r3, [r7, #11]
        pdw1000local->wait4resp = 1;
 8002d9c:	4b1c      	ldr	r3, [pc, #112]	@ (8002e10 <dwt_starttx+0x98>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2201      	movs	r2, #1
 8002da2:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d020      	beq.n	8002df0 <dwt_starttx+0x78>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 8002dae:	7afb      	ldrb	r3, [r7, #11]
 8002db0:	f043 0306 	orr.w	r3, r3, #6
 8002db4:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8002db6:	7afb      	ldrb	r3, [r7, #11]
 8002db8:	461a      	mov	r2, r3
 8002dba:	2100      	movs	r1, #0
 8002dbc:	200d      	movs	r0, #13
 8002dbe:	f7ff fe63 	bl	8002a88 <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8002dc2:	2103      	movs	r1, #3
 8002dc4:	200f      	movs	r0, #15
 8002dc6:	f7ff fe31 	bl	8002a2c <dwt_read16bitoffsetreg>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	813b      	strh	r3, [r7, #8]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 8002dce:	893b      	ldrh	r3, [r7, #8]
 8002dd0:	f403 6381 	and.w	r3, r3, #1032	@ 0x408
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d102      	bne.n	8002dde <dwt_starttx+0x66>
        {
            retval = DWT_SUCCESS ; // All okay
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]
 8002ddc:	e012      	b.n	8002e04 <dwt_starttx+0x8c>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 8002dde:	2240      	movs	r2, #64	@ 0x40
 8002de0:	2100      	movs	r1, #0
 8002de2:	200d      	movs	r0, #13
 8002de4:	f7ff fe50 	bl	8002a88 <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8002de8:	f04f 33ff 	mov.w	r3, #4294967295
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	e009      	b.n	8002e04 <dwt_starttx+0x8c>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 8002df0:	7afb      	ldrb	r3, [r7, #11]
 8002df2:	f043 0302 	orr.w	r3, r3, #2
 8002df6:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8002df8:	7afb      	ldrb	r3, [r7, #11]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	200d      	movs	r0, #13
 8002e00:	f7ff fe42 	bl	8002a88 <dwt_write8bitoffsetreg>
    }

    return retval;
 8002e04:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000058 	.word	0x20000058

08002e14 <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	200e      	movs	r0, #14
 8002e1e:	f7ff fdde 	bl	80029de <dwt_read32bitoffsetreg>
 8002e22:	6078      	str	r0, [r7, #4]

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 8002e24:	f000 f90e 	bl	8003044 <decamutexon>
 8002e28:	6038      	str	r0, [r7, #0]

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	200e      	movs	r0, #14
 8002e30:	f7ff fe59 	bl	8002ae6 <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 8002e34:	2240      	movs	r2, #64	@ 0x40
 8002e36:	2100      	movs	r1, #0
 8002e38:	200d      	movs	r0, #13
 8002e3a:	f7ff fe25 	bl	8002a88 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 8002e3e:	4a0b      	ldr	r2, [pc, #44]	@ (8002e6c <dwt_forcetrxoff+0x58>)
 8002e40:	2100      	movs	r1, #0
 8002e42:	200f      	movs	r0, #15
 8002e44:	f7ff fe4f 	bl	8002ae6 <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 8002e48:	f000 f814 	bl	8002e74 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	2100      	movs	r1, #0
 8002e50:	200e      	movs	r0, #14
 8002e52:	f7ff fe48 	bl	8002ae6 <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 8002e56:	6838      	ldr	r0, [r7, #0]
 8002e58:	f000 f905 	bl	8003066 <decamutexoff>
    pdw1000local->wait4resp = 0;
 8002e5c:	4b04      	ldr	r3, [pc, #16]	@ (8002e70 <dwt_forcetrxoff+0x5c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2200      	movs	r2, #0
 8002e62:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 8002e64:	bf00      	nop
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	2427fff8 	.word	0x2427fff8
 8002e70:	20000058 	.word	0x20000058

08002e74 <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8002e7a:	2103      	movs	r1, #3
 8002e7c:	200f      	movs	r0, #15
 8002e7e:	f7ff fdf0 	bl	8002a62 <dwt_read8bitoffsetreg>
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8002e86:	79fa      	ldrb	r2, [r7, #7]
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	005b      	lsls	r3, r3, #1
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8002e8c:	4053      	eors	r3, r2
 8002e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d004      	beq.n	8002ea0 <dwt_syncrxbufptrs+0x2c>
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 8002e96:	2201      	movs	r2, #1
 8002e98:	2103      	movs	r1, #3
 8002e9a:	200d      	movs	r0, #13
 8002e9c:	f7ff fdf4 	bl	8002a88 <dwt_write8bitoffsetreg>
    }
}
 8002ea0:	bf00      	nop
 8002ea2:	3708      	adds	r7, #8
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <dwt_rxenable+0x16>
    {
        dwt_syncrxbufptrs();
 8002eba:	f7ff ffdb 	bl	8002e74 <dwt_syncrxbufptrs>
    }

    temp = (uint16)SYS_CTRL_RXENAB ;
 8002ebe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ec2:	81fb      	strh	r3, [r7, #14]

    if (mode & DWT_START_RX_DELAYED)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <dwt_rxenable+0x2e>
    {
        temp |= (uint16)SYS_CTRL_RXDLYE ;
 8002ece:	89fb      	ldrh	r3, [r7, #14]
 8002ed0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ed4:	81fb      	strh	r3, [r7, #14]
    }

    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8002ed6:	89fb      	ldrh	r3, [r7, #14]
 8002ed8:	461a      	mov	r2, r3
 8002eda:	2100      	movs	r1, #0
 8002edc:	200d      	movs	r0, #13
 8002ede:	f7ff fde6 	bl	8002aae <dwt_write16bitoffsetreg>

    if (mode & DWT_START_RX_DELAYED) // check for errors
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d01a      	beq.n	8002f22 <dwt_rxenable+0x7a>
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8002eec:	2103      	movs	r1, #3
 8002eee:	200f      	movs	r0, #15
 8002ef0:	f7ff fdb7 	bl	8002a62 <dwt_read8bitoffsetreg>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	737b      	strb	r3, [r7, #13]
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8002ef8:	7b7b      	ldrb	r3, [r7, #13]
 8002efa:	f003 0308 	and.w	r3, r3, #8
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00f      	beq.n	8002f22 <dwt_rxenable+0x7a>
        {
            dwt_forcetrxoff(); // turn the delayed receive off
 8002f02:	f7ff ff87 	bl	8002e14 <dwt_forcetrxoff>

            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d105      	bne.n	8002f1c <dwt_rxenable+0x74>
            {
                dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_RXENAB);
 8002f10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f14:	2100      	movs	r1, #0
 8002f16:	200d      	movs	r0, #13
 8002f18:	f7ff fdc9 	bl	8002aae <dwt_write16bitoffsetreg>
            }
            return DWT_ERROR; // return warning indication
 8002f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f20:	e000      	b.n	8002f24 <dwt_rxenable+0x7c>
        }
    }

    return DWT_SUCCESS;
 8002f22:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8002f24:	4618      	mov	r0, r3
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	80fb      	strh	r3, [r7, #6]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 8002f36:	2103      	movs	r1, #3
 8002f38:	2004      	movs	r0, #4
 8002f3a:	f7ff fd92 	bl	8002a62 <dwt_read8bitoffsetreg>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	73fb      	strb	r3, [r7, #15]

    if(time > 0)
 8002f42:	88fb      	ldrh	r3, [r7, #6]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d018      	beq.n	8002f7a <dwt_setrxtimeout+0x4e>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 8002f48:	88fb      	ldrh	r3, [r7, #6]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	200c      	movs	r0, #12
 8002f50:	f7ff fdad 	bl	8002aae <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 8002f54:	7bfb      	ldrb	r3, [r7, #15]
 8002f56:	f043 0310 	orr.w	r3, r3, #16
 8002f5a:	73fb      	strb	r3, [r7, #15]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 8002f5c:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <dwt_setrxtimeout+0x7c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <dwt_setrxtimeout+0x7c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002f6a:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 8002f6c:	7bfb      	ldrb	r3, [r7, #15]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	2103      	movs	r1, #3
 8002f72:	2004      	movs	r0, #4
 8002f74:	f7ff fd88 	bl	8002a88 <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 8002f78:	e011      	b.n	8002f9e <dwt_setrxtimeout+0x72>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	f023 0310 	bic.w	r3, r3, #16
 8002f80:	73fb      	strb	r3, [r7, #15]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 8002f82:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <dwt_setrxtimeout+0x7c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	691a      	ldr	r2, [r3, #16]
 8002f88:	4b07      	ldr	r3, [pc, #28]	@ (8002fa8 <dwt_setrxtimeout+0x7c>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002f90:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
 8002f94:	461a      	mov	r2, r3
 8002f96:	2103      	movs	r1, #3
 8002f98:	2004      	movs	r0, #4
 8002f9a:	f7ff fd75 	bl	8002a88 <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 8002f9e:	bf00      	nop
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	20000058 	.word	0x20000058

08002fac <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 8002fb0:	22e0      	movs	r2, #224	@ 0xe0
 8002fb2:	2103      	movs	r1, #3
 8002fb4:	2036      	movs	r0, #54	@ 0x36
 8002fb6:	f7ff fd67 	bl	8002a88 <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8002fba:	22f0      	movs	r2, #240	@ 0xf0
 8002fbc:	2103      	movs	r1, #3
 8002fbe:	2036      	movs	r0, #54	@ 0x36
 8002fc0:	f7ff fd62 	bl	8002a88 <dwt_write8bitoffsetreg>
}
 8002fc4:	bf00      	nop
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8002fcc:	f7ff fec8 	bl	8002d60 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	202c      	movs	r0, #44	@ 0x2c
 8002fd6:	f7ff fd6a 	bl	8002aae <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2106      	movs	r1, #6
 8002fde:	202c      	movs	r0, #44	@ 0x2c
 8002fe0:	f7ff fd52 	bl	8002a88 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 8002fe4:	f7ff fdc5 	bl	8002b72 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8002fe8:	2200      	movs	r2, #0
 8002fea:	2103      	movs	r1, #3
 8002fec:	2036      	movs	r0, #54	@ 0x36
 8002fee:	f7ff fd4b 	bl	8002a88 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f000 f844 	bl	8003080 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8002ff8:	22f0      	movs	r2, #240	@ 0xf0
 8002ffa:	2103      	movs	r1, #3
 8002ffc:	2036      	movs	r0, #54	@ 0x36
 8002ffe:	f7ff fd43 	bl	8002a88 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 8003002:	4b03      	ldr	r3, [pc, #12]	@ (8003010 <dwt_softreset+0x48>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2200      	movs	r2, #0
 8003008:	755a      	strb	r2, [r3, #21]
}
 800300a:	bf00      	nop
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	20000058 	.word	0x20000058

08003014 <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 800301e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003022:	f003 031f 	and.w	r3, r3, #31
 8003026:	b25b      	sxtb	r3, r3
 8003028:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800302c:	b25b      	sxtb	r3, r3
 800302e:	73fb      	strb	r3, [r7, #15]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8003030:	7bfb      	ldrb	r3, [r7, #15]
 8003032:	461a      	mov	r2, r3
 8003034:	210e      	movs	r1, #14
 8003036:	202b      	movs	r0, #43	@ 0x2b
 8003038:	f7ff fd26 	bl	8002a88 <dwt_write8bitoffsetreg>
}
 800303c:	bf00      	nop
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 800304a:	f000 f98b 	bl	8003364 <port_GetEXT_IRQStatus>
 800304e:	4603      	mov	r3, r0
 8003050:	607b      	str	r3, [r7, #4]

	if(s) {
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 8003058:	f000 f976 	bl	8003348 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 800305c:	687b      	ldr	r3, [r7, #4]
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b082      	sub	sp, #8
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 8003074:	f000 f96f 	bl	8003356 <port_EnableEXT_IRQ>
	}
}
 8003078:	bf00      	nop
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f8c5 	bl	8003218 <Sleep>
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 8003098:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 800309c:	4683      	mov	fp, r0
 800309e:	468a      	mov	sl, r1
 80030a0:	4691      	mov	r9, r2
 80030a2:	4698      	mov	r8, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 80030a4:	f7ff ffce 	bl	8003044 <decamutexon>

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80030a8:	4d13      	ldr	r5, [pc, #76]	@ (80030f8 <writetospi+0x60>)
    stat = decamutexon() ;
 80030aa:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80030ac:	4628      	mov	r0, r5
 80030ae:	f002 fda4 	bl	8005bfa <HAL_SPI_GetState>
 80030b2:	2801      	cmp	r0, #1
 80030b4:	4604      	mov	r4, r0
 80030b6:	d1f9      	bne.n	80030ac <writetospi+0x14>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 80030b8:	4810      	ldr	r0, [pc, #64]	@ (80030fc <writetospi+0x64>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	2110      	movs	r1, #16
 80030be:	f000 fd53 	bl	8003b68 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 80030c2:	465a      	mov	r2, fp
 80030c4:	4651      	mov	r1, sl
 80030c6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ca:	480b      	ldr	r0, [pc, #44]	@ (80030f8 <writetospi+0x60>)
 80030cc:	f002 fc51 	bl	8005972 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 80030d0:	f04f 33ff 	mov.w	r3, #4294967295
 80030d4:	fa1f f289 	uxth.w	r2, r9
 80030d8:	4641      	mov	r1, r8
 80030da:	4807      	ldr	r0, [pc, #28]	@ (80030f8 <writetospi+0x60>)
 80030dc:	f002 fc49 	bl	8005972 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 80030e0:	4622      	mov	r2, r4
 80030e2:	2110      	movs	r1, #16
 80030e4:	4805      	ldr	r0, [pc, #20]	@ (80030fc <writetospi+0x64>)
 80030e6:	f000 fd3f 	bl	8003b68 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 80030ea:	4630      	mov	r0, r6
 80030ec:	f7ff ffbb 	bl	8003066 <decamutexoff>

    return 0;
} // end writetospi()
 80030f0:	2000      	movs	r0, #0
 80030f2:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 80030f6:	bf00      	nop
 80030f8:	20000148 	.word	0x20000148
 80030fc:	40020000 	.word	0x40020000

08003100 <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 8003100:	e92d 4778 	stmdb	sp!, {r3, r4, r5, r6, r8, r9, sl, lr}
 8003104:	4681      	mov	r9, r0
 8003106:	460c      	mov	r4, r1
 8003108:	4690      	mov	r8, r2
 800310a:	461d      	mov	r5, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 800310c:	f7ff ff9a 	bl	8003044 <decamutexon>

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003110:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8003190 <readfromspi+0x90>
    stat = decamutexon() ;
 8003114:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003116:	4650      	mov	r0, sl
 8003118:	f002 fd6f 	bl	8005bfa <HAL_SPI_GetState>
 800311c:	2801      	cmp	r0, #1
 800311e:	d1fa      	bne.n	8003116 <readfromspi+0x16>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin,GPIO_PIN_RESET); /**< Put chip select line low */
 8003120:	481a      	ldr	r0, [pc, #104]	@ (800318c <readfromspi+0x8c>)
 8003122:	2200      	movs	r2, #0
 8003124:	2110      	movs	r1, #16
 8003126:	f000 fd1f 	bl	8003b68 <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 800312a:	f1b9 0f00 	cmp.w	r9, #0
 800312e:	d00c      	beq.n	800314a <readfromspi+0x4a>
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8003130:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8003190 <readfromspi+0x90>
 8003134:	44a1      	add	r9, r4
 8003136:	4621      	mov	r1, r4
 8003138:	f04f 33ff 	mov.w	r3, #4294967295
 800313c:	2201      	movs	r2, #1
 800313e:	4650      	mov	r0, sl
    for(i=0; i<headerLength; i++)
 8003140:	3401      	adds	r4, #1
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8003142:	f002 fc16 	bl	8005972 <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 8003146:	454c      	cmp	r4, r9
 8003148:	d1f5      	bne.n	8003136 <readfromspi+0x36>
    }

    /* for the data buffer use LL functions directly as the HAL SPI read function
     * has issue reading single bytes */
    while(readlength-- > 0)
 800314a:	f1b8 0f00 	cmp.w	r8, #0
 800314e:	d012      	beq.n	8003176 <readfromspi+0x76>
 8003150:	f8df c03c 	ldr.w	ip, [pc, #60]	@ 8003190 <readfromspi+0x90>
 8003154:	eb05 0008 	add.w	r0, r5, r8
        /* Wait until TXE flag is set to send data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
        {
        }

        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8003158:	2400      	movs	r4, #0
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 800315a:	f8dc 1000 	ldr.w	r1, [ip]
 800315e:	688a      	ldr	r2, [r1, #8]
 8003160:	0792      	lsls	r2, r2, #30
 8003162:	d5fc      	bpl.n	800315e <readfromspi+0x5e>
        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8003164:	60cc      	str	r4, [r1, #12]
        e.g. when waking up DW1000 from DEEPSLEEP via dwt_spicswakeup() function.
        */

        /* Wait until RXNE flag is set to read data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8003166:	688a      	ldr	r2, [r1, #8]
 8003168:	07d3      	lsls	r3, r2, #31
 800316a:	d5fc      	bpl.n	8003166 <readfromspi+0x66>
        {
        }

        (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
 800316c:	68cb      	ldr	r3, [r1, #12]
 800316e:	f805 3b01 	strb.w	r3, [r5], #1
    while(readlength-- > 0)
 8003172:	42a8      	cmp	r0, r5
 8003174:	d1f1      	bne.n	800315a <readfromspi+0x5a>
    }

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8003176:	2201      	movs	r2, #1
 8003178:	2110      	movs	r1, #16
 800317a:	4804      	ldr	r0, [pc, #16]	@ (800318c <readfromspi+0x8c>)
 800317c:	f000 fcf4 	bl	8003b68 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8003180:	4630      	mov	r0, r6
 8003182:	f7ff ff70 	bl	8003066 <decamutexoff>

    return 0;
} // end readfromspi()
 8003186:	2000      	movs	r0, #0
 8003188:	e8bd 8778 	ldmia.w	sp!, {r3, r4, r5, r6, r8, r9, sl, pc}
 800318c:	40020000 	.word	0x40020000
 8003190:	20000148 	.word	0x20000148

08003194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800319e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	db0b      	blt.n	80031be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031a6:	79fb      	ldrb	r3, [r7, #7]
 80031a8:	f003 021f 	and.w	r2, r3, #31
 80031ac:	4907      	ldr	r1, [pc, #28]	@ (80031cc <__NVIC_EnableIRQ+0x38>)
 80031ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	2001      	movs	r0, #1
 80031b6:	fa00 f202 	lsl.w	r2, r0, r2
 80031ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031be:	bf00      	nop
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	e000e100 	.word	0xe000e100

080031d0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	db12      	blt.n	8003208 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	f003 021f 	and.w	r2, r3, #31
 80031e8:	490a      	ldr	r1, [pc, #40]	@ (8003214 <__NVIC_DisableIRQ+0x44>)
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2001      	movs	r0, #1
 80031f2:	fa00 f202 	lsl.w	r2, r0, r2
 80031f6:	3320      	adds	r3, #32
 80031f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80031fc:	f3bf 8f4f 	dsb	sy
}
 8003200:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003202:	f3bf 8f6f 	isb	sy
}
 8003206:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	e000e100 	.word	0xe000e100

08003218 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 f925 	bl	8003470 <HAL_Delay>
}
 8003226:	bf00      	nop
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 8003238:	4a0b      	ldr	r2, [pc, #44]	@ (8003268 <EXTI_GetITEnStatus+0x38>)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	095b      	lsrs	r3, r3, #5
 800323e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f003 031f 	and.w	r3, r3, #31
 8003248:	fa22 f303 	lsr.w	r3, r2, r3
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	bf14      	ite	ne
 8003254:	2301      	movne	r3, #1
 8003256:	2300      	moveq	r3, #0
 8003258:	b2db      	uxtb	r3, r3
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	e000e100 	.word	0xe000e100

0800326c <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 8003272:	2320      	movs	r3, #32
 8003274:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003276:	2311      	movs	r3, #17
 8003278:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8003282:	1d3b      	adds	r3, r7, #4
 8003284:	4619      	mov	r1, r3
 8003286:	480f      	ldr	r0, [pc, #60]	@ (80032c4 <reset_DW1000+0x58>)
 8003288:	f000 faba 	bl	8003800 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 800328c:	2200      	movs	r2, #0
 800328e:	2120      	movs	r1, #32
 8003290:	480c      	ldr	r0, [pc, #48]	@ (80032c4 <reset_DW1000+0x58>)
 8003292:	f000 fc69 	bl	8003b68 <HAL_GPIO_WritePin>

    HAL_Delay(2);
 8003296:	2002      	movs	r0, #2
 8003298:	f000 f8ea 	bl	8003470 <HAL_Delay>
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 800329c:	2201      	movs	r2, #1
 800329e:	2120      	movs	r1, #32
 80032a0:	4808      	ldr	r0, [pc, #32]	@ (80032c4 <reset_DW1000+0x58>)
 80032a2:	f000 fc61 	bl	8003b68 <HAL_GPIO_WritePin>
    //put the pin back to output open-drain (not active)
//    setup_DW1000RSTnIRQ(0);
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032a6:	2300      	movs	r3, #0
 80032a8:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 80032aa:	1d3b      	adds	r3, r7, #4
 80032ac:	4619      	mov	r1, r3
 80032ae:	4805      	ldr	r0, [pc, #20]	@ (80032c4 <reset_DW1000+0x58>)
 80032b0:	f000 faa6 	bl	8003800 <HAL_GPIO_Init>

    Sleep(10);
 80032b4:	200a      	movs	r0, #10
 80032b6:	f7ff ffaf 	bl	8003218 <Sleep>
}
 80032ba:	bf00      	nop
 80032bc:	3718      	adds	r7, #24
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40020800 	.word	0x40020800

080032c8 <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80032cc:	4b03      	ldr	r3, [pc, #12]	@ (80032dc <port_set_dw1000_slowrate+0x14>)
 80032ce:	2220      	movs	r2, #32
 80032d0:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 80032d2:	4802      	ldr	r0, [pc, #8]	@ (80032dc <port_set_dw1000_slowrate+0x14>)
 80032d4:	f002 fac4 	bl	8005860 <HAL_SPI_Init>
}
 80032d8:	bf00      	nop
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20000148 	.word	0x20000148

080032e0 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80032e4:	4b03      	ldr	r3, [pc, #12]	@ (80032f4 <port_set_dw1000_fastrate+0x14>)
 80032e6:	2208      	movs	r2, #8
 80032e8:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 80032ea:	4802      	ldr	r0, [pc, #8]	@ (80032f4 <port_set_dw1000_fastrate+0x14>)
 80032ec:	f002 fab8 	bl	8005860 <HAL_SPI_Init>
}
 80032f0:	bf00      	nop
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	20000148 	.word	0x20000148

080032f8 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == DW_RESET_Pin)
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	2b20      	cmp	r3, #32
 8003306:	d103      	bne.n	8003310 <HAL_GPIO_EXTI_Callback+0x18>
    {
        signalResetDone = 1;
 8003308:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_GPIO_EXTI_Callback+0x2c>)
 800330a:	2201      	movs	r2, #1
 800330c:	601a      	str	r2, [r3, #0]
        process_deca_irq();
    }
    else
    {
    }
}
 800330e:	e004      	b.n	800331a <HAL_GPIO_EXTI_Callback+0x22>
    else if (GPIO_Pin == DW_IRQn_Pin)
 8003310:	88fb      	ldrh	r3, [r7, #6]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <HAL_GPIO_EXTI_Callback+0x22>
        process_deca_irq();
 8003316:	f000 f807 	bl	8003328 <process_deca_irq>
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	20000364 	.word	0x20000364

08003328 <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 800332c:	e002      	b.n	8003334 <process_deca_irq+0xc>
    {

        port_deca_isr();
 800332e:	4b05      	ldr	r3, [pc, #20]	@ (8003344 <process_deca_irq+0x1c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 8003334:	f000 f81e 	bl	8003374 <port_CheckEXT_IRQ>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f7      	bne.n	800332e <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 800333e:	bf00      	nop
 8003340:	bf00      	nop
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000368 	.word	0x20000368

08003348 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 800334c:	2006      	movs	r0, #6
 800334e:	f7ff ff3f 	bl	80031d0 <__NVIC_DisableIRQ>
}
 8003352:	bf00      	nop
 8003354:	bd80      	pop	{r7, pc}

08003356 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 800335a:	2006      	movs	r0, #6
 800335c:	f7ff ff1a 	bl	8003194 <__NVIC_EnableIRQ>
}
 8003360:	bf00      	nop
 8003362:	bd80      	pop	{r7, pc}

08003364 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 8003368:	2006      	movs	r0, #6
 800336a:	f7ff ff61 	bl	8003230 <EXTI_GetITEnStatus>
 800336e:	4603      	mov	r3, r0
}
 8003370:	4618      	mov	r0, r3
 8003372:	bd80      	pop	{r7, pc}

08003374 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DECAIRQ_GPIO, DW_IRQn_Pin);
 8003378:	2101      	movs	r1, #1
 800337a:	4803      	ldr	r0, [pc, #12]	@ (8003388 <port_CheckEXT_IRQ+0x14>)
 800337c:	f000 fbdc 	bl	8003b38 <HAL_GPIO_ReadPin>
 8003380:	4603      	mov	r3, r0
}
 8003382:	4618      	mov	r0, r3
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40020400 	.word	0x40020400

0800338c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003390:	4b0e      	ldr	r3, [pc, #56]	@ (80033cc <HAL_Init+0x40>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a0d      	ldr	r2, [pc, #52]	@ (80033cc <HAL_Init+0x40>)
 8003396:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800339a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800339c:	4b0b      	ldr	r3, [pc, #44]	@ (80033cc <HAL_Init+0x40>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a0a      	ldr	r2, [pc, #40]	@ (80033cc <HAL_Init+0x40>)
 80033a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033a8:	4b08      	ldr	r3, [pc, #32]	@ (80033cc <HAL_Init+0x40>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a07      	ldr	r2, [pc, #28]	@ (80033cc <HAL_Init+0x40>)
 80033ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033b4:	2003      	movs	r0, #3
 80033b6:	f000 f94f 	bl	8003658 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033ba:	200f      	movs	r0, #15
 80033bc:	f000 f808 	bl	80033d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033c0:	f7fe f896 	bl	80014f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40023c00 	.word	0x40023c00

080033d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033d8:	4b12      	ldr	r3, [pc, #72]	@ (8003424 <HAL_InitTick+0x54>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	4b12      	ldr	r3, [pc, #72]	@ (8003428 <HAL_InitTick+0x58>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	4619      	mov	r1, r3
 80033e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80033ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 f967 	bl	80036c2 <HAL_SYSTICK_Config>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e00e      	b.n	800341c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b0f      	cmp	r3, #15
 8003402:	d80a      	bhi.n	800341a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003404:	2200      	movs	r2, #0
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	f04f 30ff 	mov.w	r0, #4294967295
 800340c:	f000 f92f 	bl	800366e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003410:	4a06      	ldr	r2, [pc, #24]	@ (800342c <HAL_InitTick+0x5c>)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	e000      	b.n	800341c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
}
 800341c:	4618      	mov	r0, r3
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000000 	.word	0x20000000
 8003428:	20000060 	.word	0x20000060
 800342c:	2000005c 	.word	0x2000005c

08003430 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003434:	4b06      	ldr	r3, [pc, #24]	@ (8003450 <HAL_IncTick+0x20>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	461a      	mov	r2, r3
 800343a:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <HAL_IncTick+0x24>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4413      	add	r3, r2
 8003440:	4a04      	ldr	r2, [pc, #16]	@ (8003454 <HAL_IncTick+0x24>)
 8003442:	6013      	str	r3, [r2, #0]
}
 8003444:	bf00      	nop
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	20000060 	.word	0x20000060
 8003454:	2000036c 	.word	0x2000036c

08003458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  return uwTick;
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <HAL_GetTick+0x14>)
 800345e:	681b      	ldr	r3, [r3, #0]
}
 8003460:	4618      	mov	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	2000036c 	.word	0x2000036c

08003470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003478:	f7ff ffee 	bl	8003458 <HAL_GetTick>
 800347c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003488:	d005      	beq.n	8003496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800348a:	4b0a      	ldr	r3, [pc, #40]	@ (80034b4 <HAL_Delay+0x44>)
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	461a      	mov	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4413      	add	r3, r2
 8003494:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003496:	bf00      	nop
 8003498:	f7ff ffde 	bl	8003458 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d8f7      	bhi.n	8003498 <HAL_Delay+0x28>
  {
  }
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	20000060 	.word	0x20000060

080034b8 <__NVIC_SetPriorityGrouping>:
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034c8:	4b0c      	ldr	r3, [pc, #48]	@ (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034d4:	4013      	ands	r3, r2
 80034d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ea:	4a04      	ldr	r2, [pc, #16]	@ (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	60d3      	str	r3, [r2, #12]
}
 80034f0:	bf00      	nop
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	e000ed00 	.word	0xe000ed00

08003500 <__NVIC_GetPriorityGrouping>:
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003504:	4b04      	ldr	r3, [pc, #16]	@ (8003518 <__NVIC_GetPriorityGrouping+0x18>)
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	0a1b      	lsrs	r3, r3, #8
 800350a:	f003 0307 	and.w	r3, r3, #7
}
 800350e:	4618      	mov	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000ed00 	.word	0xe000ed00

0800351c <__NVIC_EnableIRQ>:
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352a:	2b00      	cmp	r3, #0
 800352c:	db0b      	blt.n	8003546 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800352e:	79fb      	ldrb	r3, [r7, #7]
 8003530:	f003 021f 	and.w	r2, r3, #31
 8003534:	4907      	ldr	r1, [pc, #28]	@ (8003554 <__NVIC_EnableIRQ+0x38>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	2001      	movs	r0, #1
 800353e:	fa00 f202 	lsl.w	r2, r0, r2
 8003542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	e000e100 	.word	0xe000e100

08003558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	6039      	str	r1, [r7, #0]
 8003562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003568:	2b00      	cmp	r3, #0
 800356a:	db0a      	blt.n	8003582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	b2da      	uxtb	r2, r3
 8003570:	490c      	ldr	r1, [pc, #48]	@ (80035a4 <__NVIC_SetPriority+0x4c>)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	0112      	lsls	r2, r2, #4
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	440b      	add	r3, r1
 800357c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003580:	e00a      	b.n	8003598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4908      	ldr	r1, [pc, #32]	@ (80035a8 <__NVIC_SetPriority+0x50>)
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	3b04      	subs	r3, #4
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	440b      	add	r3, r1
 8003596:	761a      	strb	r2, [r3, #24]
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	e000e100 	.word	0xe000e100
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b089      	sub	sp, #36	@ 0x24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f1c3 0307 	rsb	r3, r3, #7
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	bf28      	it	cs
 80035ca:	2304      	movcs	r3, #4
 80035cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2b06      	cmp	r3, #6
 80035d4:	d902      	bls.n	80035dc <NVIC_EncodePriority+0x30>
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3b03      	subs	r3, #3
 80035da:	e000      	b.n	80035de <NVIC_EncodePriority+0x32>
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	401a      	ands	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035f4:	f04f 31ff 	mov.w	r1, #4294967295
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	fa01 f303 	lsl.w	r3, r1, r3
 80035fe:	43d9      	mvns	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003604:	4313      	orrs	r3, r2
         );
}
 8003606:	4618      	mov	r0, r3
 8003608:	3724      	adds	r7, #36	@ 0x24
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3b01      	subs	r3, #1
 8003620:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003624:	d301      	bcc.n	800362a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003626:	2301      	movs	r3, #1
 8003628:	e00f      	b.n	800364a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800362a:	4a0a      	ldr	r2, [pc, #40]	@ (8003654 <SysTick_Config+0x40>)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3b01      	subs	r3, #1
 8003630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003632:	210f      	movs	r1, #15
 8003634:	f04f 30ff 	mov.w	r0, #4294967295
 8003638:	f7ff ff8e 	bl	8003558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800363c:	4b05      	ldr	r3, [pc, #20]	@ (8003654 <SysTick_Config+0x40>)
 800363e:	2200      	movs	r2, #0
 8003640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003642:	4b04      	ldr	r3, [pc, #16]	@ (8003654 <SysTick_Config+0x40>)
 8003644:	2207      	movs	r2, #7
 8003646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	e000e010 	.word	0xe000e010

08003658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7ff ff29 	bl	80034b8 <__NVIC_SetPriorityGrouping>
}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800366e:	b580      	push	{r7, lr}
 8003670:	b086      	sub	sp, #24
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	60b9      	str	r1, [r7, #8]
 8003678:	607a      	str	r2, [r7, #4]
 800367a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003680:	f7ff ff3e 	bl	8003500 <__NVIC_GetPriorityGrouping>
 8003684:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	68b9      	ldr	r1, [r7, #8]
 800368a:	6978      	ldr	r0, [r7, #20]
 800368c:	f7ff ff8e 	bl	80035ac <NVIC_EncodePriority>
 8003690:	4602      	mov	r2, r0
 8003692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003696:	4611      	mov	r1, r2
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff ff5d 	bl	8003558 <__NVIC_SetPriority>
}
 800369e:	bf00      	nop
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	4603      	mov	r3, r0
 80036ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff ff31 	bl	800351c <__NVIC_EnableIRQ>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7ff ffa2 	bl	8003614 <SysTick_Config>
 80036d0:	4603      	mov	r3, r0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b084      	sub	sp, #16
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036e8:	f7ff feb6 	bl	8003458 <HAL_GetTick>
 80036ec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d008      	beq.n	800370c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2280      	movs	r2, #128	@ 0x80
 80036fe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e052      	b.n	80037b2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 0216 	bic.w	r2, r2, #22
 800371a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695a      	ldr	r2, [r3, #20]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800372a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003730:	2b00      	cmp	r3, #0
 8003732:	d103      	bne.n	800373c <HAL_DMA_Abort+0x62>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003738:	2b00      	cmp	r3, #0
 800373a:	d007      	beq.n	800374c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0208 	bic.w	r2, r2, #8
 800374a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 0201 	bic.w	r2, r2, #1
 800375a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800375c:	e013      	b.n	8003786 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800375e:	f7ff fe7b 	bl	8003458 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b05      	cmp	r3, #5
 800376a:	d90c      	bls.n	8003786 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2220      	movs	r2, #32
 8003770:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2203      	movs	r2, #3
 8003776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e015      	b.n	80037b2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1e4      	bne.n	800375e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003798:	223f      	movs	r2, #63	@ 0x3f
 800379a:	409a      	lsls	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037ba:	b480      	push	{r7}
 80037bc:	b083      	sub	sp, #12
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d004      	beq.n	80037d8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2280      	movs	r2, #128	@ 0x80
 80037d2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e00c      	b.n	80037f2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2205      	movs	r2, #5
 80037dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0201 	bic.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
	...

08003800 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003800:	b480      	push	{r7}
 8003802:	b089      	sub	sp, #36	@ 0x24
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800380a:	2300      	movs	r3, #0
 800380c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800380e:	2300      	movs	r3, #0
 8003810:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003812:	2300      	movs	r3, #0
 8003814:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003816:	2300      	movs	r3, #0
 8003818:	61fb      	str	r3, [r7, #28]
 800381a:	e16b      	b.n	8003af4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800381c:	2201      	movs	r2, #1
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4013      	ands	r3, r2
 800382e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	429a      	cmp	r2, r3
 8003836:	f040 815a 	bne.w	8003aee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b01      	cmp	r3, #1
 8003844:	d005      	beq.n	8003852 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800384e:	2b02      	cmp	r3, #2
 8003850:	d130      	bne.n	80038b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	2203      	movs	r2, #3
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43db      	mvns	r3, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4013      	ands	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	4313      	orrs	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003888:	2201      	movs	r2, #1
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	43db      	mvns	r3, r3
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4013      	ands	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	091b      	lsrs	r3, r3, #4
 800389e:	f003 0201 	and.w	r2, r3, #1
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 0303 	and.w	r3, r3, #3
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d017      	beq.n	80038f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	2203      	movs	r2, #3
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43db      	mvns	r3, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4013      	ands	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f003 0303 	and.w	r3, r3, #3
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d123      	bne.n	8003944 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	08da      	lsrs	r2, r3, #3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	3208      	adds	r2, #8
 8003904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003908:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	220f      	movs	r2, #15
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	43db      	mvns	r3, r3
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4013      	ands	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	691a      	ldr	r2, [r3, #16]
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	4313      	orrs	r3, r2
 8003934:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	08da      	lsrs	r2, r3, #3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	3208      	adds	r2, #8
 800393e:	69b9      	ldr	r1, [r7, #24]
 8003940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	2203      	movs	r2, #3
 8003950:	fa02 f303 	lsl.w	r3, r2, r3
 8003954:	43db      	mvns	r3, r3
 8003956:	69ba      	ldr	r2, [r7, #24]
 8003958:	4013      	ands	r3, r2
 800395a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 0203 	and.w	r2, r3, #3
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	4313      	orrs	r3, r2
 8003970:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 80b4 	beq.w	8003aee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003986:	2300      	movs	r3, #0
 8003988:	60fb      	str	r3, [r7, #12]
 800398a:	4b60      	ldr	r3, [pc, #384]	@ (8003b0c <HAL_GPIO_Init+0x30c>)
 800398c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398e:	4a5f      	ldr	r2, [pc, #380]	@ (8003b0c <HAL_GPIO_Init+0x30c>)
 8003990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003994:	6453      	str	r3, [r2, #68]	@ 0x44
 8003996:	4b5d      	ldr	r3, [pc, #372]	@ (8003b0c <HAL_GPIO_Init+0x30c>)
 8003998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039a2:	4a5b      	ldr	r2, [pc, #364]	@ (8003b10 <HAL_GPIO_Init+0x310>)
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	089b      	lsrs	r3, r3, #2
 80039a8:	3302      	adds	r3, #2
 80039aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	220f      	movs	r2, #15
 80039ba:	fa02 f303 	lsl.w	r3, r2, r3
 80039be:	43db      	mvns	r3, r3
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4013      	ands	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a52      	ldr	r2, [pc, #328]	@ (8003b14 <HAL_GPIO_Init+0x314>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d02b      	beq.n	8003a26 <HAL_GPIO_Init+0x226>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a51      	ldr	r2, [pc, #324]	@ (8003b18 <HAL_GPIO_Init+0x318>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d025      	beq.n	8003a22 <HAL_GPIO_Init+0x222>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a50      	ldr	r2, [pc, #320]	@ (8003b1c <HAL_GPIO_Init+0x31c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d01f      	beq.n	8003a1e <HAL_GPIO_Init+0x21e>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a4f      	ldr	r2, [pc, #316]	@ (8003b20 <HAL_GPIO_Init+0x320>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d019      	beq.n	8003a1a <HAL_GPIO_Init+0x21a>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a4e      	ldr	r2, [pc, #312]	@ (8003b24 <HAL_GPIO_Init+0x324>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d013      	beq.n	8003a16 <HAL_GPIO_Init+0x216>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a4d      	ldr	r2, [pc, #308]	@ (8003b28 <HAL_GPIO_Init+0x328>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d00d      	beq.n	8003a12 <HAL_GPIO_Init+0x212>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a4c      	ldr	r2, [pc, #304]	@ (8003b2c <HAL_GPIO_Init+0x32c>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d007      	beq.n	8003a0e <HAL_GPIO_Init+0x20e>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a4b      	ldr	r2, [pc, #300]	@ (8003b30 <HAL_GPIO_Init+0x330>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d101      	bne.n	8003a0a <HAL_GPIO_Init+0x20a>
 8003a06:	2307      	movs	r3, #7
 8003a08:	e00e      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a0a:	2308      	movs	r3, #8
 8003a0c:	e00c      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a0e:	2306      	movs	r3, #6
 8003a10:	e00a      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a12:	2305      	movs	r3, #5
 8003a14:	e008      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a16:	2304      	movs	r3, #4
 8003a18:	e006      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e004      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	e002      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a22:	2301      	movs	r3, #1
 8003a24:	e000      	b.n	8003a28 <HAL_GPIO_Init+0x228>
 8003a26:	2300      	movs	r3, #0
 8003a28:	69fa      	ldr	r2, [r7, #28]
 8003a2a:	f002 0203 	and.w	r2, r2, #3
 8003a2e:	0092      	lsls	r2, r2, #2
 8003a30:	4093      	lsls	r3, r2
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a38:	4935      	ldr	r1, [pc, #212]	@ (8003b10 <HAL_GPIO_Init+0x310>)
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	089b      	lsrs	r3, r3, #2
 8003a3e:	3302      	adds	r3, #2
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a46:	4b3b      	ldr	r3, [pc, #236]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4013      	ands	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a6a:	4a32      	ldr	r2, [pc, #200]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a70:	4b30      	ldr	r3, [pc, #192]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a94:	4a27      	ldr	r2, [pc, #156]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a9a:	4b26      	ldr	r3, [pc, #152]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003abe:	4a1d      	ldr	r2, [pc, #116]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ae8:	4a12      	ldr	r2, [pc, #72]	@ (8003b34 <HAL_GPIO_Init+0x334>)
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	3301      	adds	r3, #1
 8003af2:	61fb      	str	r3, [r7, #28]
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	2b0f      	cmp	r3, #15
 8003af8:	f67f ae90 	bls.w	800381c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003afc:	bf00      	nop
 8003afe:	bf00      	nop
 8003b00:	3724      	adds	r7, #36	@ 0x24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	40013800 	.word	0x40013800
 8003b14:	40020000 	.word	0x40020000
 8003b18:	40020400 	.word	0x40020400
 8003b1c:	40020800 	.word	0x40020800
 8003b20:	40020c00 	.word	0x40020c00
 8003b24:	40021000 	.word	0x40021000
 8003b28:	40021400 	.word	0x40021400
 8003b2c:	40021800 	.word	0x40021800
 8003b30:	40021c00 	.word	0x40021c00
 8003b34:	40013c00 	.word	0x40013c00

08003b38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	460b      	mov	r3, r1
 8003b42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691a      	ldr	r2, [r3, #16]
 8003b48:	887b      	ldrh	r3, [r7, #2]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b50:	2301      	movs	r3, #1
 8003b52:	73fb      	strb	r3, [r7, #15]
 8003b54:	e001      	b.n	8003b5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b56:	2300      	movs	r3, #0
 8003b58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	807b      	strh	r3, [r7, #2]
 8003b74:	4613      	mov	r3, r2
 8003b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b78:	787b      	ldrb	r3, [r7, #1]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b7e:	887a      	ldrh	r2, [r7, #2]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b84:	e003      	b.n	8003b8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b86:	887b      	ldrh	r3, [r7, #2]
 8003b88:	041a      	lsls	r2, r3, #16
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	619a      	str	r2, [r3, #24]
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b085      	sub	sp, #20
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bac:	887a      	ldrh	r2, [r7, #2]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	041a      	lsls	r2, r3, #16
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	43d9      	mvns	r1, r3
 8003bb8:	887b      	ldrh	r3, [r7, #2]
 8003bba:	400b      	ands	r3, r1
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	619a      	str	r2, [r3, #24]
}
 8003bc2:	bf00      	nop
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
	...

08003bd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003bda:	4b08      	ldr	r3, [pc, #32]	@ (8003bfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bdc:	695a      	ldr	r2, [r3, #20]
 8003bde:	88fb      	ldrh	r3, [r7, #6]
 8003be0:	4013      	ands	r3, r2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d006      	beq.n	8003bf4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003be6:	4a05      	ldr	r2, [pc, #20]	@ (8003bfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003be8:	88fb      	ldrh	r3, [r7, #6]
 8003bea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bec:	88fb      	ldrh	r3, [r7, #6]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff fb82 	bl	80032f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003bf4:	bf00      	nop
 8003bf6:	3708      	adds	r7, #8
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40013c00 	.word	0x40013c00

08003c00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e12b      	b.n	8003e6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d106      	bne.n	8003c2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fd f9ba 	bl	8000fa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2224      	movs	r2, #36	@ 0x24
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0201 	bic.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c64:	f001 fdd4 	bl	8005810 <HAL_RCC_GetPCLK1Freq>
 8003c68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	4a81      	ldr	r2, [pc, #516]	@ (8003e74 <HAL_I2C_Init+0x274>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d807      	bhi.n	8003c84 <HAL_I2C_Init+0x84>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4a80      	ldr	r2, [pc, #512]	@ (8003e78 <HAL_I2C_Init+0x278>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	bf94      	ite	ls
 8003c7c:	2301      	movls	r3, #1
 8003c7e:	2300      	movhi	r3, #0
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	e006      	b.n	8003c92 <HAL_I2C_Init+0x92>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4a7d      	ldr	r2, [pc, #500]	@ (8003e7c <HAL_I2C_Init+0x27c>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	bf94      	ite	ls
 8003c8c:	2301      	movls	r3, #1
 8003c8e:	2300      	movhi	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e0e7      	b.n	8003e6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	4a78      	ldr	r2, [pc, #480]	@ (8003e80 <HAL_I2C_Init+0x280>)
 8003c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca2:	0c9b      	lsrs	r3, r3, #18
 8003ca4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	4a6a      	ldr	r2, [pc, #424]	@ (8003e74 <HAL_I2C_Init+0x274>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d802      	bhi.n	8003cd4 <HAL_I2C_Init+0xd4>
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	e009      	b.n	8003ce8 <HAL_I2C_Init+0xe8>
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003cda:	fb02 f303 	mul.w	r3, r2, r3
 8003cde:	4a69      	ldr	r2, [pc, #420]	@ (8003e84 <HAL_I2C_Init+0x284>)
 8003ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce4:	099b      	lsrs	r3, r3, #6
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	6812      	ldr	r2, [r2, #0]
 8003cec:	430b      	orrs	r3, r1
 8003cee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	69db      	ldr	r3, [r3, #28]
 8003cf6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003cfa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	495c      	ldr	r1, [pc, #368]	@ (8003e74 <HAL_I2C_Init+0x274>)
 8003d04:	428b      	cmp	r3, r1
 8003d06:	d819      	bhi.n	8003d3c <HAL_I2C_Init+0x13c>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1e59      	subs	r1, r3, #1
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d16:	1c59      	adds	r1, r3, #1
 8003d18:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d1c:	400b      	ands	r3, r1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <HAL_I2C_Init+0x138>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	1e59      	subs	r1, r3, #1
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	005b      	lsls	r3, r3, #1
 8003d2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d30:	3301      	adds	r3, #1
 8003d32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d36:	e051      	b.n	8003ddc <HAL_I2C_Init+0x1dc>
 8003d38:	2304      	movs	r3, #4
 8003d3a:	e04f      	b.n	8003ddc <HAL_I2C_Init+0x1dc>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d111      	bne.n	8003d68 <HAL_I2C_Init+0x168>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	1e58      	subs	r0, r3, #1
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6859      	ldr	r1, [r3, #4]
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	440b      	add	r3, r1
 8003d52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d56:	3301      	adds	r3, #1
 8003d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	bf0c      	ite	eq
 8003d60:	2301      	moveq	r3, #1
 8003d62:	2300      	movne	r3, #0
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	e012      	b.n	8003d8e <HAL_I2C_Init+0x18e>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	1e58      	subs	r0, r3, #1
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6859      	ldr	r1, [r3, #4]
 8003d70:	460b      	mov	r3, r1
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	0099      	lsls	r1, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d7e:	3301      	adds	r3, #1
 8003d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	bf0c      	ite	eq
 8003d88:	2301      	moveq	r3, #1
 8003d8a:	2300      	movne	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <HAL_I2C_Init+0x196>
 8003d92:	2301      	movs	r3, #1
 8003d94:	e022      	b.n	8003ddc <HAL_I2C_Init+0x1dc>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10e      	bne.n	8003dbc <HAL_I2C_Init+0x1bc>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	1e58      	subs	r0, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6859      	ldr	r1, [r3, #4]
 8003da6:	460b      	mov	r3, r1
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	440b      	add	r3, r1
 8003dac:	fbb0 f3f3 	udiv	r3, r0, r3
 8003db0:	3301      	adds	r3, #1
 8003db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dba:	e00f      	b.n	8003ddc <HAL_I2C_Init+0x1dc>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	1e58      	subs	r0, r3, #1
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6859      	ldr	r1, [r3, #4]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	0099      	lsls	r1, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	6809      	ldr	r1, [r1, #0]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	69da      	ldr	r2, [r3, #28]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6911      	ldr	r1, [r2, #16]
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	68d2      	ldr	r2, [r2, #12]
 8003e16:	4311      	orrs	r1, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	430b      	orrs	r3, r1
 8003e1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	695a      	ldr	r2, [r3, #20]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	431a      	orrs	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0201 	orr.w	r2, r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2220      	movs	r2, #32
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	000186a0 	.word	0x000186a0
 8003e78:	001e847f 	.word	0x001e847f
 8003e7c:	003d08ff 	.word	0x003d08ff
 8003e80:	431bde83 	.word	0x431bde83
 8003e84:	10624dd3 	.word	0x10624dd3

08003e88 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003e88:	b590      	push	{r4, r7, lr}
 8003e8a:	b08d      	sub	sp, #52	@ 0x34
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e96:	6a3b      	ldr	r3, [r7, #32]
 8003e98:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f004 f945 	bl	800812e <USB_GetMode>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f040 848c 	bne.w	80047c4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f004 f8a9 	bl	8008008 <USB_ReadInterrupts>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 8482 	beq.w	80047c2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	0a1b      	lsrs	r3, r3, #8
 8003ec8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f004 f896 	bl	8008008 <USB_ReadInterrupts>
 8003edc:	4603      	mov	r3, r0
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d107      	bne.n	8003ef6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f002 0202 	and.w	r2, r2, #2
 8003ef4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f004 f884 	bl	8008008 <USB_ReadInterrupts>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	2b10      	cmp	r3, #16
 8003f08:	d161      	bne.n	8003fce <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	699a      	ldr	r2, [r3, #24]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0210 	bic.w	r2, r2, #16
 8003f18:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003f1a:	6a3b      	ldr	r3, [r7, #32]
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
 8003f1e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	f003 020f 	and.w	r2, r3, #15
 8003f26:	4613      	mov	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	4413      	add	r3, r2
 8003f36:	3304      	adds	r3, #4
 8003f38:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003f40:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f44:	d124      	bne.n	8003f90 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d035      	beq.n	8003fbe <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	091b      	lsrs	r3, r3, #4
 8003f5a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	461a      	mov	r2, r3
 8003f64:	6a38      	ldr	r0, [r7, #32]
 8003f66:	f003 fefd 	bl	8007d64 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	68da      	ldr	r2, [r3, #12]
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	091b      	lsrs	r3, r3, #4
 8003f72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f76:	441a      	add	r2, r3
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	695a      	ldr	r2, [r3, #20]
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	091b      	lsrs	r3, r3, #4
 8003f84:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f88:	441a      	add	r2, r3
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	615a      	str	r2, [r3, #20]
 8003f8e:	e016      	b.n	8003fbe <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003f96:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003f9a:	d110      	bne.n	8003fbe <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003fa2:	2208      	movs	r2, #8
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	6a38      	ldr	r0, [r7, #32]
 8003fa8:	f003 fedc 	bl	8007d64 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	695a      	ldr	r2, [r3, #20]
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	091b      	lsrs	r3, r3, #4
 8003fb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fb8:	441a      	add	r2, r3
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	699a      	ldr	r2, [r3, #24]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 0210 	orr.w	r2, r2, #16
 8003fcc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f004 f818 	bl	8008008 <USB_ReadInterrupts>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fde:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003fe2:	f040 80a7 	bne.w	8004134 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f004 f81d 	bl	800802e <USB_ReadDevAllOutEpInterrupt>
 8003ff4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003ff6:	e099      	b.n	800412c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 808e 	beq.w	8004120 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	4611      	mov	r1, r2
 800400e:	4618      	mov	r0, r3
 8004010:	f004 f841 	bl	8008096 <USB_ReadDevOutEPInterrupt>
 8004014:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00c      	beq.n	800403a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004022:	015a      	lsls	r2, r3, #5
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	4413      	add	r3, r2
 8004028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800402c:	461a      	mov	r2, r3
 800402e:	2301      	movs	r3, #1
 8004030:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004032:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 fe41 	bl	8004cbc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f003 0308 	and.w	r3, r3, #8
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00c      	beq.n	800405e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	4413      	add	r3, r2
 800404c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004050:	461a      	mov	r2, r3
 8004052:	2308      	movs	r3, #8
 8004054:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004056:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 ff17 	bl	8004e8c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	f003 0310 	and.w	r3, r3, #16
 8004064:	2b00      	cmp	r3, #0
 8004066:	d008      	beq.n	800407a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406a:	015a      	lsls	r2, r3, #5
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	4413      	add	r3, r2
 8004070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004074:	461a      	mov	r2, r3
 8004076:	2310      	movs	r3, #16
 8004078:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d030      	beq.n	80040e6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004084:	6a3b      	ldr	r3, [r7, #32]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800408c:	2b80      	cmp	r3, #128	@ 0x80
 800408e:	d109      	bne.n	80040a4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	69fa      	ldr	r2, [r7, #28]
 800409a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800409e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80040a2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80040a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a6:	4613      	mov	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	4413      	add	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	4413      	add	r3, r2
 80040b6:	3304      	adds	r3, #4
 80040b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	78db      	ldrb	r3, [r3, #3]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d108      	bne.n	80040d4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2200      	movs	r2, #0
 80040c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80040c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	4619      	mov	r1, r3
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f005 fb3a 	bl	8009748 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80040d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d6:	015a      	lsls	r2, r3, #5
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	4413      	add	r3, r2
 80040dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040e0:	461a      	mov	r2, r3
 80040e2:	2302      	movs	r3, #2
 80040e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d008      	beq.n	8004102 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80040f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f2:	015a      	lsls	r2, r3, #5
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	4413      	add	r3, r2
 80040f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040fc:	461a      	mov	r2, r3
 80040fe:	2320      	movs	r3, #32
 8004100:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d009      	beq.n	8004120 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800410c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410e:	015a      	lsls	r2, r3, #5
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	4413      	add	r3, r2
 8004114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004118:	461a      	mov	r2, r3
 800411a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800411e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004122:	3301      	adds	r3, #1
 8004124:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004128:	085b      	lsrs	r3, r3, #1
 800412a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800412c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412e:	2b00      	cmp	r3, #0
 8004130:	f47f af62 	bne.w	8003ff8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4618      	mov	r0, r3
 800413a:	f003 ff65 	bl	8008008 <USB_ReadInterrupts>
 800413e:	4603      	mov	r3, r0
 8004140:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004144:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004148:	f040 80db 	bne.w	8004302 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4618      	mov	r0, r3
 8004152:	f003 ff86 	bl	8008062 <USB_ReadDevAllInEpInterrupt>
 8004156:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004158:	2300      	movs	r3, #0
 800415a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800415c:	e0cd      	b.n	80042fa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800415e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 80c2 	beq.w	80042ee <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004170:	b2d2      	uxtb	r2, r2
 8004172:	4611      	mov	r1, r2
 8004174:	4618      	mov	r0, r3
 8004176:	f003 ffac 	bl	80080d2 <USB_ReadDevInEPInterrupt>
 800417a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d057      	beq.n	8004236 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	2201      	movs	r2, #1
 800418e:	fa02 f303 	lsl.w	r3, r2, r3
 8004192:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800419a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	43db      	mvns	r3, r3
 80041a0:	69f9      	ldr	r1, [r7, #28]
 80041a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80041a6:	4013      	ands	r3, r2
 80041a8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80041aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ac:	015a      	lsls	r2, r3, #5
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041b6:	461a      	mov	r2, r3
 80041b8:	2301      	movs	r3, #1
 80041ba:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	799b      	ldrb	r3, [r3, #6]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d132      	bne.n	800422a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c8:	4613      	mov	r3, r2
 80041ca:	00db      	lsls	r3, r3, #3
 80041cc:	4413      	add	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	3320      	adds	r3, #32
 80041d4:	6819      	ldr	r1, [r3, #0]
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041da:	4613      	mov	r3, r2
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4403      	add	r3, r0
 80041e4:	331c      	adds	r3, #28
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4419      	add	r1, r3
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ee:	4613      	mov	r3, r2
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	4403      	add	r3, r0
 80041f8:	3320      	adds	r3, #32
 80041fa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80041fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d113      	bne.n	800422a <HAL_PCD_IRQHandler+0x3a2>
 8004202:	6879      	ldr	r1, [r7, #4]
 8004204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004206:	4613      	mov	r3, r2
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	4413      	add	r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	440b      	add	r3, r1
 8004210:	3324      	adds	r3, #36	@ 0x24
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d108      	bne.n	800422a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6818      	ldr	r0, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004222:	461a      	mov	r2, r3
 8004224:	2101      	movs	r1, #1
 8004226:	f003 ffb3 	bl	8008190 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800422a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422c:	b2db      	uxtb	r3, r3
 800422e:	4619      	mov	r1, r3
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f005 fa04 	bl	800963e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	2b00      	cmp	r3, #0
 800423e:	d008      	beq.n	8004252 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	4413      	add	r3, r2
 8004248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800424c:	461a      	mov	r2, r3
 800424e:	2308      	movs	r3, #8
 8004250:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f003 0310 	and.w	r3, r3, #16
 8004258:	2b00      	cmp	r3, #0
 800425a:	d008      	beq.n	800426e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800425c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425e:	015a      	lsls	r2, r3, #5
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	4413      	add	r3, r2
 8004264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004268:	461a      	mov	r2, r3
 800426a:	2310      	movs	r3, #16
 800426c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004274:	2b00      	cmp	r3, #0
 8004276:	d008      	beq.n	800428a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427a:	015a      	lsls	r2, r3, #5
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	4413      	add	r3, r2
 8004280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004284:	461a      	mov	r2, r3
 8004286:	2340      	movs	r3, #64	@ 0x40
 8004288:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d023      	beq.n	80042dc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004294:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004296:	6a38      	ldr	r0, [r7, #32]
 8004298:	f003 f900 	bl	800749c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800429c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800429e:	4613      	mov	r3, r2
 80042a0:	00db      	lsls	r3, r3, #3
 80042a2:	4413      	add	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	3310      	adds	r3, #16
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	4413      	add	r3, r2
 80042ac:	3304      	adds	r3, #4
 80042ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	78db      	ldrb	r3, [r3, #3]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d108      	bne.n	80042ca <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2200      	movs	r2, #0
 80042bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	4619      	mov	r1, r3
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f005 fa51 	bl	800976c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	015a      	lsls	r2, r3, #5
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	4413      	add	r3, r2
 80042d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042d6:	461a      	mov	r2, r3
 80042d8:	2302      	movs	r3, #2
 80042da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80042e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 fc5b 	bl	8004ba4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80042ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f0:	3301      	adds	r3, #1
 80042f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80042f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f6:	085b      	lsrs	r3, r3, #1
 80042f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80042fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f47f af2e 	bne.w	800415e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f003 fe7e 	bl	8008008 <USB_ReadInterrupts>
 800430c:	4603      	mov	r3, r0
 800430e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004312:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004316:	d122      	bne.n	800435e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	69fa      	ldr	r2, [r7, #28]
 8004322:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004326:	f023 0301 	bic.w	r3, r3, #1
 800432a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004332:	2b01      	cmp	r3, #1
 8004334:	d108      	bne.n	8004348 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800433e:	2100      	movs	r1, #0
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 fde9 	bl	8004f18 <HAL_PCDEx_LPM_Callback>
 8004346:	e002      	b.n	800434e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f005 f9ef 	bl	800972c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	695a      	ldr	r2, [r3, #20]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800435c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f003 fe50 	bl	8008008 <USB_ReadInterrupts>
 8004368:	4603      	mov	r3, r0
 800436a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800436e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004372:	d112      	bne.n	800439a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b01      	cmp	r3, #1
 8004382:	d102      	bne.n	800438a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f005 f9ab 	bl	80096e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004398:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f003 fe32 	bl	8008008 <USB_ReadInterrupts>
 80043a4:	4603      	mov	r3, r0
 80043a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ae:	f040 80b7 	bne.w	8004520 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	69fa      	ldr	r2, [r7, #28]
 80043bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043c0:	f023 0301 	bic.w	r3, r3, #1
 80043c4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2110      	movs	r1, #16
 80043cc:	4618      	mov	r0, r3
 80043ce:	f003 f865 	bl	800749c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043d2:	2300      	movs	r3, #0
 80043d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043d6:	e046      	b.n	8004466 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80043d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043da:	015a      	lsls	r2, r3, #5
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	4413      	add	r3, r2
 80043e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043e4:	461a      	mov	r2, r3
 80043e6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043ea:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80043ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ee:	015a      	lsls	r2, r3, #5
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	4413      	add	r3, r2
 80043f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043fc:	0151      	lsls	r1, r2, #5
 80043fe:	69fa      	ldr	r2, [r7, #28]
 8004400:	440a      	add	r2, r1
 8004402:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004406:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800440a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800440c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800440e:	015a      	lsls	r2, r3, #5
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	4413      	add	r3, r2
 8004414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004418:	461a      	mov	r2, r3
 800441a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800441e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004422:	015a      	lsls	r2, r3, #5
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	4413      	add	r3, r2
 8004428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004430:	0151      	lsls	r1, r2, #5
 8004432:	69fa      	ldr	r2, [r7, #28]
 8004434:	440a      	add	r2, r1
 8004436:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800443a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800443e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004442:	015a      	lsls	r2, r3, #5
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	4413      	add	r3, r2
 8004448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004450:	0151      	lsls	r1, r2, #5
 8004452:	69fa      	ldr	r2, [r7, #28]
 8004454:	440a      	add	r2, r1
 8004456:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800445a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800445e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004462:	3301      	adds	r3, #1
 8004464:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	791b      	ldrb	r3, [r3, #4]
 800446a:	461a      	mov	r2, r3
 800446c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800446e:	4293      	cmp	r3, r2
 8004470:	d3b2      	bcc.n	80043d8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004478:	69db      	ldr	r3, [r3, #28]
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004480:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004484:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	7bdb      	ldrb	r3, [r3, #15]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d016      	beq.n	80044bc <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004494:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004498:	69fa      	ldr	r2, [r7, #28]
 800449a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800449e:	f043 030b 	orr.w	r3, r3, #11
 80044a2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ae:	69fa      	ldr	r2, [r7, #28]
 80044b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044b4:	f043 030b 	orr.w	r3, r3, #11
 80044b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80044ba:	e015      	b.n	80044e8 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044c2:	695b      	ldr	r3, [r3, #20]
 80044c4:	69fa      	ldr	r2, [r7, #28]
 80044c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80044ce:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80044d2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	69fa      	ldr	r2, [r7, #28]
 80044de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044e2:	f043 030b 	orr.w	r3, r3, #11
 80044e6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	69fa      	ldr	r2, [r7, #28]
 80044f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044f6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80044fa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6818      	ldr	r0, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800450a:	461a      	mov	r2, r3
 800450c:	f003 fe40 	bl	8008190 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800451e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4618      	mov	r0, r3
 8004526:	f003 fd6f 	bl	8008008 <USB_ReadInterrupts>
 800452a:	4603      	mov	r3, r0
 800452c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004534:	d123      	bne.n	800457e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f003 fe05 	bl	800814a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4618      	mov	r0, r3
 8004546:	f002 ffdb 	bl	8007500 <USB_GetDevSpeed>
 800454a:	4603      	mov	r3, r0
 800454c:	461a      	mov	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681c      	ldr	r4, [r3, #0]
 8004556:	f001 f94f 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 800455a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004560:	461a      	mov	r2, r3
 8004562:	4620      	mov	r0, r4
 8004564:	f002 fef8 	bl	8007358 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f005 f890 	bl	800968e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695a      	ldr	r2, [r3, #20]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800457c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4618      	mov	r0, r3
 8004584:	f003 fd40 	bl	8008008 <USB_ReadInterrupts>
 8004588:	4603      	mov	r3, r0
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b08      	cmp	r3, #8
 8004590:	d10a      	bne.n	80045a8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f005 f86d 	bl	8009672 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695a      	ldr	r2, [r3, #20]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f002 0208 	and.w	r2, r2, #8
 80045a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f003 fd2b 	bl	8008008 <USB_ReadInterrupts>
 80045b2:	4603      	mov	r3, r0
 80045b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b8:	2b80      	cmp	r3, #128	@ 0x80
 80045ba:	d123      	bne.n	8004604 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045c8:	2301      	movs	r3, #1
 80045ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80045cc:	e014      	b.n	80045f8 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045d2:	4613      	mov	r3, r2
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	4413      	add	r3, r2
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	440b      	add	r3, r1
 80045dc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d105      	bne.n	80045f2 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80045e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	4619      	mov	r1, r3
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 faa8 	bl	8004b42 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	3301      	adds	r3, #1
 80045f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	791b      	ldrb	r3, [r3, #4]
 80045fc:	461a      	mov	r2, r3
 80045fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004600:	4293      	cmp	r3, r2
 8004602:	d3e4      	bcc.n	80045ce <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4618      	mov	r0, r3
 800460a:	f003 fcfd 	bl	8008008 <USB_ReadInterrupts>
 800460e:	4603      	mov	r3, r0
 8004610:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004614:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004618:	d13c      	bne.n	8004694 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800461a:	2301      	movs	r3, #1
 800461c:	627b      	str	r3, [r7, #36]	@ 0x24
 800461e:	e02b      	b.n	8004678 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004622:	015a      	lsls	r2, r3, #5
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	4413      	add	r3, r2
 8004628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004630:	6879      	ldr	r1, [r7, #4]
 8004632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004634:	4613      	mov	r3, r2
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	4413      	add	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	440b      	add	r3, r1
 800463e:	3318      	adds	r3, #24
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d115      	bne.n	8004672 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004646:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004648:	2b00      	cmp	r3, #0
 800464a:	da12      	bge.n	8004672 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004650:	4613      	mov	r3, r2
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	4413      	add	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	440b      	add	r3, r1
 800465a:	3317      	adds	r3, #23
 800465c:	2201      	movs	r2, #1
 800465e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004662:	b2db      	uxtb	r3, r3
 8004664:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004668:	b2db      	uxtb	r3, r3
 800466a:	4619      	mov	r1, r3
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 fa68 	bl	8004b42 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	3301      	adds	r3, #1
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	791b      	ldrb	r3, [r3, #4]
 800467c:	461a      	mov	r2, r3
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	4293      	cmp	r3, r2
 8004682:	d3cd      	bcc.n	8004620 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	695a      	ldr	r2, [r3, #20]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004692:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f003 fcb5 	bl	8008008 <USB_ReadInterrupts>
 800469e:	4603      	mov	r3, r0
 80046a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046a8:	d156      	bne.n	8004758 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046aa:	2301      	movs	r3, #1
 80046ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ae:	e045      	b.n	800473c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80046b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b2:	015a      	lsls	r2, r3, #5
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	4413      	add	r3, r2
 80046b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80046c0:	6879      	ldr	r1, [r7, #4]
 80046c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046c4:	4613      	mov	r3, r2
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	4413      	add	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d12e      	bne.n	8004736 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80046d8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80046da:	2b00      	cmp	r3, #0
 80046dc:	da2b      	bge.n	8004736 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	0c1a      	lsrs	r2, r3, #16
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80046e8:	4053      	eors	r3, r2
 80046ea:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d121      	bne.n	8004736 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f6:	4613      	mov	r3, r2
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	4413      	add	r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	440b      	add	r3, r1
 8004700:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004704:	2201      	movs	r2, #1
 8004706:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004714:	6a3b      	ldr	r3, [r7, #32]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10a      	bne.n	8004736 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	69fa      	ldr	r2, [r7, #28]
 800472a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800472e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004732:	6053      	str	r3, [r2, #4]
            break;
 8004734:	e008      	b.n	8004748 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	3301      	adds	r3, #1
 800473a:	627b      	str	r3, [r7, #36]	@ 0x24
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	791b      	ldrb	r3, [r3, #4]
 8004740:	461a      	mov	r2, r3
 8004742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004744:	4293      	cmp	r3, r2
 8004746:	d3b3      	bcc.n	80046b0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	695a      	ldr	r2, [r3, #20]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004756:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4618      	mov	r0, r3
 800475e:	f003 fc53 	bl	8008008 <USB_ReadInterrupts>
 8004762:	4603      	mov	r3, r0
 8004764:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004768:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800476c:	d10a      	bne.n	8004784 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f005 f80e 	bl	8009790 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695a      	ldr	r2, [r3, #20]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004782:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4618      	mov	r0, r3
 800478a:	f003 fc3d 	bl	8008008 <USB_ReadInterrupts>
 800478e:	4603      	mov	r3, r0
 8004790:	f003 0304 	and.w	r3, r3, #4
 8004794:	2b04      	cmp	r3, #4
 8004796:	d115      	bne.n	80047c4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	f003 0304 	and.w	r3, r3, #4
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f004 fffe 	bl	80097ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6859      	ldr	r1, [r3, #4]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	430a      	orrs	r2, r1
 80047be:	605a      	str	r2, [r3, #4]
 80047c0:	e000      	b.n	80047c4 <HAL_PCD_IRQHandler+0x93c>
      return;
 80047c2:	bf00      	nop
    }
  }
}
 80047c4:	3734      	adds	r7, #52	@ 0x34
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd90      	pop	{r4, r7, pc}

080047ca <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b082      	sub	sp, #8
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
 80047d2:	460b      	mov	r3, r1
 80047d4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d101      	bne.n	80047e4 <HAL_PCD_SetAddress+0x1a>
 80047e0:	2302      	movs	r3, #2
 80047e2:	e012      	b.n	800480a <HAL_PCD_SetAddress+0x40>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	78fa      	ldrb	r2, [r7, #3]
 80047f8:	4611      	mov	r1, r2
 80047fa:	4618      	mov	r0, r3
 80047fc:	f003 fbde 	bl	8007fbc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b084      	sub	sp, #16
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
 800481a:	4608      	mov	r0, r1
 800481c:	4611      	mov	r1, r2
 800481e:	461a      	mov	r2, r3
 8004820:	4603      	mov	r3, r0
 8004822:	70fb      	strb	r3, [r7, #3]
 8004824:	460b      	mov	r3, r1
 8004826:	803b      	strh	r3, [r7, #0]
 8004828:	4613      	mov	r3, r2
 800482a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800482c:	2300      	movs	r3, #0
 800482e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004830:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004834:	2b00      	cmp	r3, #0
 8004836:	da0f      	bge.n	8004858 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004838:	78fb      	ldrb	r3, [r7, #3]
 800483a:	f003 020f 	and.w	r2, r3, #15
 800483e:	4613      	mov	r3, r2
 8004840:	00db      	lsls	r3, r3, #3
 8004842:	4413      	add	r3, r2
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	3310      	adds	r3, #16
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	4413      	add	r3, r2
 800484c:	3304      	adds	r3, #4
 800484e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2201      	movs	r2, #1
 8004854:	705a      	strb	r2, [r3, #1]
 8004856:	e00f      	b.n	8004878 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004858:	78fb      	ldrb	r3, [r7, #3]
 800485a:	f003 020f 	and.w	r2, r3, #15
 800485e:	4613      	mov	r3, r2
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	4413      	add	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	4413      	add	r3, r2
 800486e:	3304      	adds	r3, #4
 8004870:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004878:	78fb      	ldrb	r3, [r7, #3]
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	b2da      	uxtb	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004884:	883b      	ldrh	r3, [r7, #0]
 8004886:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	78ba      	ldrb	r2, [r7, #2]
 8004892:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	785b      	ldrb	r3, [r3, #1]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d004      	beq.n	80048a6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	461a      	mov	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80048a6:	78bb      	ldrb	r3, [r7, #2]
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d102      	bne.n	80048b2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_PCD_EP_Open+0xae>
 80048bc:	2302      	movs	r3, #2
 80048be:	e00e      	b.n	80048de <HAL_PCD_EP_Open+0xcc>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68f9      	ldr	r1, [r7, #12]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f002 fe3b 	bl	800754a <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80048dc:	7afb      	ldrb	r3, [r7, #11]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b086      	sub	sp, #24
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	60f8      	str	r0, [r7, #12]
 80048ee:	607a      	str	r2, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
 80048f2:	460b      	mov	r3, r1
 80048f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048f6:	7afb      	ldrb	r3, [r7, #11]
 80048f8:	f003 020f 	and.w	r2, r3, #15
 80048fc:	4613      	mov	r3, r2
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	4413      	add	r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4413      	add	r3, r2
 800490c:	3304      	adds	r3, #4
 800490e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	2200      	movs	r2, #0
 8004920:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	2200      	movs	r2, #0
 8004926:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004928:	7afb      	ldrb	r3, [r7, #11]
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	b2da      	uxtb	r2, r3
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	799b      	ldrb	r3, [r3, #6]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d102      	bne.n	8004942 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6818      	ldr	r0, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	799b      	ldrb	r3, [r3, #6]
 800494a:	461a      	mov	r2, r3
 800494c:	6979      	ldr	r1, [r7, #20]
 800494e:	f002 fe83 	bl	8007658 <USB_EPStartXfer>

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3718      	adds	r7, #24
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	607a      	str	r2, [r7, #4]
 8004966:	603b      	str	r3, [r7, #0]
 8004968:	460b      	mov	r3, r1
 800496a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800496c:	7afb      	ldrb	r3, [r7, #11]
 800496e:	f003 020f 	and.w	r2, r3, #15
 8004972:	4613      	mov	r3, r2
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	3310      	adds	r3, #16
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4413      	add	r3, r2
 8004980:	3304      	adds	r3, #4
 8004982:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	2200      	movs	r2, #0
 8004994:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2201      	movs	r2, #1
 800499a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800499c:	7afb      	ldrb	r3, [r7, #11]
 800499e:	f003 030f 	and.w	r3, r3, #15
 80049a2:	b2da      	uxtb	r2, r3
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	799b      	ldrb	r3, [r3, #6]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d102      	bne.n	80049b6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	799b      	ldrb	r3, [r3, #6]
 80049be:	461a      	mov	r2, r3
 80049c0:	6979      	ldr	r1, [r7, #20]
 80049c2:	f002 fe49 	bl	8007658 <USB_EPStartXfer>

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3718      	adds	r7, #24
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	f003 030f 	and.w	r3, r3, #15
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	7912      	ldrb	r2, [r2, #4]
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d901      	bls.n	80049ee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e04f      	b.n	8004a8e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80049ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	da0f      	bge.n	8004a16 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	f003 020f 	and.w	r2, r3, #15
 80049fc:	4613      	mov	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	3310      	adds	r3, #16
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	4413      	add	r3, r2
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2201      	movs	r2, #1
 8004a12:	705a      	strb	r2, [r3, #1]
 8004a14:	e00d      	b.n	8004a32 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a16:	78fa      	ldrb	r2, [r7, #3]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	4413      	add	r3, r2
 8004a28:	3304      	adds	r3, #4
 8004a2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2201      	movs	r2, #1
 8004a36:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_PCD_EP_SetStall+0x82>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	e01d      	b.n	8004a8e <HAL_PCD_EP_SetStall+0xbe>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68f9      	ldr	r1, [r7, #12]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f003 f9d7 	bl	8007e14 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a66:	78fb      	ldrb	r3, [r7, #3]
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d109      	bne.n	8004a84 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6818      	ldr	r0, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	7999      	ldrb	r1, [r3, #6]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f003 fb86 	bl	8008190 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b084      	sub	sp, #16
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004aa2:	78fb      	ldrb	r3, [r7, #3]
 8004aa4:	f003 030f 	and.w	r3, r3, #15
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	7912      	ldrb	r2, [r2, #4]
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d901      	bls.n	8004ab4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e042      	b.n	8004b3a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	da0f      	bge.n	8004adc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004abc:	78fb      	ldrb	r3, [r7, #3]
 8004abe:	f003 020f 	and.w	r2, r3, #15
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	4413      	add	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	3310      	adds	r3, #16
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	4413      	add	r3, r2
 8004ad0:	3304      	adds	r3, #4
 8004ad2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	705a      	strb	r2, [r3, #1]
 8004ada:	e00f      	b.n	8004afc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004adc:	78fb      	ldrb	r3, [r7, #3]
 8004ade:	f003 020f 	and.w	r2, r3, #15
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	4413      	add	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	4413      	add	r3, r2
 8004af2:	3304      	adds	r3, #4
 8004af4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b02:	78fb      	ldrb	r3, [r7, #3]
 8004b04:	f003 030f 	and.w	r3, r3, #15
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d101      	bne.n	8004b1c <HAL_PCD_EP_ClrStall+0x86>
 8004b18:	2302      	movs	r3, #2
 8004b1a:	e00e      	b.n	8004b3a <HAL_PCD_EP_ClrStall+0xa4>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68f9      	ldr	r1, [r7, #12]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f003 f9e0 	bl	8007ef0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b084      	sub	sp, #16
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004b4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	da0c      	bge.n	8004b70 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f003 020f 	and.w	r2, r3, #15
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	4413      	add	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	3310      	adds	r3, #16
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	4413      	add	r3, r2
 8004b6a:	3304      	adds	r3, #4
 8004b6c:	60fb      	str	r3, [r7, #12]
 8004b6e:	e00c      	b.n	8004b8a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b70:	78fb      	ldrb	r3, [r7, #3]
 8004b72:	f003 020f 	and.w	r2, r3, #15
 8004b76:	4613      	mov	r3, r2
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4413      	add	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	4413      	add	r3, r2
 8004b86:	3304      	adds	r3, #4
 8004b88:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68f9      	ldr	r1, [r7, #12]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f002 ffff 	bl	8007b94 <USB_EPStopXfer>
 8004b96:	4603      	mov	r3, r0
 8004b98:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004b9a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08a      	sub	sp, #40	@ 0x28
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004bb8:	683a      	ldr	r2, [r7, #0]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	00db      	lsls	r3, r3, #3
 8004bbe:	4413      	add	r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	3310      	adds	r3, #16
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	4413      	add	r3, r2
 8004bc8:	3304      	adds	r3, #4
 8004bca:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	695a      	ldr	r2, [r3, #20]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d901      	bls.n	8004bdc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e06b      	b.n	8004cb4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	691a      	ldr	r2, [r3, #16]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d902      	bls.n	8004bf8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	3303      	adds	r3, #3
 8004bfc:	089b      	lsrs	r3, r3, #2
 8004bfe:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c00:	e02a      	b.n	8004c58 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	691a      	ldr	r2, [r3, #16]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	69fa      	ldr	r2, [r7, #28]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d902      	bls.n	8004c1e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	3303      	adds	r3, #3
 8004c22:	089b      	lsrs	r3, r3, #2
 8004c24:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	68d9      	ldr	r1, [r3, #12]
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	b2da      	uxtb	r2, r3
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	4603      	mov	r3, r0
 8004c3a:	6978      	ldr	r0, [r7, #20]
 8004c3c:	f003 f854 	bl	8007ce8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	441a      	add	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	695a      	ldr	r2, [r3, #20]
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	441a      	add	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	015a      	lsls	r2, r3, #5
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d809      	bhi.n	8004c82 <PCD_WriteEmptyTxFifo+0xde>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	695a      	ldr	r2, [r3, #20]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d203      	bcs.n	8004c82 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1bf      	bne.n	8004c02 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	691a      	ldr	r2, [r3, #16]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d811      	bhi.n	8004cb2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	f003 030f 	and.w	r3, r3, #15
 8004c94:	2201      	movs	r2, #1
 8004c96:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ca2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	43db      	mvns	r3, r3
 8004ca8:	6939      	ldr	r1, [r7, #16]
 8004caa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004cae:	4013      	ands	r3, r2
 8004cb0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3720      	adds	r7, #32
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b088      	sub	sp, #32
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	333c      	adds	r3, #60	@ 0x3c
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	015a      	lsls	r2, r3, #5
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	799b      	ldrb	r3, [r3, #6]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d17b      	bne.n	8004dea <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f003 0308 	and.w	r3, r3, #8
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d015      	beq.n	8004d28 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	4a61      	ldr	r2, [pc, #388]	@ (8004e84 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	f240 80b9 	bls.w	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 80b3 	beq.w	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	015a      	lsls	r2, r3, #5
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	4413      	add	r3, r2
 8004d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d1e:	461a      	mov	r2, r3
 8004d20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d24:	6093      	str	r3, [r2, #8]
 8004d26:	e0a7      	b.n	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f003 0320 	and.w	r3, r3, #32
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d009      	beq.n	8004d46 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	015a      	lsls	r2, r3, #5
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d3e:	461a      	mov	r2, r3
 8004d40:	2320      	movs	r3, #32
 8004d42:	6093      	str	r3, [r2, #8]
 8004d44:	e098      	b.n	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f040 8093 	bne.w	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	4a4b      	ldr	r2, [pc, #300]	@ (8004e84 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d90f      	bls.n	8004d7a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d00a      	beq.n	8004d7a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	015a      	lsls	r2, r3, #5
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d70:	461a      	mov	r2, r3
 8004d72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d76:	6093      	str	r3, [r2, #8]
 8004d78:	e07e      	b.n	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	4413      	add	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	3304      	adds	r3, #4
 8004d8e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a1a      	ldr	r2, [r3, #32]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	0159      	lsls	r1, r3, #5
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	440b      	add	r3, r1
 8004d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004da6:	1ad2      	subs	r2, r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d114      	bne.n	8004ddc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d109      	bne.n	8004dce <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	f003 f9e2 	bl	8008190 <USB_EP0_OutStart>
 8004dcc:	e006      	b.n	8004ddc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	68da      	ldr	r2, [r3, #12]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	441a      	add	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	4619      	mov	r1, r3
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f004 fc10 	bl	8009608 <HAL_PCD_DataOutStageCallback>
 8004de8:	e046      	b.n	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	4a26      	ldr	r2, [pc, #152]	@ (8004e88 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d124      	bne.n	8004e3c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00a      	beq.n	8004e12 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	015a      	lsls	r2, r3, #5
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	4413      	add	r3, r2
 8004e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e08:	461a      	mov	r2, r3
 8004e0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e0e:	6093      	str	r3, [r2, #8]
 8004e10:	e032      	b.n	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f003 0320 	and.w	r3, r3, #32
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d008      	beq.n	8004e2e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	015a      	lsls	r2, r3, #5
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	4413      	add	r3, r2
 8004e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e28:	461a      	mov	r2, r3
 8004e2a:	2320      	movs	r3, #32
 8004e2c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	4619      	mov	r1, r3
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f004 fbe7 	bl	8009608 <HAL_PCD_DataOutStageCallback>
 8004e3a:	e01d      	b.n	8004e78 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d114      	bne.n	8004e6c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004e42:	6879      	ldr	r1, [r7, #4]
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	4613      	mov	r3, r2
 8004e48:	00db      	lsls	r3, r3, #3
 8004e4a:	4413      	add	r3, r2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	440b      	add	r3, r1
 8004e50:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d108      	bne.n	8004e6c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6818      	ldr	r0, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e64:	461a      	mov	r2, r3
 8004e66:	2100      	movs	r1, #0
 8004e68:	f003 f992 	bl	8008190 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	4619      	mov	r1, r3
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f004 fbc8 	bl	8009608 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3720      	adds	r7, #32
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	4f54300a 	.word	0x4f54300a
 8004e88:	4f54310a 	.word	0x4f54310a

08004e8c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	333c      	adds	r3, #60	@ 0x3c
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	015a      	lsls	r2, r3, #5
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	4a15      	ldr	r2, [pc, #84]	@ (8004f14 <PCD_EP_OutSetupPacket_int+0x88>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d90e      	bls.n	8004ee0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d009      	beq.n	8004ee0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	015a      	lsls	r2, r3, #5
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ed8:	461a      	mov	r2, r3
 8004eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ede:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f004 fb7f 	bl	80095e4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	4a0a      	ldr	r2, [pc, #40]	@ (8004f14 <PCD_EP_OutSetupPacket_int+0x88>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d90c      	bls.n	8004f08 <PCD_EP_OutSetupPacket_int+0x7c>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	799b      	ldrb	r3, [r3, #6]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d108      	bne.n	8004f08 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6818      	ldr	r0, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f00:	461a      	mov	r2, r3
 8004f02:	2101      	movs	r1, #1
 8004f04:	f003 f944 	bl	8008190 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3718      	adds	r7, #24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	4f54300a 	.word	0x4f54300a

08004f18 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	460b      	mov	r3, r1
 8004f22:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e267      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d075      	beq.n	800503a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f4e:	4b88      	ldr	r3, [pc, #544]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f003 030c 	and.w	r3, r3, #12
 8004f56:	2b04      	cmp	r3, #4
 8004f58:	d00c      	beq.n	8004f74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f5a:	4b85      	ldr	r3, [pc, #532]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f62:	2b08      	cmp	r3, #8
 8004f64:	d112      	bne.n	8004f8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f66:	4b82      	ldr	r3, [pc, #520]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f72:	d10b      	bne.n	8004f8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f74:	4b7e      	ldr	r3, [pc, #504]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d05b      	beq.n	8005038 <HAL_RCC_OscConfig+0x108>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d157      	bne.n	8005038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e242      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f94:	d106      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x74>
 8004f96:	4b76      	ldr	r3, [pc, #472]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a75      	ldr	r2, [pc, #468]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	e01d      	b.n	8004fe0 <HAL_RCC_OscConfig+0xb0>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fac:	d10c      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x98>
 8004fae:	4b70      	ldr	r3, [pc, #448]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a6f      	ldr	r2, [pc, #444]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	4b6d      	ldr	r3, [pc, #436]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a6c      	ldr	r2, [pc, #432]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	e00b      	b.n	8004fe0 <HAL_RCC_OscConfig+0xb0>
 8004fc8:	4b69      	ldr	r3, [pc, #420]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a68      	ldr	r2, [pc, #416]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fd2:	6013      	str	r3, [r2, #0]
 8004fd4:	4b66      	ldr	r3, [pc, #408]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a65      	ldr	r2, [pc, #404]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8004fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d013      	beq.n	8005010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe8:	f7fe fa36 	bl	8003458 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ff0:	f7fe fa32 	bl	8003458 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b64      	cmp	r3, #100	@ 0x64
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e207      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005002:	4b5b      	ldr	r3, [pc, #364]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d0f0      	beq.n	8004ff0 <HAL_RCC_OscConfig+0xc0>
 800500e:	e014      	b.n	800503a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005010:	f7fe fa22 	bl	8003458 <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005018:	f7fe fa1e 	bl	8003458 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b64      	cmp	r3, #100	@ 0x64
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e1f3      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800502a:	4b51      	ldr	r3, [pc, #324]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1f0      	bne.n	8005018 <HAL_RCC_OscConfig+0xe8>
 8005036:	e000      	b.n	800503a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d063      	beq.n	800510e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005046:	4b4a      	ldr	r3, [pc, #296]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00b      	beq.n	800506a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005052:	4b47      	ldr	r3, [pc, #284]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800505a:	2b08      	cmp	r3, #8
 800505c:	d11c      	bne.n	8005098 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800505e:	4b44      	ldr	r3, [pc, #272]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d116      	bne.n	8005098 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800506a:	4b41      	ldr	r3, [pc, #260]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d005      	beq.n	8005082 <HAL_RCC_OscConfig+0x152>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d001      	beq.n	8005082 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e1c7      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005082:	4b3b      	ldr	r3, [pc, #236]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	4937      	ldr	r1, [pc, #220]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005092:	4313      	orrs	r3, r2
 8005094:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005096:	e03a      	b.n	800510e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d020      	beq.n	80050e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050a0:	4b34      	ldr	r3, [pc, #208]	@ (8005174 <HAL_RCC_OscConfig+0x244>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a6:	f7fe f9d7 	bl	8003458 <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050ac:	e008      	b.n	80050c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050ae:	f7fe f9d3 	bl	8003458 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e1a8      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050c0:	4b2b      	ldr	r3, [pc, #172]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0f0      	beq.n	80050ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050cc:	4b28      	ldr	r3, [pc, #160]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	00db      	lsls	r3, r3, #3
 80050da:	4925      	ldr	r1, [pc, #148]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	600b      	str	r3, [r1, #0]
 80050e0:	e015      	b.n	800510e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050e2:	4b24      	ldr	r3, [pc, #144]	@ (8005174 <HAL_RCC_OscConfig+0x244>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e8:	f7fe f9b6 	bl	8003458 <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f0:	f7fe f9b2 	bl	8003458 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e187      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005102:	4b1b      	ldr	r3, [pc, #108]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1f0      	bne.n	80050f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0308 	and.w	r3, r3, #8
 8005116:	2b00      	cmp	r3, #0
 8005118:	d036      	beq.n	8005188 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	695b      	ldr	r3, [r3, #20]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d016      	beq.n	8005150 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005122:	4b15      	ldr	r3, [pc, #84]	@ (8005178 <HAL_RCC_OscConfig+0x248>)
 8005124:	2201      	movs	r2, #1
 8005126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005128:	f7fe f996 	bl	8003458 <HAL_GetTick>
 800512c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800512e:	e008      	b.n	8005142 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005130:	f7fe f992 	bl	8003458 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b02      	cmp	r3, #2
 800513c:	d901      	bls.n	8005142 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e167      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005142:	4b0b      	ldr	r3, [pc, #44]	@ (8005170 <HAL_RCC_OscConfig+0x240>)
 8005144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d0f0      	beq.n	8005130 <HAL_RCC_OscConfig+0x200>
 800514e:	e01b      	b.n	8005188 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005150:	4b09      	ldr	r3, [pc, #36]	@ (8005178 <HAL_RCC_OscConfig+0x248>)
 8005152:	2200      	movs	r2, #0
 8005154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005156:	f7fe f97f 	bl	8003458 <HAL_GetTick>
 800515a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800515c:	e00e      	b.n	800517c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800515e:	f7fe f97b 	bl	8003458 <HAL_GetTick>
 8005162:	4602      	mov	r2, r0
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	2b02      	cmp	r3, #2
 800516a:	d907      	bls.n	800517c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e150      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
 8005170:	40023800 	.word	0x40023800
 8005174:	42470000 	.word	0x42470000
 8005178:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800517c:	4b88      	ldr	r3, [pc, #544]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800517e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1ea      	bne.n	800515e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0304 	and.w	r3, r3, #4
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 8097 	beq.w	80052c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005196:	2300      	movs	r3, #0
 8005198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800519a:	4b81      	ldr	r3, [pc, #516]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800519c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10f      	bne.n	80051c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a6:	2300      	movs	r3, #0
 80051a8:	60bb      	str	r3, [r7, #8]
 80051aa:	4b7d      	ldr	r3, [pc, #500]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ae:	4a7c      	ldr	r2, [pc, #496]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 80051b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80051b6:	4b7a      	ldr	r3, [pc, #488]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 80051b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051be:	60bb      	str	r3, [r7, #8]
 80051c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051c2:	2301      	movs	r3, #1
 80051c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c6:	4b77      	ldr	r3, [pc, #476]	@ (80053a4 <HAL_RCC_OscConfig+0x474>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d118      	bne.n	8005204 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051d2:	4b74      	ldr	r3, [pc, #464]	@ (80053a4 <HAL_RCC_OscConfig+0x474>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a73      	ldr	r2, [pc, #460]	@ (80053a4 <HAL_RCC_OscConfig+0x474>)
 80051d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051de:	f7fe f93b 	bl	8003458 <HAL_GetTick>
 80051e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e4:	e008      	b.n	80051f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051e6:	f7fe f937 	bl	8003458 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d901      	bls.n	80051f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e10c      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f8:	4b6a      	ldr	r3, [pc, #424]	@ (80053a4 <HAL_RCC_OscConfig+0x474>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005200:	2b00      	cmp	r3, #0
 8005202:	d0f0      	beq.n	80051e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d106      	bne.n	800521a <HAL_RCC_OscConfig+0x2ea>
 800520c:	4b64      	ldr	r3, [pc, #400]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800520e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005210:	4a63      	ldr	r2, [pc, #396]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005212:	f043 0301 	orr.w	r3, r3, #1
 8005216:	6713      	str	r3, [r2, #112]	@ 0x70
 8005218:	e01c      	b.n	8005254 <HAL_RCC_OscConfig+0x324>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	2b05      	cmp	r3, #5
 8005220:	d10c      	bne.n	800523c <HAL_RCC_OscConfig+0x30c>
 8005222:	4b5f      	ldr	r3, [pc, #380]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005226:	4a5e      	ldr	r2, [pc, #376]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005228:	f043 0304 	orr.w	r3, r3, #4
 800522c:	6713      	str	r3, [r2, #112]	@ 0x70
 800522e:	4b5c      	ldr	r3, [pc, #368]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005232:	4a5b      	ldr	r2, [pc, #364]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005234:	f043 0301 	orr.w	r3, r3, #1
 8005238:	6713      	str	r3, [r2, #112]	@ 0x70
 800523a:	e00b      	b.n	8005254 <HAL_RCC_OscConfig+0x324>
 800523c:	4b58      	ldr	r3, [pc, #352]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800523e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005240:	4a57      	ldr	r2, [pc, #348]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005242:	f023 0301 	bic.w	r3, r3, #1
 8005246:	6713      	str	r3, [r2, #112]	@ 0x70
 8005248:	4b55      	ldr	r3, [pc, #340]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800524a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800524c:	4a54      	ldr	r2, [pc, #336]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800524e:	f023 0304 	bic.w	r3, r3, #4
 8005252:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d015      	beq.n	8005288 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800525c:	f7fe f8fc 	bl	8003458 <HAL_GetTick>
 8005260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005262:	e00a      	b.n	800527a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005264:	f7fe f8f8 	bl	8003458 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005272:	4293      	cmp	r3, r2
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e0cb      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800527a:	4b49      	ldr	r3, [pc, #292]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800527c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0ee      	beq.n	8005264 <HAL_RCC_OscConfig+0x334>
 8005286:	e014      	b.n	80052b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005288:	f7fe f8e6 	bl	8003458 <HAL_GetTick>
 800528c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800528e:	e00a      	b.n	80052a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005290:	f7fe f8e2 	bl	8003458 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800529e:	4293      	cmp	r3, r2
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e0b5      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052a6:	4b3e      	ldr	r3, [pc, #248]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 80052a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052aa:	f003 0302 	and.w	r3, r3, #2
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1ee      	bne.n	8005290 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052b2:	7dfb      	ldrb	r3, [r7, #23]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d105      	bne.n	80052c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052b8:	4b39      	ldr	r3, [pc, #228]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 80052ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052bc:	4a38      	ldr	r2, [pc, #224]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 80052be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 80a1 	beq.w	8005410 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052ce:	4b34      	ldr	r3, [pc, #208]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
 80052d6:	2b08      	cmp	r3, #8
 80052d8:	d05c      	beq.n	8005394 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d141      	bne.n	8005366 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052e2:	4b31      	ldr	r3, [pc, #196]	@ (80053a8 <HAL_RCC_OscConfig+0x478>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e8:	f7fe f8b6 	bl	8003458 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f0:	f7fe f8b2 	bl	8003458 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e087      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005302:	4b27      	ldr	r3, [pc, #156]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f0      	bne.n	80052f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	69da      	ldr	r2, [r3, #28]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a1b      	ldr	r3, [r3, #32]
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531c:	019b      	lsls	r3, r3, #6
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005324:	085b      	lsrs	r3, r3, #1
 8005326:	3b01      	subs	r3, #1
 8005328:	041b      	lsls	r3, r3, #16
 800532a:	431a      	orrs	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	061b      	lsls	r3, r3, #24
 8005332:	491b      	ldr	r1, [pc, #108]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005334:	4313      	orrs	r3, r2
 8005336:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005338:	4b1b      	ldr	r3, [pc, #108]	@ (80053a8 <HAL_RCC_OscConfig+0x478>)
 800533a:	2201      	movs	r2, #1
 800533c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800533e:	f7fe f88b 	bl	8003458 <HAL_GetTick>
 8005342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005344:	e008      	b.n	8005358 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005346:	f7fe f887 	bl	8003458 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d901      	bls.n	8005358 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e05c      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005358:	4b11      	ldr	r3, [pc, #68]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d0f0      	beq.n	8005346 <HAL_RCC_OscConfig+0x416>
 8005364:	e054      	b.n	8005410 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005366:	4b10      	ldr	r3, [pc, #64]	@ (80053a8 <HAL_RCC_OscConfig+0x478>)
 8005368:	2200      	movs	r2, #0
 800536a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800536c:	f7fe f874 	bl	8003458 <HAL_GetTick>
 8005370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005372:	e008      	b.n	8005386 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005374:	f7fe f870 	bl	8003458 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b02      	cmp	r3, #2
 8005380:	d901      	bls.n	8005386 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e045      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005386:	4b06      	ldr	r3, [pc, #24]	@ (80053a0 <HAL_RCC_OscConfig+0x470>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1f0      	bne.n	8005374 <HAL_RCC_OscConfig+0x444>
 8005392:	e03d      	b.n	8005410 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	699b      	ldr	r3, [r3, #24]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d107      	bne.n	80053ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e038      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
 80053a0:	40023800 	.word	0x40023800
 80053a4:	40007000 	.word	0x40007000
 80053a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053ac:	4b1b      	ldr	r3, [pc, #108]	@ (800541c <HAL_RCC_OscConfig+0x4ec>)
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d028      	beq.n	800540c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d121      	bne.n	800540c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d11a      	bne.n	800540c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80053dc:	4013      	ands	r3, r2
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d111      	bne.n	800540c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f2:	085b      	lsrs	r3, r3, #1
 80053f4:	3b01      	subs	r3, #1
 80053f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d107      	bne.n	800540c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005406:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005408:	429a      	cmp	r2, r3
 800540a:	d001      	beq.n	8005410 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e000      	b.n	8005412 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3718      	adds	r7, #24
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	40023800 	.word	0x40023800

08005420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d101      	bne.n	8005434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e0cc      	b.n	80055ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005434:	4b68      	ldr	r3, [pc, #416]	@ (80055d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0307 	and.w	r3, r3, #7
 800543c:	683a      	ldr	r2, [r7, #0]
 800543e:	429a      	cmp	r2, r3
 8005440:	d90c      	bls.n	800545c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005442:	4b65      	ldr	r3, [pc, #404]	@ (80055d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800544a:	4b63      	ldr	r3, [pc, #396]	@ (80055d8 <HAL_RCC_ClockConfig+0x1b8>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	429a      	cmp	r2, r3
 8005456:	d001      	beq.n	800545c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e0b8      	b.n	80055ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0302 	and.w	r3, r3, #2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d020      	beq.n	80054aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0304 	and.w	r3, r3, #4
 8005470:	2b00      	cmp	r3, #0
 8005472:	d005      	beq.n	8005480 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005474:	4b59      	ldr	r3, [pc, #356]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	4a58      	ldr	r2, [pc, #352]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 800547a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800547e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	2b00      	cmp	r3, #0
 800548a:	d005      	beq.n	8005498 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800548c:	4b53      	ldr	r3, [pc, #332]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	4a52      	ldr	r2, [pc, #328]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 8005492:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005496:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005498:	4b50      	ldr	r3, [pc, #320]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	494d      	ldr	r1, [pc, #308]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d044      	beq.n	8005540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d107      	bne.n	80054ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054be:	4b47      	ldr	r3, [pc, #284]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d119      	bne.n	80054fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e07f      	b.n	80055ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d003      	beq.n	80054de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054da:	2b03      	cmp	r3, #3
 80054dc:	d107      	bne.n	80054ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054de:	4b3f      	ldr	r3, [pc, #252]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d109      	bne.n	80054fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e06f      	b.n	80055ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ee:	4b3b      	ldr	r3, [pc, #236]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0302 	and.w	r3, r3, #2
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e067      	b.n	80055ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054fe:	4b37      	ldr	r3, [pc, #220]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f023 0203 	bic.w	r2, r3, #3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	4934      	ldr	r1, [pc, #208]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 800550c:	4313      	orrs	r3, r2
 800550e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005510:	f7fd ffa2 	bl	8003458 <HAL_GetTick>
 8005514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005516:	e00a      	b.n	800552e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005518:	f7fd ff9e 	bl	8003458 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005526:	4293      	cmp	r3, r2
 8005528:	d901      	bls.n	800552e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e04f      	b.n	80055ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800552e:	4b2b      	ldr	r3, [pc, #172]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f003 020c 	and.w	r2, r3, #12
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	429a      	cmp	r2, r3
 800553e:	d1eb      	bne.n	8005518 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005540:	4b25      	ldr	r3, [pc, #148]	@ (80055d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	683a      	ldr	r2, [r7, #0]
 800554a:	429a      	cmp	r2, r3
 800554c:	d20c      	bcs.n	8005568 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800554e:	4b22      	ldr	r3, [pc, #136]	@ (80055d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	b2d2      	uxtb	r2, r2
 8005554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005556:	4b20      	ldr	r3, [pc, #128]	@ (80055d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e032      	b.n	80055ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b00      	cmp	r3, #0
 8005572:	d008      	beq.n	8005586 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005574:	4b19      	ldr	r3, [pc, #100]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	4916      	ldr	r1, [pc, #88]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 8005582:	4313      	orrs	r3, r2
 8005584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0308 	and.w	r3, r3, #8
 800558e:	2b00      	cmp	r3, #0
 8005590:	d009      	beq.n	80055a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005592:	4b12      	ldr	r3, [pc, #72]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	00db      	lsls	r3, r3, #3
 80055a0:	490e      	ldr	r1, [pc, #56]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055a6:	f000 f821 	bl	80055ec <HAL_RCC_GetSysClockFreq>
 80055aa:	4602      	mov	r2, r0
 80055ac:	4b0b      	ldr	r3, [pc, #44]	@ (80055dc <HAL_RCC_ClockConfig+0x1bc>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	091b      	lsrs	r3, r3, #4
 80055b2:	f003 030f 	and.w	r3, r3, #15
 80055b6:	490a      	ldr	r1, [pc, #40]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c0>)
 80055b8:	5ccb      	ldrb	r3, [r1, r3]
 80055ba:	fa22 f303 	lsr.w	r3, r2, r3
 80055be:	4a09      	ldr	r2, [pc, #36]	@ (80055e4 <HAL_RCC_ClockConfig+0x1c4>)
 80055c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80055c2:	4b09      	ldr	r3, [pc, #36]	@ (80055e8 <HAL_RCC_ClockConfig+0x1c8>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fd ff02 	bl	80033d0 <HAL_InitTick>

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	40023c00 	.word	0x40023c00
 80055dc:	40023800 	.word	0x40023800
 80055e0:	08009d9c 	.word	0x08009d9c
 80055e4:	20000000 	.word	0x20000000
 80055e8:	2000005c 	.word	0x2000005c

080055ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055f0:	b094      	sub	sp, #80	@ 0x50
 80055f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005600:	2300      	movs	r3, #0
 8005602:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005604:	4b79      	ldr	r3, [pc, #484]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f003 030c 	and.w	r3, r3, #12
 800560c:	2b08      	cmp	r3, #8
 800560e:	d00d      	beq.n	800562c <HAL_RCC_GetSysClockFreq+0x40>
 8005610:	2b08      	cmp	r3, #8
 8005612:	f200 80e1 	bhi.w	80057d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <HAL_RCC_GetSysClockFreq+0x34>
 800561a:	2b04      	cmp	r3, #4
 800561c:	d003      	beq.n	8005626 <HAL_RCC_GetSysClockFreq+0x3a>
 800561e:	e0db      	b.n	80057d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005620:	4b73      	ldr	r3, [pc, #460]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005622:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005624:	e0db      	b.n	80057de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005626:	4b73      	ldr	r3, [pc, #460]	@ (80057f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005628:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800562a:	e0d8      	b.n	80057de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800562c:	4b6f      	ldr	r3, [pc, #444]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x200>)
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005634:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005636:	4b6d      	ldr	r3, [pc, #436]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d063      	beq.n	800570a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005642:	4b6a      	ldr	r3, [pc, #424]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	099b      	lsrs	r3, r3, #6
 8005648:	2200      	movs	r2, #0
 800564a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800564c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800564e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005654:	633b      	str	r3, [r7, #48]	@ 0x30
 8005656:	2300      	movs	r3, #0
 8005658:	637b      	str	r3, [r7, #52]	@ 0x34
 800565a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800565e:	4622      	mov	r2, r4
 8005660:	462b      	mov	r3, r5
 8005662:	f04f 0000 	mov.w	r0, #0
 8005666:	f04f 0100 	mov.w	r1, #0
 800566a:	0159      	lsls	r1, r3, #5
 800566c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005670:	0150      	lsls	r0, r2, #5
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	4621      	mov	r1, r4
 8005678:	1a51      	subs	r1, r2, r1
 800567a:	6139      	str	r1, [r7, #16]
 800567c:	4629      	mov	r1, r5
 800567e:	eb63 0301 	sbc.w	r3, r3, r1
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	f04f 0300 	mov.w	r3, #0
 800568c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005690:	4659      	mov	r1, fp
 8005692:	018b      	lsls	r3, r1, #6
 8005694:	4651      	mov	r1, sl
 8005696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800569a:	4651      	mov	r1, sl
 800569c:	018a      	lsls	r2, r1, #6
 800569e:	4651      	mov	r1, sl
 80056a0:	ebb2 0801 	subs.w	r8, r2, r1
 80056a4:	4659      	mov	r1, fp
 80056a6:	eb63 0901 	sbc.w	r9, r3, r1
 80056aa:	f04f 0200 	mov.w	r2, #0
 80056ae:	f04f 0300 	mov.w	r3, #0
 80056b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056be:	4690      	mov	r8, r2
 80056c0:	4699      	mov	r9, r3
 80056c2:	4623      	mov	r3, r4
 80056c4:	eb18 0303 	adds.w	r3, r8, r3
 80056c8:	60bb      	str	r3, [r7, #8]
 80056ca:	462b      	mov	r3, r5
 80056cc:	eb49 0303 	adc.w	r3, r9, r3
 80056d0:	60fb      	str	r3, [r7, #12]
 80056d2:	f04f 0200 	mov.w	r2, #0
 80056d6:	f04f 0300 	mov.w	r3, #0
 80056da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80056de:	4629      	mov	r1, r5
 80056e0:	024b      	lsls	r3, r1, #9
 80056e2:	4621      	mov	r1, r4
 80056e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80056e8:	4621      	mov	r1, r4
 80056ea:	024a      	lsls	r2, r1, #9
 80056ec:	4610      	mov	r0, r2
 80056ee:	4619      	mov	r1, r3
 80056f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056f2:	2200      	movs	r2, #0
 80056f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056fc:	f7fb f9a2 	bl	8000a44 <__aeabi_uldivmod>
 8005700:	4602      	mov	r2, r0
 8005702:	460b      	mov	r3, r1
 8005704:	4613      	mov	r3, r2
 8005706:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005708:	e058      	b.n	80057bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800570a:	4b38      	ldr	r3, [pc, #224]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x200>)
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	099b      	lsrs	r3, r3, #6
 8005710:	2200      	movs	r2, #0
 8005712:	4618      	mov	r0, r3
 8005714:	4611      	mov	r1, r2
 8005716:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800571a:	623b      	str	r3, [r7, #32]
 800571c:	2300      	movs	r3, #0
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005720:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005724:	4642      	mov	r2, r8
 8005726:	464b      	mov	r3, r9
 8005728:	f04f 0000 	mov.w	r0, #0
 800572c:	f04f 0100 	mov.w	r1, #0
 8005730:	0159      	lsls	r1, r3, #5
 8005732:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005736:	0150      	lsls	r0, r2, #5
 8005738:	4602      	mov	r2, r0
 800573a:	460b      	mov	r3, r1
 800573c:	4641      	mov	r1, r8
 800573e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005742:	4649      	mov	r1, r9
 8005744:	eb63 0b01 	sbc.w	fp, r3, r1
 8005748:	f04f 0200 	mov.w	r2, #0
 800574c:	f04f 0300 	mov.w	r3, #0
 8005750:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005754:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005758:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800575c:	ebb2 040a 	subs.w	r4, r2, sl
 8005760:	eb63 050b 	sbc.w	r5, r3, fp
 8005764:	f04f 0200 	mov.w	r2, #0
 8005768:	f04f 0300 	mov.w	r3, #0
 800576c:	00eb      	lsls	r3, r5, #3
 800576e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005772:	00e2      	lsls	r2, r4, #3
 8005774:	4614      	mov	r4, r2
 8005776:	461d      	mov	r5, r3
 8005778:	4643      	mov	r3, r8
 800577a:	18e3      	adds	r3, r4, r3
 800577c:	603b      	str	r3, [r7, #0]
 800577e:	464b      	mov	r3, r9
 8005780:	eb45 0303 	adc.w	r3, r5, r3
 8005784:	607b      	str	r3, [r7, #4]
 8005786:	f04f 0200 	mov.w	r2, #0
 800578a:	f04f 0300 	mov.w	r3, #0
 800578e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005792:	4629      	mov	r1, r5
 8005794:	028b      	lsls	r3, r1, #10
 8005796:	4621      	mov	r1, r4
 8005798:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800579c:	4621      	mov	r1, r4
 800579e:	028a      	lsls	r2, r1, #10
 80057a0:	4610      	mov	r0, r2
 80057a2:	4619      	mov	r1, r3
 80057a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057a6:	2200      	movs	r2, #0
 80057a8:	61bb      	str	r3, [r7, #24]
 80057aa:	61fa      	str	r2, [r7, #28]
 80057ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057b0:	f7fb f948 	bl	8000a44 <__aeabi_uldivmod>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4613      	mov	r3, r2
 80057ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80057bc:	4b0b      	ldr	r3, [pc, #44]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x200>)
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	0c1b      	lsrs	r3, r3, #16
 80057c2:	f003 0303 	and.w	r3, r3, #3
 80057c6:	3301      	adds	r3, #1
 80057c8:	005b      	lsls	r3, r3, #1
 80057ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80057cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057d6:	e002      	b.n	80057de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057d8:	4b05      	ldr	r3, [pc, #20]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80057da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3750      	adds	r7, #80	@ 0x50
 80057e4:	46bd      	mov	sp, r7
 80057e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ea:	bf00      	nop
 80057ec:	40023800 	.word	0x40023800
 80057f0:	00f42400 	.word	0x00f42400
 80057f4:	007a1200 	.word	0x007a1200

080057f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057fc:	4b03      	ldr	r3, [pc, #12]	@ (800580c <HAL_RCC_GetHCLKFreq+0x14>)
 80057fe:	681b      	ldr	r3, [r3, #0]
}
 8005800:	4618      	mov	r0, r3
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	20000000 	.word	0x20000000

08005810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005814:	f7ff fff0 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 8005818:	4602      	mov	r2, r0
 800581a:	4b05      	ldr	r3, [pc, #20]	@ (8005830 <HAL_RCC_GetPCLK1Freq+0x20>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	0a9b      	lsrs	r3, r3, #10
 8005820:	f003 0307 	and.w	r3, r3, #7
 8005824:	4903      	ldr	r1, [pc, #12]	@ (8005834 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005826:	5ccb      	ldrb	r3, [r1, r3]
 8005828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800582c:	4618      	mov	r0, r3
 800582e:	bd80      	pop	{r7, pc}
 8005830:	40023800 	.word	0x40023800
 8005834:	08009dac 	.word	0x08009dac

08005838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800583c:	f7ff ffdc 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 8005840:	4602      	mov	r2, r0
 8005842:	4b05      	ldr	r3, [pc, #20]	@ (8005858 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	0b5b      	lsrs	r3, r3, #13
 8005848:	f003 0307 	and.w	r3, r3, #7
 800584c:	4903      	ldr	r1, [pc, #12]	@ (800585c <HAL_RCC_GetPCLK2Freq+0x24>)
 800584e:	5ccb      	ldrb	r3, [r1, r3]
 8005850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005854:	4618      	mov	r0, r3
 8005856:	bd80      	pop	{r7, pc}
 8005858:	40023800 	.word	0x40023800
 800585c:	08009dac 	.word	0x08009dac

08005860 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e07b      	b.n	800596a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005876:	2b00      	cmp	r3, #0
 8005878:	d108      	bne.n	800588c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005882:	d009      	beq.n	8005898 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	61da      	str	r2, [r3, #28]
 800588a:	e005      	b.n	8005898 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d106      	bne.n	80058b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7fb fd48 	bl	8001348 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2202      	movs	r2, #2
 80058bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80058e0:	431a      	orrs	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058ea:	431a      	orrs	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	431a      	orrs	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005908:	431a      	orrs	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005912:	431a      	orrs	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800591c:	ea42 0103 	orr.w	r1, r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005924:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	430a      	orrs	r2, r1
 800592e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	0c1b      	lsrs	r3, r3, #16
 8005936:	f003 0104 	and.w	r1, r3, #4
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800593e:	f003 0210 	and.w	r2, r3, #16
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69da      	ldr	r2, [r3, #28]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005958:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b088      	sub	sp, #32
 8005976:	af00      	add	r7, sp, #0
 8005978:	60f8      	str	r0, [r7, #12]
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	603b      	str	r3, [r7, #0]
 800597e:	4613      	mov	r3, r2
 8005980:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005982:	f7fd fd69 	bl	8003458 <HAL_GetTick>
 8005986:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005988:	88fb      	ldrh	r3, [r7, #6]
 800598a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b01      	cmp	r3, #1
 8005996:	d001      	beq.n	800599c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005998:	2302      	movs	r3, #2
 800599a:	e12a      	b.n	8005bf2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d002      	beq.n	80059a8 <HAL_SPI_Transmit+0x36>
 80059a2:	88fb      	ldrh	r3, [r7, #6]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d101      	bne.n	80059ac <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e122      	b.n	8005bf2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d101      	bne.n	80059ba <HAL_SPI_Transmit+0x48>
 80059b6:	2302      	movs	r3, #2
 80059b8:	e11b      	b.n	8005bf2 <HAL_SPI_Transmit+0x280>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2203      	movs	r2, #3
 80059c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	88fa      	ldrh	r2, [r7, #6]
 80059da:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	88fa      	ldrh	r2, [r7, #6]
 80059e0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a08:	d10f      	bne.n	8005a2a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a34:	2b40      	cmp	r3, #64	@ 0x40
 8005a36:	d007      	beq.n	8005a48 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a50:	d152      	bne.n	8005af8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d002      	beq.n	8005a60 <HAL_SPI_Transmit+0xee>
 8005a5a:	8b7b      	ldrh	r3, [r7, #26]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d145      	bne.n	8005aec <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a64:	881a      	ldrh	r2, [r3, #0]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a70:	1c9a      	adds	r2, r3, #2
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	b29a      	uxth	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a84:	e032      	b.n	8005aec <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d112      	bne.n	8005aba <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a98:	881a      	ldrh	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa4:	1c9a      	adds	r2, r3, #2
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005ab8:	e018      	b.n	8005aec <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aba:	f7fd fccd 	bl	8003458 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	683a      	ldr	r2, [r7, #0]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d803      	bhi.n	8005ad2 <HAL_SPI_Transmit+0x160>
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad0:	d102      	bne.n	8005ad8 <HAL_SPI_Transmit+0x166>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d109      	bne.n	8005aec <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e082      	b.n	8005bf2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1c7      	bne.n	8005a86 <HAL_SPI_Transmit+0x114>
 8005af6:	e053      	b.n	8005ba0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d002      	beq.n	8005b06 <HAL_SPI_Transmit+0x194>
 8005b00:	8b7b      	ldrh	r3, [r7, #26]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d147      	bne.n	8005b96 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	330c      	adds	r3, #12
 8005b10:	7812      	ldrb	r2, [r2, #0]
 8005b12:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b18:	1c5a      	adds	r2, r3, #1
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	3b01      	subs	r3, #1
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005b2c:	e033      	b.n	8005b96 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d113      	bne.n	8005b64 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	330c      	adds	r3, #12
 8005b46:	7812      	ldrb	r2, [r2, #0]
 8005b48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4e:	1c5a      	adds	r2, r3, #1
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b62:	e018      	b.n	8005b96 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b64:	f7fd fc78 	bl	8003458 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	683a      	ldr	r2, [r7, #0]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d803      	bhi.n	8005b7c <HAL_SPI_Transmit+0x20a>
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7a:	d102      	bne.n	8005b82 <HAL_SPI_Transmit+0x210>
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d109      	bne.n	8005b96 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e02d      	b.n	8005bf2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d1c6      	bne.n	8005b2e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	6839      	ldr	r1, [r7, #0]
 8005ba4:	68f8      	ldr	r0, [r7, #12]
 8005ba6:	f000 f8bf 	bl	8005d28 <SPI_EndRxTxTransaction>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2220      	movs	r2, #32
 8005bb4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10a      	bne.n	8005bd4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	617b      	str	r3, [r7, #20]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	617b      	str	r3, [r7, #20]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	617b      	str	r3, [r7, #20]
 8005bd2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d001      	beq.n	8005bf0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e000      	b.n	8005bf2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
  }
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3720      	adds	r7, #32
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c08:	b2db      	uxtb	r3, r3
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	370c      	adds	r7, #12
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
	...

08005c18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b088      	sub	sp, #32
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	603b      	str	r3, [r7, #0]
 8005c24:	4613      	mov	r3, r2
 8005c26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c28:	f7fd fc16 	bl	8003458 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c30:	1a9b      	subs	r3, r3, r2
 8005c32:	683a      	ldr	r2, [r7, #0]
 8005c34:	4413      	add	r3, r2
 8005c36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c38:	f7fd fc0e 	bl	8003458 <HAL_GetTick>
 8005c3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c3e:	4b39      	ldr	r3, [pc, #228]	@ (8005d24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	015b      	lsls	r3, r3, #5
 8005c44:	0d1b      	lsrs	r3, r3, #20
 8005c46:	69fa      	ldr	r2, [r7, #28]
 8005c48:	fb02 f303 	mul.w	r3, r2, r3
 8005c4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c4e:	e055      	b.n	8005cfc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c56:	d051      	beq.n	8005cfc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c58:	f7fd fbfe 	bl	8003458 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	69fa      	ldr	r2, [r7, #28]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d902      	bls.n	8005c6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d13d      	bne.n	8005cea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	685a      	ldr	r2, [r3, #4]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c86:	d111      	bne.n	8005cac <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c90:	d004      	beq.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c9a:	d107      	bne.n	8005cac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005caa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cb4:	d10f      	bne.n	8005cd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005cd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e018      	b.n	8005d1c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d102      	bne.n	8005cf6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	61fb      	str	r3, [r7, #28]
 8005cf4:	e002      	b.n	8005cfc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689a      	ldr	r2, [r3, #8]
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	4013      	ands	r3, r2
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	bf0c      	ite	eq
 8005d0c:	2301      	moveq	r3, #1
 8005d0e:	2300      	movne	r3, #0
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	461a      	mov	r2, r3
 8005d14:	79fb      	ldrb	r3, [r7, #7]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d19a      	bne.n	8005c50 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3720      	adds	r7, #32
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	20000000 	.word	0x20000000

08005d28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b088      	sub	sp, #32
 8005d2c:	af02      	add	r7, sp, #8
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	2102      	movs	r1, #2
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f7ff ff6a 	bl	8005c18 <SPI_WaitFlagStateUntilTimeout>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d007      	beq.n	8005d5a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d4e:	f043 0220 	orr.w	r2, r3, #32
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e032      	b.n	8005dc0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8005dc8 <SPI_EndRxTxTransaction+0xa0>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8005dcc <SPI_EndRxTxTransaction+0xa4>)
 8005d60:	fba2 2303 	umull	r2, r3, r2, r3
 8005d64:	0d5b      	lsrs	r3, r3, #21
 8005d66:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d6a:	fb02 f303 	mul.w	r3, r2, r3
 8005d6e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d78:	d112      	bne.n	8005da0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	9300      	str	r3, [sp, #0]
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2200      	movs	r2, #0
 8005d82:	2180      	movs	r1, #128	@ 0x80
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f7ff ff47 	bl	8005c18 <SPI_WaitFlagStateUntilTimeout>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d016      	beq.n	8005dbe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d94:	f043 0220 	orr.w	r2, r3, #32
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e00f      	b.n	8005dc0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00a      	beq.n	8005dbc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	3b01      	subs	r3, #1
 8005daa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db6:	2b80      	cmp	r3, #128	@ 0x80
 8005db8:	d0f2      	beq.n	8005da0 <SPI_EndRxTxTransaction+0x78>
 8005dba:	e000      	b.n	8005dbe <SPI_EndRxTxTransaction+0x96>
        break;
 8005dbc:	bf00      	nop
  }

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3718      	adds	r7, #24
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	20000000 	.word	0x20000000
 8005dcc:	165e9f81 	.word	0x165e9f81

08005dd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d101      	bne.n	8005de2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e041      	b.n	8005e66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d106      	bne.n	8005dfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7fb fc58 	bl	80016ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2202      	movs	r2, #2
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	3304      	adds	r3, #4
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	4610      	mov	r0, r2
 8005e10:	f000 f95e 	bl	80060d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3708      	adds	r7, #8
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
	...

08005e70 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b085      	sub	sp, #20
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d001      	beq.n	8005e88 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e046      	b.n	8005f16 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a23      	ldr	r2, [pc, #140]	@ (8005f24 <HAL_TIM_Base_Start+0xb4>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d022      	beq.n	8005ee0 <HAL_TIM_Base_Start+0x70>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ea2:	d01d      	beq.n	8005ee0 <HAL_TIM_Base_Start+0x70>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8005f28 <HAL_TIM_Base_Start+0xb8>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d018      	beq.n	8005ee0 <HAL_TIM_Base_Start+0x70>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8005f2c <HAL_TIM_Base_Start+0xbc>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d013      	beq.n	8005ee0 <HAL_TIM_Base_Start+0x70>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8005f30 <HAL_TIM_Base_Start+0xc0>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d00e      	beq.n	8005ee0 <HAL_TIM_Base_Start+0x70>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a1b      	ldr	r2, [pc, #108]	@ (8005f34 <HAL_TIM_Base_Start+0xc4>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d009      	beq.n	8005ee0 <HAL_TIM_Base_Start+0x70>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a19      	ldr	r2, [pc, #100]	@ (8005f38 <HAL_TIM_Base_Start+0xc8>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d004      	beq.n	8005ee0 <HAL_TIM_Base_Start+0x70>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a18      	ldr	r2, [pc, #96]	@ (8005f3c <HAL_TIM_Base_Start+0xcc>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d111      	bne.n	8005f04 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f003 0307 	and.w	r3, r3, #7
 8005eea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2b06      	cmp	r3, #6
 8005ef0:	d010      	beq.n	8005f14 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f042 0201 	orr.w	r2, r2, #1
 8005f00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f02:	e007      	b.n	8005f14 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f042 0201 	orr.w	r2, r2, #1
 8005f12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3714      	adds	r7, #20
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	40010000 	.word	0x40010000
 8005f28:	40000400 	.word	0x40000400
 8005f2c:	40000800 	.word	0x40000800
 8005f30:	40000c00 	.word	0x40000c00
 8005f34:	40010400 	.word	0x40010400
 8005f38:	40014000 	.word	0x40014000
 8005f3c:	40001800 	.word	0x40001800

08005f40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_TIM_ConfigClockSource+0x1c>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e0b4      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x186>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2202      	movs	r2, #2
 8005f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f94:	d03e      	beq.n	8006014 <HAL_TIM_ConfigClockSource+0xd4>
 8005f96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f9a:	f200 8087 	bhi.w	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa2:	f000 8086 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x172>
 8005fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005faa:	d87f      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fac:	2b70      	cmp	r3, #112	@ 0x70
 8005fae:	d01a      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0xa6>
 8005fb0:	2b70      	cmp	r3, #112	@ 0x70
 8005fb2:	d87b      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fb4:	2b60      	cmp	r3, #96	@ 0x60
 8005fb6:	d050      	beq.n	800605a <HAL_TIM_ConfigClockSource+0x11a>
 8005fb8:	2b60      	cmp	r3, #96	@ 0x60
 8005fba:	d877      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fbc:	2b50      	cmp	r3, #80	@ 0x50
 8005fbe:	d03c      	beq.n	800603a <HAL_TIM_ConfigClockSource+0xfa>
 8005fc0:	2b50      	cmp	r3, #80	@ 0x50
 8005fc2:	d873      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fc4:	2b40      	cmp	r3, #64	@ 0x40
 8005fc6:	d058      	beq.n	800607a <HAL_TIM_ConfigClockSource+0x13a>
 8005fc8:	2b40      	cmp	r3, #64	@ 0x40
 8005fca:	d86f      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fcc:	2b30      	cmp	r3, #48	@ 0x30
 8005fce:	d064      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fd0:	2b30      	cmp	r3, #48	@ 0x30
 8005fd2:	d86b      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fd4:	2b20      	cmp	r3, #32
 8005fd6:	d060      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fd8:	2b20      	cmp	r3, #32
 8005fda:	d867      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d05c      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fe0:	2b10      	cmp	r3, #16
 8005fe2:	d05a      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15a>
 8005fe4:	e062      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ff6:	f000 f98b 	bl	8006310 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006008:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	609a      	str	r2, [r3, #8]
      break;
 8006012:	e04f      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006024:	f000 f974 	bl	8006310 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689a      	ldr	r2, [r3, #8]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006036:	609a      	str	r2, [r3, #8]
      break;
 8006038:	e03c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006046:	461a      	mov	r2, r3
 8006048:	f000 f8e8 	bl	800621c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2150      	movs	r1, #80	@ 0x50
 8006052:	4618      	mov	r0, r3
 8006054:	f000 f941 	bl	80062da <TIM_ITRx_SetConfig>
      break;
 8006058:	e02c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006066:	461a      	mov	r2, r3
 8006068:	f000 f907 	bl	800627a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2160      	movs	r1, #96	@ 0x60
 8006072:	4618      	mov	r0, r3
 8006074:	f000 f931 	bl	80062da <TIM_ITRx_SetConfig>
      break;
 8006078:	e01c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006086:	461a      	mov	r2, r3
 8006088:	f000 f8c8 	bl	800621c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2140      	movs	r1, #64	@ 0x40
 8006092:	4618      	mov	r0, r3
 8006094:	f000 f921 	bl	80062da <TIM_ITRx_SetConfig>
      break;
 8006098:	e00c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4619      	mov	r1, r3
 80060a4:	4610      	mov	r0, r2
 80060a6:	f000 f918 	bl	80062da <TIM_ITRx_SetConfig>
      break;
 80060aa:	e003      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	73fb      	strb	r3, [r7, #15]
      break;
 80060b0:	e000      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
	...

080060d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a43      	ldr	r2, [pc, #268]	@ (80061f0 <TIM_Base_SetConfig+0x120>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d013      	beq.n	8006110 <TIM_Base_SetConfig+0x40>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060ee:	d00f      	beq.n	8006110 <TIM_Base_SetConfig+0x40>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a40      	ldr	r2, [pc, #256]	@ (80061f4 <TIM_Base_SetConfig+0x124>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d00b      	beq.n	8006110 <TIM_Base_SetConfig+0x40>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a3f      	ldr	r2, [pc, #252]	@ (80061f8 <TIM_Base_SetConfig+0x128>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d007      	beq.n	8006110 <TIM_Base_SetConfig+0x40>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a3e      	ldr	r2, [pc, #248]	@ (80061fc <TIM_Base_SetConfig+0x12c>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d003      	beq.n	8006110 <TIM_Base_SetConfig+0x40>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a3d      	ldr	r2, [pc, #244]	@ (8006200 <TIM_Base_SetConfig+0x130>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d108      	bne.n	8006122 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006116:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	4313      	orrs	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a32      	ldr	r2, [pc, #200]	@ (80061f0 <TIM_Base_SetConfig+0x120>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d02b      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006130:	d027      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a2f      	ldr	r2, [pc, #188]	@ (80061f4 <TIM_Base_SetConfig+0x124>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d023      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a2e      	ldr	r2, [pc, #184]	@ (80061f8 <TIM_Base_SetConfig+0x128>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d01f      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a2d      	ldr	r2, [pc, #180]	@ (80061fc <TIM_Base_SetConfig+0x12c>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d01b      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a2c      	ldr	r2, [pc, #176]	@ (8006200 <TIM_Base_SetConfig+0x130>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d017      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a2b      	ldr	r2, [pc, #172]	@ (8006204 <TIM_Base_SetConfig+0x134>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d013      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a2a      	ldr	r2, [pc, #168]	@ (8006208 <TIM_Base_SetConfig+0x138>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d00f      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a29      	ldr	r2, [pc, #164]	@ (800620c <TIM_Base_SetConfig+0x13c>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d00b      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a28      	ldr	r2, [pc, #160]	@ (8006210 <TIM_Base_SetConfig+0x140>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d007      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a27      	ldr	r2, [pc, #156]	@ (8006214 <TIM_Base_SetConfig+0x144>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d003      	beq.n	8006182 <TIM_Base_SetConfig+0xb2>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a26      	ldr	r2, [pc, #152]	@ (8006218 <TIM_Base_SetConfig+0x148>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d108      	bne.n	8006194 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006188:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	4313      	orrs	r3, r2
 8006192:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	695b      	ldr	r3, [r3, #20]
 800619e:	4313      	orrs	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	689a      	ldr	r2, [r3, #8]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a0e      	ldr	r2, [pc, #56]	@ (80061f0 <TIM_Base_SetConfig+0x120>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d003      	beq.n	80061c2 <TIM_Base_SetConfig+0xf2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a10      	ldr	r2, [pc, #64]	@ (8006200 <TIM_Base_SetConfig+0x130>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d103      	bne.n	80061ca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	691a      	ldr	r2, [r3, #16]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f043 0204 	orr.w	r2, r3, #4
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	601a      	str	r2, [r3, #0]
}
 80061e2:	bf00      	nop
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	40010000 	.word	0x40010000
 80061f4:	40000400 	.word	0x40000400
 80061f8:	40000800 	.word	0x40000800
 80061fc:	40000c00 	.word	0x40000c00
 8006200:	40010400 	.word	0x40010400
 8006204:	40014000 	.word	0x40014000
 8006208:	40014400 	.word	0x40014400
 800620c:	40014800 	.word	0x40014800
 8006210:	40001800 	.word	0x40001800
 8006214:	40001c00 	.word	0x40001c00
 8006218:	40002000 	.word	0x40002000

0800621c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6a1b      	ldr	r3, [r3, #32]
 800622c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	f023 0201 	bic.w	r2, r3, #1
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	011b      	lsls	r3, r3, #4
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	4313      	orrs	r3, r2
 8006250:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f023 030a 	bic.w	r3, r3, #10
 8006258:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	4313      	orrs	r3, r2
 8006260:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	621a      	str	r2, [r3, #32]
}
 800626e:	bf00      	nop
 8006270:	371c      	adds	r7, #28
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr

0800627a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800627a:	b480      	push	{r7}
 800627c:	b087      	sub	sp, #28
 800627e:	af00      	add	r7, sp, #0
 8006280:	60f8      	str	r0, [r7, #12]
 8006282:	60b9      	str	r1, [r7, #8]
 8006284:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6a1b      	ldr	r3, [r3, #32]
 800628a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	f023 0210 	bic.w	r2, r3, #16
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	031b      	lsls	r3, r3, #12
 80062aa:	693a      	ldr	r2, [r7, #16]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062b6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	011b      	lsls	r3, r3, #4
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	4313      	orrs	r3, r2
 80062c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	693a      	ldr	r2, [r7, #16]
 80062c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	621a      	str	r2, [r3, #32]
}
 80062ce:	bf00      	nop
 80062d0:	371c      	adds	r7, #28
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062da:	b480      	push	{r7}
 80062dc:	b085      	sub	sp, #20
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
 80062e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062f2:	683a      	ldr	r2, [r7, #0]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	f043 0307 	orr.w	r3, r3, #7
 80062fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	609a      	str	r2, [r3, #8]
}
 8006304:	bf00      	nop
 8006306:	3714      	adds	r7, #20
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
 800631c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800632a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	021a      	lsls	r2, r3, #8
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	431a      	orrs	r2, r3
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	4313      	orrs	r3, r2
 8006338:	697a      	ldr	r2, [r7, #20]
 800633a:	4313      	orrs	r3, r2
 800633c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	609a      	str	r2, [r3, #8]
}
 8006344:	bf00      	nop
 8006346:	371c      	adds	r7, #28
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006360:	2b01      	cmp	r3, #1
 8006362:	d101      	bne.n	8006368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006364:	2302      	movs	r3, #2
 8006366:	e05a      	b.n	800641e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2202      	movs	r2, #2
 8006374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800638e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	4313      	orrs	r3, r2
 8006398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a21      	ldr	r2, [pc, #132]	@ (800642c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d022      	beq.n	80063f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063b4:	d01d      	beq.n	80063f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a1d      	ldr	r2, [pc, #116]	@ (8006430 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d018      	beq.n	80063f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a1b      	ldr	r2, [pc, #108]	@ (8006434 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d013      	beq.n	80063f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a1a      	ldr	r2, [pc, #104]	@ (8006438 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d00e      	beq.n	80063f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a18      	ldr	r2, [pc, #96]	@ (800643c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d009      	beq.n	80063f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a17      	ldr	r2, [pc, #92]	@ (8006440 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d004      	beq.n	80063f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a15      	ldr	r2, [pc, #84]	@ (8006444 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d10c      	bne.n	800640c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	4313      	orrs	r3, r2
 8006402:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	68ba      	ldr	r2, [r7, #8]
 800640a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800641c:	2300      	movs	r3, #0
}
 800641e:	4618      	mov	r0, r3
 8006420:	3714      	adds	r7, #20
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	40010000 	.word	0x40010000
 8006430:	40000400 	.word	0x40000400
 8006434:	40000800 	.word	0x40000800
 8006438:	40000c00 	.word	0x40000c00
 800643c:	40010400 	.word	0x40010400
 8006440:	40014000 	.word	0x40014000
 8006444:	40001800 	.word	0x40001800

08006448 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e042      	b.n	80064e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b00      	cmp	r3, #0
 8006464:	d106      	bne.n	8006474 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f7fb f968 	bl	8001744 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2224      	movs	r2, #36	@ 0x24
 8006478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68da      	ldr	r2, [r3, #12]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800648a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f000 fcef 	bl	8006e70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80064a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	695a      	ldr	r2, [r3, #20]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80064b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68da      	ldr	r2, [r3, #12]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80064c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2220      	movs	r2, #32
 80064cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2220      	movs	r2, #32
 80064d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	4613      	mov	r3, r2
 80064f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	2b20      	cmp	r3, #32
 8006500:	d112      	bne.n	8006528 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d002      	beq.n	800650e <HAL_UART_Receive_IT+0x26>
 8006508:	88fb      	ldrh	r3, [r7, #6]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d101      	bne.n	8006512 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e00b      	b.n	800652a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006518:	88fb      	ldrh	r3, [r7, #6]
 800651a:	461a      	mov	r2, r3
 800651c:	68b9      	ldr	r1, [r7, #8]
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f000 fad2 	bl	8006ac8 <UART_Start_Receive_IT>
 8006524:	4603      	mov	r3, r0
 8006526:	e000      	b.n	800652a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006528:	2302      	movs	r3, #2
  }
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
	...

08006534 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b0ba      	sub	sp, #232	@ 0xe8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	695b      	ldr	r3, [r3, #20]
 8006556:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800655a:	2300      	movs	r3, #0
 800655c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006560:	2300      	movs	r3, #0
 8006562:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800656a:	f003 030f 	and.w	r3, r3, #15
 800656e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006572:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10f      	bne.n	800659a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800657a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800657e:	f003 0320 	and.w	r3, r3, #32
 8006582:	2b00      	cmp	r3, #0
 8006584:	d009      	beq.n	800659a <HAL_UART_IRQHandler+0x66>
 8006586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800658a:	f003 0320 	and.w	r3, r3, #32
 800658e:	2b00      	cmp	r3, #0
 8006590:	d003      	beq.n	800659a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 fbae 	bl	8006cf4 <UART_Receive_IT>
      return;
 8006598:	e273      	b.n	8006a82 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800659a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f000 80de 	beq.w	8006760 <HAL_UART_IRQHandler+0x22c>
 80065a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d106      	bne.n	80065be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80065b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 80d1 	beq.w	8006760 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80065be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00b      	beq.n	80065e2 <HAL_UART_IRQHandler+0xae>
 80065ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d005      	beq.n	80065e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065da:	f043 0201 	orr.w	r2, r3, #1
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e6:	f003 0304 	and.w	r3, r3, #4
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00b      	beq.n	8006606 <HAL_UART_IRQHandler+0xd2>
 80065ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d005      	beq.n	8006606 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065fe:	f043 0202 	orr.w	r2, r3, #2
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800660a:	f003 0302 	and.w	r3, r3, #2
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00b      	beq.n	800662a <HAL_UART_IRQHandler+0xf6>
 8006612:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d005      	beq.n	800662a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006622:	f043 0204 	orr.w	r2, r3, #4
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800662a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b00      	cmp	r3, #0
 8006634:	d011      	beq.n	800665a <HAL_UART_IRQHandler+0x126>
 8006636:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	2b00      	cmp	r3, #0
 8006640:	d105      	bne.n	800664e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006642:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d005      	beq.n	800665a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006652:	f043 0208 	orr.w	r2, r3, #8
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800665e:	2b00      	cmp	r3, #0
 8006660:	f000 820a 	beq.w	8006a78 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006668:	f003 0320 	and.w	r3, r3, #32
 800666c:	2b00      	cmp	r3, #0
 800666e:	d008      	beq.n	8006682 <HAL_UART_IRQHandler+0x14e>
 8006670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006674:	f003 0320 	and.w	r3, r3, #32
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 fb39 	bl	8006cf4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	695b      	ldr	r3, [r3, #20]
 8006688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668c:	2b40      	cmp	r3, #64	@ 0x40
 800668e:	bf0c      	ite	eq
 8006690:	2301      	moveq	r3, #1
 8006692:	2300      	movne	r3, #0
 8006694:	b2db      	uxtb	r3, r3
 8006696:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800669e:	f003 0308 	and.w	r3, r3, #8
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d103      	bne.n	80066ae <HAL_UART_IRQHandler+0x17a>
 80066a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d04f      	beq.n	800674e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 fa44 	bl	8006b3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	695b      	ldr	r3, [r3, #20]
 80066ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066be:	2b40      	cmp	r3, #64	@ 0x40
 80066c0:	d141      	bne.n	8006746 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	3314      	adds	r3, #20
 80066c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80066d0:	e853 3f00 	ldrex	r3, [r3]
 80066d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80066d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3314      	adds	r3, #20
 80066ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066fe:	e841 2300 	strex	r3, r2, [r1]
 8006702:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006706:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1d9      	bne.n	80066c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006712:	2b00      	cmp	r3, #0
 8006714:	d013      	beq.n	800673e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800671a:	4a8a      	ldr	r2, [pc, #552]	@ (8006944 <HAL_UART_IRQHandler+0x410>)
 800671c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006722:	4618      	mov	r0, r3
 8006724:	f7fd f849 	bl	80037ba <HAL_DMA_Abort_IT>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d016      	beq.n	800675c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006738:	4610      	mov	r0, r2
 800673a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800673c:	e00e      	b.n	800675c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f9ac 	bl	8006a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006744:	e00a      	b.n	800675c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f9a8 	bl	8006a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800674c:	e006      	b.n	800675c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 f9a4 	bl	8006a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800675a:	e18d      	b.n	8006a78 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800675c:	bf00      	nop
    return;
 800675e:	e18b      	b.n	8006a78 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006764:	2b01      	cmp	r3, #1
 8006766:	f040 8167 	bne.w	8006a38 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800676a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800676e:	f003 0310 	and.w	r3, r3, #16
 8006772:	2b00      	cmp	r3, #0
 8006774:	f000 8160 	beq.w	8006a38 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800677c:	f003 0310 	and.w	r3, r3, #16
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 8159 	beq.w	8006a38 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006786:	2300      	movs	r3, #0
 8006788:	60bb      	str	r3, [r7, #8]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	60bb      	str	r3, [r7, #8]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	60bb      	str	r3, [r7, #8]
 800679a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a6:	2b40      	cmp	r3, #64	@ 0x40
 80067a8:	f040 80ce 	bne.w	8006948 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f000 80a9 	beq.w	8006914 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067ca:	429a      	cmp	r2, r3
 80067cc:	f080 80a2 	bcs.w	8006914 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067e2:	f000 8088 	beq.w	80068f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	330c      	adds	r3, #12
 80067ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067f4:	e853 3f00 	ldrex	r3, [r3]
 80067f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006800:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006804:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	330c      	adds	r3, #12
 800680e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006812:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800681e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006822:	e841 2300 	strex	r3, r2, [r1]
 8006826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800682a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1d9      	bne.n	80067e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3314      	adds	r3, #20
 8006838:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800683c:	e853 3f00 	ldrex	r3, [r3]
 8006840:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006842:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006844:	f023 0301 	bic.w	r3, r3, #1
 8006848:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3314      	adds	r3, #20
 8006852:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006856:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800685a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800685e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006862:	e841 2300 	strex	r3, r2, [r1]
 8006866:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006868:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1e1      	bne.n	8006832 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3314      	adds	r3, #20
 8006874:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800687e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006880:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006884:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	3314      	adds	r3, #20
 800688e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006892:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006894:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006898:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80068a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e3      	bne.n	800686e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	330c      	adds	r3, #12
 80068ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068be:	e853 3f00 	ldrex	r3, [r3]
 80068c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068c6:	f023 0310 	bic.w	r3, r3, #16
 80068ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	330c      	adds	r3, #12
 80068d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80068d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80068da:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e3      	bne.n	80068b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7fc fef2 	bl	80036da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2202      	movs	r2, #2
 80068fa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006904:	b29b      	uxth	r3, r3
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	b29b      	uxth	r3, r3
 800690a:	4619      	mov	r1, r3
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 f8cf 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006912:	e0b3      	b.n	8006a7c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006918:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800691c:	429a      	cmp	r2, r3
 800691e:	f040 80ad 	bne.w	8006a7c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006926:	69db      	ldr	r3, [r3, #28]
 8006928:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800692c:	f040 80a6 	bne.w	8006a7c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2202      	movs	r2, #2
 8006934:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800693a:	4619      	mov	r1, r3
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f8b7 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
      return;
 8006942:	e09b      	b.n	8006a7c <HAL_UART_IRQHandler+0x548>
 8006944:	08006c03 	.word	0x08006c03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006950:	b29b      	uxth	r3, r3
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800695c:	b29b      	uxth	r3, r3
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 808e 	beq.w	8006a80 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006964:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006968:	2b00      	cmp	r3, #0
 800696a:	f000 8089 	beq.w	8006a80 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	330c      	adds	r3, #12
 8006974:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800697e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006980:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006984:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	330c      	adds	r3, #12
 800698e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006992:	647a      	str	r2, [r7, #68]	@ 0x44
 8006994:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006996:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006998:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800699a:	e841 2300 	strex	r3, r2, [r1]
 800699e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1e3      	bne.n	800696e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3314      	adds	r3, #20
 80069ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	e853 3f00 	ldrex	r3, [r3]
 80069b4:	623b      	str	r3, [r7, #32]
   return(result);
 80069b6:	6a3b      	ldr	r3, [r7, #32]
 80069b8:	f023 0301 	bic.w	r3, r3, #1
 80069bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	3314      	adds	r3, #20
 80069c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80069ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80069cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069d2:	e841 2300 	strex	r3, r2, [r1]
 80069d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1e3      	bne.n	80069a6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2220      	movs	r2, #32
 80069e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	330c      	adds	r3, #12
 80069f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	e853 3f00 	ldrex	r3, [r3]
 80069fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f023 0310 	bic.w	r3, r3, #16
 8006a02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	330c      	adds	r3, #12
 8006a0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006a10:	61fa      	str	r2, [r7, #28]
 8006a12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a14:	69b9      	ldr	r1, [r7, #24]
 8006a16:	69fa      	ldr	r2, [r7, #28]
 8006a18:	e841 2300 	strex	r3, r2, [r1]
 8006a1c:	617b      	str	r3, [r7, #20]
   return(result);
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1e3      	bne.n	80069ec <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a2e:	4619      	mov	r1, r3
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 f83d 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a36:	e023      	b.n	8006a80 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d009      	beq.n	8006a58 <HAL_UART_IRQHandler+0x524>
 8006a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d003      	beq.n	8006a58 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 f8e7 	bl	8006c24 <UART_Transmit_IT>
    return;
 8006a56:	e014      	b.n	8006a82 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d00e      	beq.n	8006a82 <HAL_UART_IRQHandler+0x54e>
 8006a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d008      	beq.n	8006a82 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f000 f927 	bl	8006cc4 <UART_EndTransmit_IT>
    return;
 8006a76:	e004      	b.n	8006a82 <HAL_UART_IRQHandler+0x54e>
    return;
 8006a78:	bf00      	nop
 8006a7a:	e002      	b.n	8006a82 <HAL_UART_IRQHandler+0x54e>
      return;
 8006a7c:	bf00      	nop
 8006a7e:	e000      	b.n	8006a82 <HAL_UART_IRQHandler+0x54e>
      return;
 8006a80:	bf00      	nop
  }
}
 8006a82:	37e8      	adds	r7, #232	@ 0xe8
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006aa4:	bf00      	nop
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	460b      	mov	r3, r1
 8006aba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006abc:	bf00      	nop
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b085      	sub	sp, #20
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	88fa      	ldrh	r2, [r7, #6]
 8006ae0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	88fa      	ldrh	r2, [r7, #6]
 8006ae6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2222      	movs	r2, #34	@ 0x22
 8006af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d007      	beq.n	8006b0e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b0c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	695a      	ldr	r2, [r3, #20]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f042 0201 	orr.w	r2, r2, #1
 8006b1c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68da      	ldr	r2, [r3, #12]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f042 0220 	orr.w	r2, r2, #32
 8006b2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b095      	sub	sp, #84	@ 0x54
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	330c      	adds	r3, #12
 8006b4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b4e:	e853 3f00 	ldrex	r3, [r3]
 8006b52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	330c      	adds	r3, #12
 8006b62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b64:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b6c:	e841 2300 	strex	r3, r2, [r1]
 8006b70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1e5      	bne.n	8006b44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	3314      	adds	r3, #20
 8006b7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b80:	6a3b      	ldr	r3, [r7, #32]
 8006b82:	e853 3f00 	ldrex	r3, [r3]
 8006b86:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	f023 0301 	bic.w	r3, r3, #1
 8006b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3314      	adds	r3, #20
 8006b96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ba0:	e841 2300 	strex	r3, r2, [r1]
 8006ba4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1e5      	bne.n	8006b78 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d119      	bne.n	8006be8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	330c      	adds	r3, #12
 8006bba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	e853 3f00 	ldrex	r3, [r3]
 8006bc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	f023 0310 	bic.w	r3, r3, #16
 8006bca:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	330c      	adds	r3, #12
 8006bd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bd4:	61ba      	str	r2, [r7, #24]
 8006bd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd8:	6979      	ldr	r1, [r7, #20]
 8006bda:	69ba      	ldr	r2, [r7, #24]
 8006bdc:	e841 2300 	strex	r3, r2, [r1]
 8006be0:	613b      	str	r3, [r7, #16]
   return(result);
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1e5      	bne.n	8006bb4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2220      	movs	r2, #32
 8006bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006bf6:	bf00      	nop
 8006bf8:	3754      	adds	r7, #84	@ 0x54
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr

08006c02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b084      	sub	sp, #16
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f7ff ff40 	bl	8006a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c1c:	bf00      	nop
 8006c1e:	3710      	adds	r7, #16
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b21      	cmp	r3, #33	@ 0x21
 8006c36:	d13e      	bne.n	8006cb6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c40:	d114      	bne.n	8006c6c <UART_Transmit_IT+0x48>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d110      	bne.n	8006c6c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	881b      	ldrh	r3, [r3, #0]
 8006c54:	461a      	mov	r2, r3
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c5e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a1b      	ldr	r3, [r3, #32]
 8006c64:	1c9a      	adds	r2, r3, #2
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	621a      	str	r2, [r3, #32]
 8006c6a:	e008      	b.n	8006c7e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	1c59      	adds	r1, r3, #1
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	6211      	str	r1, [r2, #32]
 8006c76:	781a      	ldrb	r2, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	3b01      	subs	r3, #1
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d10f      	bne.n	8006cb2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68da      	ldr	r2, [r3, #12]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ca0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68da      	ldr	r2, [r3, #12]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cb0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	e000      	b.n	8006cb8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006cb6:	2302      	movs	r3, #2
  }
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3714      	adds	r7, #20
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cda:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f7ff fecf 	bl	8006a88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3708      	adds	r7, #8
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b08c      	sub	sp, #48	@ 0x30
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006d00:	2300      	movs	r3, #0
 8006d02:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	2b22      	cmp	r3, #34	@ 0x22
 8006d0e:	f040 80aa 	bne.w	8006e66 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d1a:	d115      	bne.n	8006d48 <UART_Receive_IT+0x54>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d111      	bne.n	8006d48 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d28:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d36:	b29a      	uxth	r2, r3
 8006d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d40:	1c9a      	adds	r2, r3, #2
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d46:	e024      	b.n	8006d92 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d56:	d007      	beq.n	8006d68 <UART_Receive_IT+0x74>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10a      	bne.n	8006d76 <UART_Receive_IT+0x82>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	691b      	ldr	r3, [r3, #16]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d106      	bne.n	8006d76 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	b2da      	uxtb	r2, r3
 8006d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d72:	701a      	strb	r2, [r3, #0]
 8006d74:	e008      	b.n	8006d88 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d82:	b2da      	uxtb	r2, r3
 8006d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d86:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d8c:	1c5a      	adds	r2, r3, #1
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	4619      	mov	r1, r3
 8006da0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d15d      	bne.n	8006e62 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68da      	ldr	r2, [r3, #12]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f022 0220 	bic.w	r2, r2, #32
 8006db4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68da      	ldr	r2, [r3, #12]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006dc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	695a      	ldr	r2, [r3, #20]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f022 0201 	bic.w	r2, r2, #1
 8006dd4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2220      	movs	r2, #32
 8006dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d135      	bne.n	8006e58 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	330c      	adds	r3, #12
 8006df8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	e853 3f00 	ldrex	r3, [r3]
 8006e00:	613b      	str	r3, [r7, #16]
   return(result);
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	f023 0310 	bic.w	r3, r3, #16
 8006e08:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	330c      	adds	r3, #12
 8006e10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e12:	623a      	str	r2, [r7, #32]
 8006e14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e16:	69f9      	ldr	r1, [r7, #28]
 8006e18:	6a3a      	ldr	r2, [r7, #32]
 8006e1a:	e841 2300 	strex	r3, r2, [r1]
 8006e1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d1e5      	bne.n	8006df2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0310 	and.w	r3, r3, #16
 8006e30:	2b10      	cmp	r3, #16
 8006e32:	d10a      	bne.n	8006e4a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e34:	2300      	movs	r3, #0
 8006e36:	60fb      	str	r3, [r7, #12]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	60fb      	str	r3, [r7, #12]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	60fb      	str	r3, [r7, #12]
 8006e48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e4e:	4619      	mov	r1, r3
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7ff fe2d 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
 8006e56:	e002      	b.n	8006e5e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f7fa fced 	bl	8001838 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	e002      	b.n	8006e68 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006e62:	2300      	movs	r3, #0
 8006e64:	e000      	b.n	8006e68 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006e66:	2302      	movs	r3, #2
  }
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3730      	adds	r7, #48	@ 0x30
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e74:	b0c0      	sub	sp, #256	@ 0x100
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e8c:	68d9      	ldr	r1, [r3, #12]
 8006e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	ea40 0301 	orr.w	r3, r0, r1
 8006e98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e9e:	689a      	ldr	r2, [r3, #8]
 8006ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb4:	69db      	ldr	r3, [r3, #28]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006ec8:	f021 010c 	bic.w	r1, r1, #12
 8006ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006ed6:	430b      	orrs	r3, r1
 8006ed8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	695b      	ldr	r3, [r3, #20]
 8006ee2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eea:	6999      	ldr	r1, [r3, #24]
 8006eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	ea40 0301 	orr.w	r3, r0, r1
 8006ef6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4b8f      	ldr	r3, [pc, #572]	@ (800713c <UART_SetConfig+0x2cc>)
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d005      	beq.n	8006f10 <UART_SetConfig+0xa0>
 8006f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	4b8d      	ldr	r3, [pc, #564]	@ (8007140 <UART_SetConfig+0x2d0>)
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d104      	bne.n	8006f1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f10:	f7fe fc92 	bl	8005838 <HAL_RCC_GetPCLK2Freq>
 8006f14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006f18:	e003      	b.n	8006f22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f1a:	f7fe fc79 	bl	8005810 <HAL_RCC_GetPCLK1Freq>
 8006f1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f26:	69db      	ldr	r3, [r3, #28]
 8006f28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f2c:	f040 810c 	bne.w	8007148 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f34:	2200      	movs	r2, #0
 8006f36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f42:	4622      	mov	r2, r4
 8006f44:	462b      	mov	r3, r5
 8006f46:	1891      	adds	r1, r2, r2
 8006f48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006f4a:	415b      	adcs	r3, r3
 8006f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006f52:	4621      	mov	r1, r4
 8006f54:	eb12 0801 	adds.w	r8, r2, r1
 8006f58:	4629      	mov	r1, r5
 8006f5a:	eb43 0901 	adc.w	r9, r3, r1
 8006f5e:	f04f 0200 	mov.w	r2, #0
 8006f62:	f04f 0300 	mov.w	r3, #0
 8006f66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f72:	4690      	mov	r8, r2
 8006f74:	4699      	mov	r9, r3
 8006f76:	4623      	mov	r3, r4
 8006f78:	eb18 0303 	adds.w	r3, r8, r3
 8006f7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f80:	462b      	mov	r3, r5
 8006f82:	eb49 0303 	adc.w	r3, r9, r3
 8006f86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006f9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	18db      	adds	r3, r3, r3
 8006fa2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	eb42 0303 	adc.w	r3, r2, r3
 8006faa:	657b      	str	r3, [r7, #84]	@ 0x54
 8006fac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006fb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006fb4:	f7f9 fd46 	bl	8000a44 <__aeabi_uldivmod>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	4b61      	ldr	r3, [pc, #388]	@ (8007144 <UART_SetConfig+0x2d4>)
 8006fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8006fc2:	095b      	lsrs	r3, r3, #5
 8006fc4:	011c      	lsls	r4, r3, #4
 8006fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006fd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006fd8:	4642      	mov	r2, r8
 8006fda:	464b      	mov	r3, r9
 8006fdc:	1891      	adds	r1, r2, r2
 8006fde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006fe0:	415b      	adcs	r3, r3
 8006fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fe4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006fe8:	4641      	mov	r1, r8
 8006fea:	eb12 0a01 	adds.w	sl, r2, r1
 8006fee:	4649      	mov	r1, r9
 8006ff0:	eb43 0b01 	adc.w	fp, r3, r1
 8006ff4:	f04f 0200 	mov.w	r2, #0
 8006ff8:	f04f 0300 	mov.w	r3, #0
 8006ffc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007000:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007004:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007008:	4692      	mov	sl, r2
 800700a:	469b      	mov	fp, r3
 800700c:	4643      	mov	r3, r8
 800700e:	eb1a 0303 	adds.w	r3, sl, r3
 8007012:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007016:	464b      	mov	r3, r9
 8007018:	eb4b 0303 	adc.w	r3, fp, r3
 800701c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800702c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007030:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007034:	460b      	mov	r3, r1
 8007036:	18db      	adds	r3, r3, r3
 8007038:	643b      	str	r3, [r7, #64]	@ 0x40
 800703a:	4613      	mov	r3, r2
 800703c:	eb42 0303 	adc.w	r3, r2, r3
 8007040:	647b      	str	r3, [r7, #68]	@ 0x44
 8007042:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007046:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800704a:	f7f9 fcfb 	bl	8000a44 <__aeabi_uldivmod>
 800704e:	4602      	mov	r2, r0
 8007050:	460b      	mov	r3, r1
 8007052:	4611      	mov	r1, r2
 8007054:	4b3b      	ldr	r3, [pc, #236]	@ (8007144 <UART_SetConfig+0x2d4>)
 8007056:	fba3 2301 	umull	r2, r3, r3, r1
 800705a:	095b      	lsrs	r3, r3, #5
 800705c:	2264      	movs	r2, #100	@ 0x64
 800705e:	fb02 f303 	mul.w	r3, r2, r3
 8007062:	1acb      	subs	r3, r1, r3
 8007064:	00db      	lsls	r3, r3, #3
 8007066:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800706a:	4b36      	ldr	r3, [pc, #216]	@ (8007144 <UART_SetConfig+0x2d4>)
 800706c:	fba3 2302 	umull	r2, r3, r3, r2
 8007070:	095b      	lsrs	r3, r3, #5
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007078:	441c      	add	r4, r3
 800707a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800707e:	2200      	movs	r2, #0
 8007080:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007084:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007088:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800708c:	4642      	mov	r2, r8
 800708e:	464b      	mov	r3, r9
 8007090:	1891      	adds	r1, r2, r2
 8007092:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007094:	415b      	adcs	r3, r3
 8007096:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007098:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800709c:	4641      	mov	r1, r8
 800709e:	1851      	adds	r1, r2, r1
 80070a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80070a2:	4649      	mov	r1, r9
 80070a4:	414b      	adcs	r3, r1
 80070a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80070a8:	f04f 0200 	mov.w	r2, #0
 80070ac:	f04f 0300 	mov.w	r3, #0
 80070b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80070b4:	4659      	mov	r1, fp
 80070b6:	00cb      	lsls	r3, r1, #3
 80070b8:	4651      	mov	r1, sl
 80070ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070be:	4651      	mov	r1, sl
 80070c0:	00ca      	lsls	r2, r1, #3
 80070c2:	4610      	mov	r0, r2
 80070c4:	4619      	mov	r1, r3
 80070c6:	4603      	mov	r3, r0
 80070c8:	4642      	mov	r2, r8
 80070ca:	189b      	adds	r3, r3, r2
 80070cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80070d0:	464b      	mov	r3, r9
 80070d2:	460a      	mov	r2, r1
 80070d4:	eb42 0303 	adc.w	r3, r2, r3
 80070d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80070e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80070ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80070f0:	460b      	mov	r3, r1
 80070f2:	18db      	adds	r3, r3, r3
 80070f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070f6:	4613      	mov	r3, r2
 80070f8:	eb42 0303 	adc.w	r3, r2, r3
 80070fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007102:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007106:	f7f9 fc9d 	bl	8000a44 <__aeabi_uldivmod>
 800710a:	4602      	mov	r2, r0
 800710c:	460b      	mov	r3, r1
 800710e:	4b0d      	ldr	r3, [pc, #52]	@ (8007144 <UART_SetConfig+0x2d4>)
 8007110:	fba3 1302 	umull	r1, r3, r3, r2
 8007114:	095b      	lsrs	r3, r3, #5
 8007116:	2164      	movs	r1, #100	@ 0x64
 8007118:	fb01 f303 	mul.w	r3, r1, r3
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	00db      	lsls	r3, r3, #3
 8007120:	3332      	adds	r3, #50	@ 0x32
 8007122:	4a08      	ldr	r2, [pc, #32]	@ (8007144 <UART_SetConfig+0x2d4>)
 8007124:	fba2 2303 	umull	r2, r3, r2, r3
 8007128:	095b      	lsrs	r3, r3, #5
 800712a:	f003 0207 	and.w	r2, r3, #7
 800712e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4422      	add	r2, r4
 8007136:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007138:	e106      	b.n	8007348 <UART_SetConfig+0x4d8>
 800713a:	bf00      	nop
 800713c:	40011000 	.word	0x40011000
 8007140:	40011400 	.word	0x40011400
 8007144:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800714c:	2200      	movs	r2, #0
 800714e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007152:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007156:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800715a:	4642      	mov	r2, r8
 800715c:	464b      	mov	r3, r9
 800715e:	1891      	adds	r1, r2, r2
 8007160:	6239      	str	r1, [r7, #32]
 8007162:	415b      	adcs	r3, r3
 8007164:	627b      	str	r3, [r7, #36]	@ 0x24
 8007166:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800716a:	4641      	mov	r1, r8
 800716c:	1854      	adds	r4, r2, r1
 800716e:	4649      	mov	r1, r9
 8007170:	eb43 0501 	adc.w	r5, r3, r1
 8007174:	f04f 0200 	mov.w	r2, #0
 8007178:	f04f 0300 	mov.w	r3, #0
 800717c:	00eb      	lsls	r3, r5, #3
 800717e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007182:	00e2      	lsls	r2, r4, #3
 8007184:	4614      	mov	r4, r2
 8007186:	461d      	mov	r5, r3
 8007188:	4643      	mov	r3, r8
 800718a:	18e3      	adds	r3, r4, r3
 800718c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007190:	464b      	mov	r3, r9
 8007192:	eb45 0303 	adc.w	r3, r5, r3
 8007196:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800719a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80071aa:	f04f 0200 	mov.w	r2, #0
 80071ae:	f04f 0300 	mov.w	r3, #0
 80071b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80071b6:	4629      	mov	r1, r5
 80071b8:	008b      	lsls	r3, r1, #2
 80071ba:	4621      	mov	r1, r4
 80071bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071c0:	4621      	mov	r1, r4
 80071c2:	008a      	lsls	r2, r1, #2
 80071c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80071c8:	f7f9 fc3c 	bl	8000a44 <__aeabi_uldivmod>
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	4b60      	ldr	r3, [pc, #384]	@ (8007354 <UART_SetConfig+0x4e4>)
 80071d2:	fba3 2302 	umull	r2, r3, r3, r2
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	011c      	lsls	r4, r3, #4
 80071da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071de:	2200      	movs	r2, #0
 80071e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80071e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80071ec:	4642      	mov	r2, r8
 80071ee:	464b      	mov	r3, r9
 80071f0:	1891      	adds	r1, r2, r2
 80071f2:	61b9      	str	r1, [r7, #24]
 80071f4:	415b      	adcs	r3, r3
 80071f6:	61fb      	str	r3, [r7, #28]
 80071f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071fc:	4641      	mov	r1, r8
 80071fe:	1851      	adds	r1, r2, r1
 8007200:	6139      	str	r1, [r7, #16]
 8007202:	4649      	mov	r1, r9
 8007204:	414b      	adcs	r3, r1
 8007206:	617b      	str	r3, [r7, #20]
 8007208:	f04f 0200 	mov.w	r2, #0
 800720c:	f04f 0300 	mov.w	r3, #0
 8007210:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007214:	4659      	mov	r1, fp
 8007216:	00cb      	lsls	r3, r1, #3
 8007218:	4651      	mov	r1, sl
 800721a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800721e:	4651      	mov	r1, sl
 8007220:	00ca      	lsls	r2, r1, #3
 8007222:	4610      	mov	r0, r2
 8007224:	4619      	mov	r1, r3
 8007226:	4603      	mov	r3, r0
 8007228:	4642      	mov	r2, r8
 800722a:	189b      	adds	r3, r3, r2
 800722c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007230:	464b      	mov	r3, r9
 8007232:	460a      	mov	r2, r1
 8007234:	eb42 0303 	adc.w	r3, r2, r3
 8007238:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800723c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007246:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007248:	f04f 0200 	mov.w	r2, #0
 800724c:	f04f 0300 	mov.w	r3, #0
 8007250:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007254:	4649      	mov	r1, r9
 8007256:	008b      	lsls	r3, r1, #2
 8007258:	4641      	mov	r1, r8
 800725a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800725e:	4641      	mov	r1, r8
 8007260:	008a      	lsls	r2, r1, #2
 8007262:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007266:	f7f9 fbed 	bl	8000a44 <__aeabi_uldivmod>
 800726a:	4602      	mov	r2, r0
 800726c:	460b      	mov	r3, r1
 800726e:	4611      	mov	r1, r2
 8007270:	4b38      	ldr	r3, [pc, #224]	@ (8007354 <UART_SetConfig+0x4e4>)
 8007272:	fba3 2301 	umull	r2, r3, r3, r1
 8007276:	095b      	lsrs	r3, r3, #5
 8007278:	2264      	movs	r2, #100	@ 0x64
 800727a:	fb02 f303 	mul.w	r3, r2, r3
 800727e:	1acb      	subs	r3, r1, r3
 8007280:	011b      	lsls	r3, r3, #4
 8007282:	3332      	adds	r3, #50	@ 0x32
 8007284:	4a33      	ldr	r2, [pc, #204]	@ (8007354 <UART_SetConfig+0x4e4>)
 8007286:	fba2 2303 	umull	r2, r3, r2, r3
 800728a:	095b      	lsrs	r3, r3, #5
 800728c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007290:	441c      	add	r4, r3
 8007292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007296:	2200      	movs	r2, #0
 8007298:	673b      	str	r3, [r7, #112]	@ 0x70
 800729a:	677a      	str	r2, [r7, #116]	@ 0x74
 800729c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80072a0:	4642      	mov	r2, r8
 80072a2:	464b      	mov	r3, r9
 80072a4:	1891      	adds	r1, r2, r2
 80072a6:	60b9      	str	r1, [r7, #8]
 80072a8:	415b      	adcs	r3, r3
 80072aa:	60fb      	str	r3, [r7, #12]
 80072ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072b0:	4641      	mov	r1, r8
 80072b2:	1851      	adds	r1, r2, r1
 80072b4:	6039      	str	r1, [r7, #0]
 80072b6:	4649      	mov	r1, r9
 80072b8:	414b      	adcs	r3, r1
 80072ba:	607b      	str	r3, [r7, #4]
 80072bc:	f04f 0200 	mov.w	r2, #0
 80072c0:	f04f 0300 	mov.w	r3, #0
 80072c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80072c8:	4659      	mov	r1, fp
 80072ca:	00cb      	lsls	r3, r1, #3
 80072cc:	4651      	mov	r1, sl
 80072ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072d2:	4651      	mov	r1, sl
 80072d4:	00ca      	lsls	r2, r1, #3
 80072d6:	4610      	mov	r0, r2
 80072d8:	4619      	mov	r1, r3
 80072da:	4603      	mov	r3, r0
 80072dc:	4642      	mov	r2, r8
 80072de:	189b      	adds	r3, r3, r2
 80072e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072e2:	464b      	mov	r3, r9
 80072e4:	460a      	mov	r2, r1
 80072e6:	eb42 0303 	adc.w	r3, r2, r3
 80072ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80072ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80072f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80072f8:	f04f 0200 	mov.w	r2, #0
 80072fc:	f04f 0300 	mov.w	r3, #0
 8007300:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007304:	4649      	mov	r1, r9
 8007306:	008b      	lsls	r3, r1, #2
 8007308:	4641      	mov	r1, r8
 800730a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800730e:	4641      	mov	r1, r8
 8007310:	008a      	lsls	r2, r1, #2
 8007312:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007316:	f7f9 fb95 	bl	8000a44 <__aeabi_uldivmod>
 800731a:	4602      	mov	r2, r0
 800731c:	460b      	mov	r3, r1
 800731e:	4b0d      	ldr	r3, [pc, #52]	@ (8007354 <UART_SetConfig+0x4e4>)
 8007320:	fba3 1302 	umull	r1, r3, r3, r2
 8007324:	095b      	lsrs	r3, r3, #5
 8007326:	2164      	movs	r1, #100	@ 0x64
 8007328:	fb01 f303 	mul.w	r3, r1, r3
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	011b      	lsls	r3, r3, #4
 8007330:	3332      	adds	r3, #50	@ 0x32
 8007332:	4a08      	ldr	r2, [pc, #32]	@ (8007354 <UART_SetConfig+0x4e4>)
 8007334:	fba2 2303 	umull	r2, r3, r2, r3
 8007338:	095b      	lsrs	r3, r3, #5
 800733a:	f003 020f 	and.w	r2, r3, #15
 800733e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4422      	add	r2, r4
 8007346:	609a      	str	r2, [r3, #8]
}
 8007348:	bf00      	nop
 800734a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800734e:	46bd      	mov	sp, r7
 8007350:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007354:	51eb851f 	.word	0x51eb851f

08007358 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007358:	b480      	push	{r7}
 800735a:	b087      	sub	sp, #28
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	4613      	mov	r3, r2
 8007364:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007366:	79fb      	ldrb	r3, [r7, #7]
 8007368:	2b02      	cmp	r3, #2
 800736a:	d165      	bne.n	8007438 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	4a41      	ldr	r2, [pc, #260]	@ (8007474 <USB_SetTurnaroundTime+0x11c>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d906      	bls.n	8007382 <USB_SetTurnaroundTime+0x2a>
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	4a40      	ldr	r2, [pc, #256]	@ (8007478 <USB_SetTurnaroundTime+0x120>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d202      	bcs.n	8007382 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800737c:	230f      	movs	r3, #15
 800737e:	617b      	str	r3, [r7, #20]
 8007380:	e062      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	4a3c      	ldr	r2, [pc, #240]	@ (8007478 <USB_SetTurnaroundTime+0x120>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d306      	bcc.n	8007398 <USB_SetTurnaroundTime+0x40>
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	4a3b      	ldr	r2, [pc, #236]	@ (800747c <USB_SetTurnaroundTime+0x124>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d202      	bcs.n	8007398 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007392:	230e      	movs	r3, #14
 8007394:	617b      	str	r3, [r7, #20]
 8007396:	e057      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	4a38      	ldr	r2, [pc, #224]	@ (800747c <USB_SetTurnaroundTime+0x124>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d306      	bcc.n	80073ae <USB_SetTurnaroundTime+0x56>
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	4a37      	ldr	r2, [pc, #220]	@ (8007480 <USB_SetTurnaroundTime+0x128>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d202      	bcs.n	80073ae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80073a8:	230d      	movs	r3, #13
 80073aa:	617b      	str	r3, [r7, #20]
 80073ac:	e04c      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	4a33      	ldr	r2, [pc, #204]	@ (8007480 <USB_SetTurnaroundTime+0x128>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d306      	bcc.n	80073c4 <USB_SetTurnaroundTime+0x6c>
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	4a32      	ldr	r2, [pc, #200]	@ (8007484 <USB_SetTurnaroundTime+0x12c>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d802      	bhi.n	80073c4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80073be:	230c      	movs	r3, #12
 80073c0:	617b      	str	r3, [r7, #20]
 80073c2:	e041      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	4a2f      	ldr	r2, [pc, #188]	@ (8007484 <USB_SetTurnaroundTime+0x12c>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d906      	bls.n	80073da <USB_SetTurnaroundTime+0x82>
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	4a2e      	ldr	r2, [pc, #184]	@ (8007488 <USB_SetTurnaroundTime+0x130>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d802      	bhi.n	80073da <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80073d4:	230b      	movs	r3, #11
 80073d6:	617b      	str	r3, [r7, #20]
 80073d8:	e036      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007488 <USB_SetTurnaroundTime+0x130>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d906      	bls.n	80073f0 <USB_SetTurnaroundTime+0x98>
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	4a29      	ldr	r2, [pc, #164]	@ (800748c <USB_SetTurnaroundTime+0x134>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d802      	bhi.n	80073f0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80073ea:	230a      	movs	r3, #10
 80073ec:	617b      	str	r3, [r7, #20]
 80073ee:	e02b      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	4a26      	ldr	r2, [pc, #152]	@ (800748c <USB_SetTurnaroundTime+0x134>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d906      	bls.n	8007406 <USB_SetTurnaroundTime+0xae>
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	4a25      	ldr	r2, [pc, #148]	@ (8007490 <USB_SetTurnaroundTime+0x138>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d202      	bcs.n	8007406 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007400:	2309      	movs	r3, #9
 8007402:	617b      	str	r3, [r7, #20]
 8007404:	e020      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	4a21      	ldr	r2, [pc, #132]	@ (8007490 <USB_SetTurnaroundTime+0x138>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d306      	bcc.n	800741c <USB_SetTurnaroundTime+0xc4>
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	4a20      	ldr	r2, [pc, #128]	@ (8007494 <USB_SetTurnaroundTime+0x13c>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d802      	bhi.n	800741c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007416:	2308      	movs	r3, #8
 8007418:	617b      	str	r3, [r7, #20]
 800741a:	e015      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	4a1d      	ldr	r2, [pc, #116]	@ (8007494 <USB_SetTurnaroundTime+0x13c>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d906      	bls.n	8007432 <USB_SetTurnaroundTime+0xda>
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	4a1c      	ldr	r2, [pc, #112]	@ (8007498 <USB_SetTurnaroundTime+0x140>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d202      	bcs.n	8007432 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800742c:	2307      	movs	r3, #7
 800742e:	617b      	str	r3, [r7, #20]
 8007430:	e00a      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007432:	2306      	movs	r3, #6
 8007434:	617b      	str	r3, [r7, #20]
 8007436:	e007      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007438:	79fb      	ldrb	r3, [r7, #7]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d102      	bne.n	8007444 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800743e:	2309      	movs	r3, #9
 8007440:	617b      	str	r3, [r7, #20]
 8007442:	e001      	b.n	8007448 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007444:	2309      	movs	r3, #9
 8007446:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	68da      	ldr	r2, [r3, #12]
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	029b      	lsls	r3, r3, #10
 800745c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007460:	431a      	orrs	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007466:	2300      	movs	r3, #0
}
 8007468:	4618      	mov	r0, r3
 800746a:	371c      	adds	r7, #28
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr
 8007474:	00d8acbf 	.word	0x00d8acbf
 8007478:	00e4e1c0 	.word	0x00e4e1c0
 800747c:	00f42400 	.word	0x00f42400
 8007480:	01067380 	.word	0x01067380
 8007484:	011a499f 	.word	0x011a499f
 8007488:	01312cff 	.word	0x01312cff
 800748c:	014ca43f 	.word	0x014ca43f
 8007490:	016e3600 	.word	0x016e3600
 8007494:	01a6ab1f 	.word	0x01a6ab1f
 8007498:	01e84800 	.word	0x01e84800

0800749c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800749c:	b480      	push	{r7}
 800749e:	b085      	sub	sp, #20
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	3301      	adds	r3, #1
 80074ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074b6:	d901      	bls.n	80074bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e01b      	b.n	80074f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	daf2      	bge.n	80074aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80074c4:	2300      	movs	r3, #0
 80074c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	019b      	lsls	r3, r3, #6
 80074cc:	f043 0220 	orr.w	r2, r3, #32
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	3301      	adds	r3, #1
 80074d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074e0:	d901      	bls.n	80074e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e006      	b.n	80074f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	f003 0320 	and.w	r3, r3, #32
 80074ee:	2b20      	cmp	r3, #32
 80074f0:	d0f0      	beq.n	80074d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80074f2:	2300      	movs	r3, #0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007500:	b480      	push	{r7}
 8007502:	b087      	sub	sp, #28
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f003 0306 	and.w	r3, r3, #6
 8007518:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d102      	bne.n	8007526 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007520:	2300      	movs	r3, #0
 8007522:	75fb      	strb	r3, [r7, #23]
 8007524:	e00a      	b.n	800753c <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2b02      	cmp	r3, #2
 800752a:	d002      	beq.n	8007532 <USB_GetDevSpeed+0x32>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2b06      	cmp	r3, #6
 8007530:	d102      	bne.n	8007538 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007532:	2302      	movs	r3, #2
 8007534:	75fb      	strb	r3, [r7, #23]
 8007536:	e001      	b.n	800753c <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007538:	230f      	movs	r3, #15
 800753a:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800753c:	7dfb      	ldrb	r3, [r7, #23]
}
 800753e:	4618      	mov	r0, r3
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr

0800754a <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800754a:	b480      	push	{r7}
 800754c:	b085      	sub	sp, #20
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
 8007552:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	785b      	ldrb	r3, [r3, #1]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d13a      	bne.n	80075dc <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800756c:	69da      	ldr	r2, [r3, #28]
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	f003 030f 	and.w	r3, r3, #15
 8007576:	2101      	movs	r1, #1
 8007578:	fa01 f303 	lsl.w	r3, r1, r3
 800757c:	b29b      	uxth	r3, r3
 800757e:	68f9      	ldr	r1, [r7, #12]
 8007580:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007584:	4313      	orrs	r3, r2
 8007586:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	015a      	lsls	r2, r3, #5
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	4413      	add	r3, r2
 8007590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d155      	bne.n	800764a <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	015a      	lsls	r2, r3, #5
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	4413      	add	r3, r2
 80075a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	791b      	ldrb	r3, [r3, #4]
 80075b8:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075ba:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	059b      	lsls	r3, r3, #22
 80075c0:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075c2:	4313      	orrs	r3, r2
 80075c4:	68ba      	ldr	r2, [r7, #8]
 80075c6:	0151      	lsls	r1, r2, #5
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	440a      	add	r2, r1
 80075cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075d8:	6013      	str	r3, [r2, #0]
 80075da:	e036      	b.n	800764a <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075e2:	69da      	ldr	r2, [r3, #28]
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	f003 030f 	and.w	r3, r3, #15
 80075ec:	2101      	movs	r1, #1
 80075ee:	fa01 f303 	lsl.w	r3, r1, r3
 80075f2:	041b      	lsls	r3, r3, #16
 80075f4:	68f9      	ldr	r1, [r7, #12]
 80075f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075fa:	4313      	orrs	r3, r2
 80075fc:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	015a      	lsls	r2, r3, #5
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	4413      	add	r3, r2
 8007606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d11a      	bne.n	800764a <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	015a      	lsls	r2, r3, #5
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	4413      	add	r3, r2
 800761c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	791b      	ldrb	r3, [r3, #4]
 800762e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007630:	430b      	orrs	r3, r1
 8007632:	4313      	orrs	r3, r2
 8007634:	68ba      	ldr	r2, [r7, #8]
 8007636:	0151      	lsls	r1, r2, #5
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	440a      	add	r2, r1
 800763c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007644:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007648:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3714      	adds	r7, #20
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b08a      	sub	sp, #40	@ 0x28
 800765c:	af02      	add	r7, sp, #8
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	60b9      	str	r1, [r7, #8]
 8007662:	4613      	mov	r3, r2
 8007664:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	785b      	ldrb	r3, [r3, #1]
 8007674:	2b01      	cmp	r3, #1
 8007676:	f040 817f 	bne.w	8007978 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d132      	bne.n	80076e8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007682:	69bb      	ldr	r3, [r7, #24]
 8007684:	015a      	lsls	r2, r3, #5
 8007686:	69fb      	ldr	r3, [r7, #28]
 8007688:	4413      	add	r3, r2
 800768a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	69ba      	ldr	r2, [r7, #24]
 8007692:	0151      	lsls	r1, r2, #5
 8007694:	69fa      	ldr	r2, [r7, #28]
 8007696:	440a      	add	r2, r1
 8007698:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800769c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80076a0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80076a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	015a      	lsls	r2, r3, #5
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	4413      	add	r3, r2
 80076ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	69ba      	ldr	r2, [r7, #24]
 80076b6:	0151      	lsls	r1, r2, #5
 80076b8:	69fa      	ldr	r2, [r7, #28]
 80076ba:	440a      	add	r2, r1
 80076bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	015a      	lsls	r2, r3, #5
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	4413      	add	r3, r2
 80076ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	69ba      	ldr	r2, [r7, #24]
 80076d6:	0151      	lsls	r1, r2, #5
 80076d8:	69fa      	ldr	r2, [r7, #28]
 80076da:	440a      	add	r2, r1
 80076dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076e0:	0cdb      	lsrs	r3, r3, #19
 80076e2:	04db      	lsls	r3, r3, #19
 80076e4:	6113      	str	r3, [r2, #16]
 80076e6:	e097      	b.n	8007818 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80076e8:	69bb      	ldr	r3, [r7, #24]
 80076ea:	015a      	lsls	r2, r3, #5
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	4413      	add	r3, r2
 80076f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	69ba      	ldr	r2, [r7, #24]
 80076f8:	0151      	lsls	r1, r2, #5
 80076fa:	69fa      	ldr	r2, [r7, #28]
 80076fc:	440a      	add	r2, r1
 80076fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007702:	0cdb      	lsrs	r3, r3, #19
 8007704:	04db      	lsls	r3, r3, #19
 8007706:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	015a      	lsls	r2, r3, #5
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	4413      	add	r3, r2
 8007710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	0151      	lsls	r1, r2, #5
 800771a:	69fa      	ldr	r2, [r7, #28]
 800771c:	440a      	add	r2, r1
 800771e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007722:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007726:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800772a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d11a      	bne.n	8007768 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	691a      	ldr	r2, [r3, #16]
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	429a      	cmp	r2, r3
 800773c:	d903      	bls.n	8007746 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	689a      	ldr	r2, [r3, #8]
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007746:	69bb      	ldr	r3, [r7, #24]
 8007748:	015a      	lsls	r2, r3, #5
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	4413      	add	r3, r2
 800774e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007752:	691b      	ldr	r3, [r3, #16]
 8007754:	69ba      	ldr	r2, [r7, #24]
 8007756:	0151      	lsls	r1, r2, #5
 8007758:	69fa      	ldr	r2, [r7, #28]
 800775a:	440a      	add	r2, r1
 800775c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007760:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007764:	6113      	str	r3, [r2, #16]
 8007766:	e044      	b.n	80077f2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	691a      	ldr	r2, [r3, #16]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	4413      	add	r3, r2
 8007772:	1e5a      	subs	r2, r3, #1
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	fbb2 f3f3 	udiv	r3, r2, r3
 800777c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	015a      	lsls	r2, r3, #5
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	4413      	add	r3, r2
 8007786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800778a:	691a      	ldr	r2, [r3, #16]
 800778c:	8afb      	ldrh	r3, [r7, #22]
 800778e:	04d9      	lsls	r1, r3, #19
 8007790:	4ba4      	ldr	r3, [pc, #656]	@ (8007a24 <USB_EPStartXfer+0x3cc>)
 8007792:	400b      	ands	r3, r1
 8007794:	69b9      	ldr	r1, [r7, #24]
 8007796:	0148      	lsls	r0, r1, #5
 8007798:	69f9      	ldr	r1, [r7, #28]
 800779a:	4401      	add	r1, r0
 800779c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80077a0:	4313      	orrs	r3, r2
 80077a2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	791b      	ldrb	r3, [r3, #4]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d122      	bne.n	80077f2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	015a      	lsls	r2, r3, #5
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	4413      	add	r3, r2
 80077b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	69ba      	ldr	r2, [r7, #24]
 80077bc:	0151      	lsls	r1, r2, #5
 80077be:	69fa      	ldr	r2, [r7, #28]
 80077c0:	440a      	add	r2, r1
 80077c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077c6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80077ca:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	015a      	lsls	r2, r3, #5
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	4413      	add	r3, r2
 80077d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077d8:	691a      	ldr	r2, [r3, #16]
 80077da:	8afb      	ldrh	r3, [r7, #22]
 80077dc:	075b      	lsls	r3, r3, #29
 80077de:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80077e2:	69b9      	ldr	r1, [r7, #24]
 80077e4:	0148      	lsls	r0, r1, #5
 80077e6:	69f9      	ldr	r1, [r7, #28]
 80077e8:	4401      	add	r1, r0
 80077ea:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80077ee:	4313      	orrs	r3, r2
 80077f0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	015a      	lsls	r2, r3, #5
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	4413      	add	r3, r2
 80077fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077fe:	691a      	ldr	r2, [r3, #16]
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	691b      	ldr	r3, [r3, #16]
 8007804:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007808:	69b9      	ldr	r1, [r7, #24]
 800780a:	0148      	lsls	r0, r1, #5
 800780c:	69f9      	ldr	r1, [r7, #28]
 800780e:	4401      	add	r1, r0
 8007810:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007814:	4313      	orrs	r3, r2
 8007816:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007818:	79fb      	ldrb	r3, [r7, #7]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d14b      	bne.n	80078b6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	69db      	ldr	r3, [r3, #28]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d009      	beq.n	800783a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	015a      	lsls	r2, r3, #5
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	4413      	add	r3, r2
 800782e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007832:	461a      	mov	r2, r3
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	69db      	ldr	r3, [r3, #28]
 8007838:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	791b      	ldrb	r3, [r3, #4]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d128      	bne.n	8007894 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800784e:	2b00      	cmp	r3, #0
 8007850:	d110      	bne.n	8007874 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007852:	69bb      	ldr	r3, [r7, #24]
 8007854:	015a      	lsls	r2, r3, #5
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	4413      	add	r3, r2
 800785a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	69ba      	ldr	r2, [r7, #24]
 8007862:	0151      	lsls	r1, r2, #5
 8007864:	69fa      	ldr	r2, [r7, #28]
 8007866:	440a      	add	r2, r1
 8007868:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800786c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007870:	6013      	str	r3, [r2, #0]
 8007872:	e00f      	b.n	8007894 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	015a      	lsls	r2, r3, #5
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	4413      	add	r3, r2
 800787c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	69ba      	ldr	r2, [r7, #24]
 8007884:	0151      	lsls	r1, r2, #5
 8007886:	69fa      	ldr	r2, [r7, #28]
 8007888:	440a      	add	r2, r1
 800788a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800788e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007892:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	0151      	lsls	r1, r2, #5
 80078a6:	69fa      	ldr	r2, [r7, #28]
 80078a8:	440a      	add	r2, r1
 80078aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078ae:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80078b2:	6013      	str	r3, [r2, #0]
 80078b4:	e166      	b.n	8007b84 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	015a      	lsls	r2, r3, #5
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	4413      	add	r3, r2
 80078be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	69ba      	ldr	r2, [r7, #24]
 80078c6:	0151      	lsls	r1, r2, #5
 80078c8:	69fa      	ldr	r2, [r7, #28]
 80078ca:	440a      	add	r2, r1
 80078cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078d0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80078d4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	791b      	ldrb	r3, [r3, #4]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d015      	beq.n	800790a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f000 814e 	beq.w	8007b84 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	f003 030f 	and.w	r3, r3, #15
 80078f8:	2101      	movs	r1, #1
 80078fa:	fa01 f303 	lsl.w	r3, r1, r3
 80078fe:	69f9      	ldr	r1, [r7, #28]
 8007900:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007904:	4313      	orrs	r3, r2
 8007906:	634b      	str	r3, [r1, #52]	@ 0x34
 8007908:	e13c      	b.n	8007b84 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007916:	2b00      	cmp	r3, #0
 8007918:	d110      	bne.n	800793c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	015a      	lsls	r2, r3, #5
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	4413      	add	r3, r2
 8007922:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	69ba      	ldr	r2, [r7, #24]
 800792a:	0151      	lsls	r1, r2, #5
 800792c:	69fa      	ldr	r2, [r7, #28]
 800792e:	440a      	add	r2, r1
 8007930:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007934:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007938:	6013      	str	r3, [r2, #0]
 800793a:	e00f      	b.n	800795c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800793c:	69bb      	ldr	r3, [r7, #24]
 800793e:	015a      	lsls	r2, r3, #5
 8007940:	69fb      	ldr	r3, [r7, #28]
 8007942:	4413      	add	r3, r2
 8007944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	69ba      	ldr	r2, [r7, #24]
 800794c:	0151      	lsls	r1, r2, #5
 800794e:	69fa      	ldr	r2, [r7, #28]
 8007950:	440a      	add	r2, r1
 8007952:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800795a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	68d9      	ldr	r1, [r3, #12]
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	781a      	ldrb	r2, [r3, #0]
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	b298      	uxth	r0, r3
 800796a:	79fb      	ldrb	r3, [r7, #7]
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	4603      	mov	r3, r0
 8007970:	68f8      	ldr	r0, [r7, #12]
 8007972:	f000 f9b9 	bl	8007ce8 <USB_WritePacket>
 8007976:	e105      	b.n	8007b84 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	015a      	lsls	r2, r3, #5
 800797c:	69fb      	ldr	r3, [r7, #28]
 800797e:	4413      	add	r3, r2
 8007980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	69ba      	ldr	r2, [r7, #24]
 8007988:	0151      	lsls	r1, r2, #5
 800798a:	69fa      	ldr	r2, [r7, #28]
 800798c:	440a      	add	r2, r1
 800798e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007992:	0cdb      	lsrs	r3, r3, #19
 8007994:	04db      	lsls	r3, r3, #19
 8007996:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079a4:	691b      	ldr	r3, [r3, #16]
 80079a6:	69ba      	ldr	r2, [r7, #24]
 80079a8:	0151      	lsls	r1, r2, #5
 80079aa:	69fa      	ldr	r2, [r7, #28]
 80079ac:	440a      	add	r2, r1
 80079ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079b2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80079b6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80079ba:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d132      	bne.n	8007a28 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d003      	beq.n	80079d2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	689a      	ldr	r2, [r3, #8]
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	689a      	ldr	r2, [r3, #8]
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	015a      	lsls	r2, r3, #5
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	4413      	add	r3, r2
 80079e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079e6:	691a      	ldr	r2, [r3, #16]
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	6a1b      	ldr	r3, [r3, #32]
 80079ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079f0:	69b9      	ldr	r1, [r7, #24]
 80079f2:	0148      	lsls	r0, r1, #5
 80079f4:	69f9      	ldr	r1, [r7, #28]
 80079f6:	4401      	add	r1, r0
 80079f8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079fc:	4313      	orrs	r3, r2
 80079fe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	015a      	lsls	r2, r3, #5
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	4413      	add	r3, r2
 8007a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	0151      	lsls	r1, r2, #5
 8007a12:	69fa      	ldr	r2, [r7, #28]
 8007a14:	440a      	add	r2, r1
 8007a16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a1e:	6113      	str	r3, [r2, #16]
 8007a20:	e062      	b.n	8007ae8 <USB_EPStartXfer+0x490>
 8007a22:	bf00      	nop
 8007a24:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	691b      	ldr	r3, [r3, #16]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d123      	bne.n	8007a78 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007a30:	69bb      	ldr	r3, [r7, #24]
 8007a32:	015a      	lsls	r2, r3, #5
 8007a34:	69fb      	ldr	r3, [r7, #28]
 8007a36:	4413      	add	r3, r2
 8007a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a3c:	691a      	ldr	r2, [r3, #16]
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a46:	69b9      	ldr	r1, [r7, #24]
 8007a48:	0148      	lsls	r0, r1, #5
 8007a4a:	69f9      	ldr	r1, [r7, #28]
 8007a4c:	4401      	add	r1, r0
 8007a4e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a52:	4313      	orrs	r3, r2
 8007a54:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	015a      	lsls	r2, r3, #5
 8007a5a:	69fb      	ldr	r3, [r7, #28]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a62:	691b      	ldr	r3, [r3, #16]
 8007a64:	69ba      	ldr	r2, [r7, #24]
 8007a66:	0151      	lsls	r1, r2, #5
 8007a68:	69fa      	ldr	r2, [r7, #28]
 8007a6a:	440a      	add	r2, r1
 8007a6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a70:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a74:	6113      	str	r3, [r2, #16]
 8007a76:	e037      	b.n	8007ae8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	691a      	ldr	r2, [r3, #16]
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	4413      	add	r3, r2
 8007a82:	1e5a      	subs	r2, r3, #1
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a8c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	8afa      	ldrh	r2, [r7, #22]
 8007a94:	fb03 f202 	mul.w	r2, r3, r2
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	015a      	lsls	r2, r3, #5
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aa8:	691a      	ldr	r2, [r3, #16]
 8007aaa:	8afb      	ldrh	r3, [r7, #22]
 8007aac:	04d9      	lsls	r1, r3, #19
 8007aae:	4b38      	ldr	r3, [pc, #224]	@ (8007b90 <USB_EPStartXfer+0x538>)
 8007ab0:	400b      	ands	r3, r1
 8007ab2:	69b9      	ldr	r1, [r7, #24]
 8007ab4:	0148      	lsls	r0, r1, #5
 8007ab6:	69f9      	ldr	r1, [r7, #28]
 8007ab8:	4401      	add	r1, r0
 8007aba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	015a      	lsls	r2, r3, #5
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	4413      	add	r3, r2
 8007aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ace:	691a      	ldr	r2, [r3, #16]
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	6a1b      	ldr	r3, [r3, #32]
 8007ad4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ad8:	69b9      	ldr	r1, [r7, #24]
 8007ada:	0148      	lsls	r0, r1, #5
 8007adc:	69f9      	ldr	r1, [r7, #28]
 8007ade:	4401      	add	r1, r0
 8007ae0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007ae8:	79fb      	ldrb	r3, [r7, #7]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d10d      	bne.n	8007b0a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d009      	beq.n	8007b0a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	68d9      	ldr	r1, [r3, #12]
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b06:	460a      	mov	r2, r1
 8007b08:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	791b      	ldrb	r3, [r3, #4]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d128      	bne.n	8007b64 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d110      	bne.n	8007b44 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	69ba      	ldr	r2, [r7, #24]
 8007b32:	0151      	lsls	r1, r2, #5
 8007b34:	69fa      	ldr	r2, [r7, #28]
 8007b36:	440a      	add	r2, r1
 8007b38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b40:	6013      	str	r3, [r2, #0]
 8007b42:	e00f      	b.n	8007b64 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	69fb      	ldr	r3, [r7, #28]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	0151      	lsls	r1, r2, #5
 8007b56:	69fa      	ldr	r2, [r7, #28]
 8007b58:	440a      	add	r2, r1
 8007b5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b62:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007b64:	69bb      	ldr	r3, [r7, #24]
 8007b66:	015a      	lsls	r2, r3, #5
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	69ba      	ldr	r2, [r7, #24]
 8007b74:	0151      	lsls	r1, r2, #5
 8007b76:	69fa      	ldr	r2, [r7, #28]
 8007b78:	440a      	add	r2, r1
 8007b7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b7e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b82:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3720      	adds	r7, #32
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	1ff80000 	.word	0x1ff80000

08007b94 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b087      	sub	sp, #28
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	785b      	ldrb	r3, [r3, #1]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d14a      	bne.n	8007c48 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	015a      	lsls	r2, r3, #5
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007bc6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bca:	f040 8086 	bne.w	8007cda <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	015a      	lsls	r2, r3, #5
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	683a      	ldr	r2, [r7, #0]
 8007be0:	7812      	ldrb	r2, [r2, #0]
 8007be2:	0151      	lsls	r1, r2, #5
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	440a      	add	r2, r1
 8007be8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007bf0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	015a      	lsls	r2, r3, #5
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	7812      	ldrb	r2, [r2, #0]
 8007c06:	0151      	lsls	r1, r2, #5
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	440a      	add	r2, r1
 8007c0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c14:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d902      	bls.n	8007c2c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	75fb      	strb	r3, [r7, #23]
          break;
 8007c2a:	e056      	b.n	8007cda <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	015a      	lsls	r2, r3, #5
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	4413      	add	r3, r2
 8007c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c44:	d0e7      	beq.n	8007c16 <USB_EPStopXfer+0x82>
 8007c46:	e048      	b.n	8007cda <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	015a      	lsls	r2, r3, #5
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	4413      	add	r3, r2
 8007c52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c60:	d13b      	bne.n	8007cda <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	015a      	lsls	r2, r3, #5
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	7812      	ldrb	r2, [r2, #0]
 8007c76:	0151      	lsls	r1, r2, #5
 8007c78:	693a      	ldr	r2, [r7, #16]
 8007c7a:	440a      	add	r2, r1
 8007c7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c80:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007c84:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	015a      	lsls	r2, r3, #5
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	683a      	ldr	r2, [r7, #0]
 8007c98:	7812      	ldrb	r2, [r2, #0]
 8007c9a:	0151      	lsls	r1, r2, #5
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	440a      	add	r2, r1
 8007ca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ca4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ca8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	3301      	adds	r3, #1
 8007cae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d902      	bls.n	8007cc0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	75fb      	strb	r3, [r7, #23]
          break;
 8007cbe:	e00c      	b.n	8007cda <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	015a      	lsls	r2, r3, #5
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cd8:	d0e7      	beq.n	8007caa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b089      	sub	sp, #36	@ 0x24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	4611      	mov	r1, r2
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	460b      	mov	r3, r1
 8007cf8:	71fb      	strb	r3, [r7, #7]
 8007cfa:	4613      	mov	r3, r2
 8007cfc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007d06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d123      	bne.n	8007d56 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007d0e:	88bb      	ldrh	r3, [r7, #4]
 8007d10:	3303      	adds	r3, #3
 8007d12:	089b      	lsrs	r3, r3, #2
 8007d14:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007d16:	2300      	movs	r3, #0
 8007d18:	61bb      	str	r3, [r7, #24]
 8007d1a:	e018      	b.n	8007d4e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007d1c:	79fb      	ldrb	r3, [r7, #7]
 8007d1e:	031a      	lsls	r2, r3, #12
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	4413      	add	r3, r2
 8007d24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d28:	461a      	mov	r2, r3
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	3301      	adds	r3, #1
 8007d34:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d36:	69fb      	ldr	r3, [r7, #28]
 8007d38:	3301      	adds	r3, #1
 8007d3a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	3301      	adds	r3, #1
 8007d40:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d42:	69fb      	ldr	r3, [r7, #28]
 8007d44:	3301      	adds	r3, #1
 8007d46:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	61bb      	str	r3, [r7, #24]
 8007d4e:	69ba      	ldr	r2, [r7, #24]
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d3e2      	bcc.n	8007d1c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3724      	adds	r7, #36	@ 0x24
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b08b      	sub	sp, #44	@ 0x2c
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	60f8      	str	r0, [r7, #12]
 8007d6c:	60b9      	str	r1, [r7, #8]
 8007d6e:	4613      	mov	r3, r2
 8007d70:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007d7a:	88fb      	ldrh	r3, [r7, #6]
 8007d7c:	089b      	lsrs	r3, r3, #2
 8007d7e:	b29b      	uxth	r3, r3
 8007d80:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007d82:	88fb      	ldrh	r3, [r7, #6]
 8007d84:	f003 0303 	and.w	r3, r3, #3
 8007d88:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	623b      	str	r3, [r7, #32]
 8007d8e:	e014      	b.n	8007dba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9a:	601a      	str	r2, [r3, #0]
    pDest++;
 8007d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9e:	3301      	adds	r3, #1
 8007da0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da4:	3301      	adds	r3, #1
 8007da6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	3301      	adds	r3, #1
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	3301      	adds	r3, #1
 8007db2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	3301      	adds	r3, #1
 8007db8:	623b      	str	r3, [r7, #32]
 8007dba:	6a3a      	ldr	r2, [r7, #32]
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d3e6      	bcc.n	8007d90 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007dc2:	8bfb      	ldrh	r3, [r7, #30]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d01e      	beq.n	8007e06 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007dcc:	69bb      	ldr	r3, [r7, #24]
 8007dce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	f107 0310 	add.w	r3, r7, #16
 8007dd8:	6812      	ldr	r2, [r2, #0]
 8007dda:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007ddc:	693a      	ldr	r2, [r7, #16]
 8007dde:	6a3b      	ldr	r3, [r7, #32]
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	00db      	lsls	r3, r3, #3
 8007de4:	fa22 f303 	lsr.w	r3, r2, r3
 8007de8:	b2da      	uxtb	r2, r3
 8007dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dec:	701a      	strb	r2, [r3, #0]
      i++;
 8007dee:	6a3b      	ldr	r3, [r7, #32]
 8007df0:	3301      	adds	r3, #1
 8007df2:	623b      	str	r3, [r7, #32]
      pDest++;
 8007df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df6:	3301      	adds	r3, #1
 8007df8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007dfa:	8bfb      	ldrh	r3, [r7, #30]
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007e00:	8bfb      	ldrh	r3, [r7, #30]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1ea      	bne.n	8007ddc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	372c      	adds	r7, #44	@ 0x2c
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	785b      	ldrb	r3, [r3, #1]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d12c      	bne.n	8007e8a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	015a      	lsls	r2, r3, #5
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	4413      	add	r3, r2
 8007e38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	db12      	blt.n	8007e68 <USB_EPSetStall+0x54>
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d00f      	beq.n	8007e68 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	015a      	lsls	r2, r3, #5
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	4413      	add	r3, r2
 8007e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68ba      	ldr	r2, [r7, #8]
 8007e58:	0151      	lsls	r1, r2, #5
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	440a      	add	r2, r1
 8007e5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e62:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e66:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68ba      	ldr	r2, [r7, #8]
 8007e78:	0151      	lsls	r1, r2, #5
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	440a      	add	r2, r1
 8007e7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e82:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	e02b      	b.n	8007ee2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	015a      	lsls	r2, r3, #5
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	4413      	add	r3, r2
 8007e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	db12      	blt.n	8007ec2 <USB_EPSetStall+0xae>
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d00f      	beq.n	8007ec2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	015a      	lsls	r2, r3, #5
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68ba      	ldr	r2, [r7, #8]
 8007eb2:	0151      	lsls	r1, r2, #5
 8007eb4:	68fa      	ldr	r2, [r7, #12]
 8007eb6:	440a      	add	r2, r1
 8007eb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ebc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ec0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	015a      	lsls	r2, r3, #5
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	4413      	add	r3, r2
 8007eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	0151      	lsls	r1, r2, #5
 8007ed4:	68fa      	ldr	r2, [r7, #12]
 8007ed6:	440a      	add	r2, r1
 8007ed8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007edc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ee0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3714      	adds	r7, #20
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b085      	sub	sp, #20
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	785b      	ldrb	r3, [r3, #1]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d128      	bne.n	8007f5e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	015a      	lsls	r2, r3, #5
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	4413      	add	r3, r2
 8007f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68ba      	ldr	r2, [r7, #8]
 8007f1c:	0151      	lsls	r1, r2, #5
 8007f1e:	68fa      	ldr	r2, [r7, #12]
 8007f20:	440a      	add	r2, r1
 8007f22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f2a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	791b      	ldrb	r3, [r3, #4]
 8007f30:	2b03      	cmp	r3, #3
 8007f32:	d003      	beq.n	8007f3c <USB_EPClearStall+0x4c>
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	791b      	ldrb	r3, [r3, #4]
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d138      	bne.n	8007fae <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	015a      	lsls	r2, r3, #5
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	0151      	lsls	r1, r2, #5
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	440a      	add	r2, r1
 8007f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f5a:	6013      	str	r3, [r2, #0]
 8007f5c:	e027      	b.n	8007fae <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	015a      	lsls	r2, r3, #5
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	4413      	add	r3, r2
 8007f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68ba      	ldr	r2, [r7, #8]
 8007f6e:	0151      	lsls	r1, r2, #5
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	440a      	add	r2, r1
 8007f74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f78:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f7c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	791b      	ldrb	r3, [r3, #4]
 8007f82:	2b03      	cmp	r3, #3
 8007f84:	d003      	beq.n	8007f8e <USB_EPClearStall+0x9e>
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	791b      	ldrb	r3, [r3, #4]
 8007f8a:	2b02      	cmp	r3, #2
 8007f8c:	d10f      	bne.n	8007fae <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	015a      	lsls	r2, r3, #5
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	4413      	add	r3, r2
 8007f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68ba      	ldr	r2, [r7, #8]
 8007f9e:	0151      	lsls	r1, r2, #5
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	440a      	add	r2, r1
 8007fa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fac:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007fae:	2300      	movs	r3, #0
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3714      	adds	r7, #20
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b085      	sub	sp, #20
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68fa      	ldr	r2, [r7, #12]
 8007fd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fda:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007fde:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	78fb      	ldrb	r3, [r7, #3]
 8007fea:	011b      	lsls	r3, r3, #4
 8007fec:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007ff0:	68f9      	ldr	r1, [r7, #12]
 8007ff2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	695b      	ldr	r3, [r3, #20]
 8008014:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	4013      	ands	r3, r2
 800801e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008020:	68fb      	ldr	r3, [r7, #12]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3714      	adds	r7, #20
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800802e:	b480      	push	{r7}
 8008030:	b085      	sub	sp, #20
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008040:	699b      	ldr	r3, [r3, #24]
 8008042:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800804a:	69db      	ldr	r3, [r3, #28]
 800804c:	68ba      	ldr	r2, [r7, #8]
 800804e:	4013      	ands	r3, r2
 8008050:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	0c1b      	lsrs	r3, r3, #16
}
 8008056:	4618      	mov	r0, r3
 8008058:	3714      	adds	r7, #20
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008062:	b480      	push	{r7}
 8008064:	b085      	sub	sp, #20
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800807e:	69db      	ldr	r3, [r3, #28]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	4013      	ands	r3, r2
 8008084:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	b29b      	uxth	r3, r3
}
 800808a:	4618      	mov	r0, r3
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008096:	b480      	push	{r7}
 8008098:	b085      	sub	sp, #20
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
 800809e:	460b      	mov	r3, r1
 80080a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80080a6:	78fb      	ldrb	r3, [r7, #3]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080bc:	695b      	ldr	r3, [r3, #20]
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	4013      	ands	r3, r2
 80080c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080c4:	68bb      	ldr	r3, [r7, #8]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3714      	adds	r7, #20
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr

080080d2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080d2:	b480      	push	{r7}
 80080d4:	b087      	sub	sp, #28
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
 80080da:	460b      	mov	r3, r1
 80080dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e8:	691b      	ldr	r3, [r3, #16]
 80080ea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80080f6:	78fb      	ldrb	r3, [r7, #3]
 80080f8:	f003 030f 	and.w	r3, r3, #15
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008102:	01db      	lsls	r3, r3, #7
 8008104:	b2db      	uxtb	r3, r3
 8008106:	693a      	ldr	r2, [r7, #16]
 8008108:	4313      	orrs	r3, r2
 800810a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800810c:	78fb      	ldrb	r3, [r7, #3]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	4413      	add	r3, r2
 8008114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4013      	ands	r3, r2
 800811e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008120:	68bb      	ldr	r3, [r7, #8]
}
 8008122:	4618      	mov	r0, r3
 8008124:	371c      	adds	r7, #28
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr

0800812e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800812e:	b480      	push	{r7}
 8008130:	b083      	sub	sp, #12
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	f003 0301 	and.w	r3, r3, #1
}
 800813e:	4618      	mov	r0, r3
 8008140:	370c      	adds	r7, #12
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800814a:	b480      	push	{r7}
 800814c:	b085      	sub	sp, #20
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008164:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008168:	f023 0307 	bic.w	r3, r3, #7
 800816c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800817c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008180:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3714      	adds	r7, #20
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008190:	b480      	push	{r7}
 8008192:	b087      	sub	sp, #28
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	460b      	mov	r3, r1
 800819a:	607a      	str	r2, [r7, #4]
 800819c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	333c      	adds	r3, #60	@ 0x3c
 80081a6:	3304      	adds	r3, #4
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	4a26      	ldr	r2, [pc, #152]	@ (8008248 <USB_EP0_OutStart+0xb8>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d90a      	bls.n	80081ca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081c4:	d101      	bne.n	80081ca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80081c6:	2300      	movs	r3, #0
 80081c8:	e037      	b.n	800823a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d0:	461a      	mov	r2, r3
 80081d2:	2300      	movs	r3, #0
 80081d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f0:	691b      	ldr	r3, [r3, #16]
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081f8:	f043 0318 	orr.w	r3, r3, #24
 80081fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800820c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008210:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008212:	7afb      	ldrb	r3, [r7, #11]
 8008214:	2b01      	cmp	r3, #1
 8008216:	d10f      	bne.n	8008238 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800821e:	461a      	mov	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	697a      	ldr	r2, [r7, #20]
 800822e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008232:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008236:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	4618      	mov	r0, r3
 800823c:	371c      	adds	r7, #28
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr
 8008246:	bf00      	nop
 8008248:	4f54300a 	.word	0x4f54300a

0800824c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008254:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008256:	4618      	mov	r0, r3
 8008258:	370c      	adds	r7, #12
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr

08008262 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b084      	sub	sp, #16
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	460b      	mov	r3, r1
 800826c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800826e:	2300      	movs	r3, #0
 8008270:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d009      	beq.n	8008290 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	78fa      	ldrb	r2, [r7, #3]
 8008286:	4611      	mov	r1, r2
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	4798      	blx	r3
 800828c:	4603      	mov	r3, r0
 800828e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008290:	7bfb      	ldrb	r3, [r7, #15]
}
 8008292:	4618      	mov	r0, r3
 8008294:	3710      	adds	r7, #16
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}

0800829a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b084      	sub	sp, #16
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
 80082a2:	460b      	mov	r3, r1
 80082a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80082a6:	2300      	movs	r3, #0
 80082a8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	78fa      	ldrb	r2, [r7, #3]
 80082b4:	4611      	mov	r1, r2
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	4798      	blx	r3
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80082c0:	2303      	movs	r3, #3
 80082c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b084      	sub	sp, #16
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
 80082d6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082de:	6839      	ldr	r1, [r7, #0]
 80082e0:	4618      	mov	r0, r3
 80082e2:	f001 f8ce 	bl	8009482 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2201      	movs	r2, #1
 80082ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80082f4:	461a      	mov	r2, r3
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008302:	f003 031f 	and.w	r3, r3, #31
 8008306:	2b02      	cmp	r3, #2
 8008308:	d01a      	beq.n	8008340 <USBD_LL_SetupStage+0x72>
 800830a:	2b02      	cmp	r3, #2
 800830c:	d822      	bhi.n	8008354 <USBD_LL_SetupStage+0x86>
 800830e:	2b00      	cmp	r3, #0
 8008310:	d002      	beq.n	8008318 <USBD_LL_SetupStage+0x4a>
 8008312:	2b01      	cmp	r3, #1
 8008314:	d00a      	beq.n	800832c <USBD_LL_SetupStage+0x5e>
 8008316:	e01d      	b.n	8008354 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800831e:	4619      	mov	r1, r3
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 fb23 	bl	800896c <USBD_StdDevReq>
 8008326:	4603      	mov	r3, r0
 8008328:	73fb      	strb	r3, [r7, #15]
      break;
 800832a:	e020      	b.n	800836e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008332:	4619      	mov	r1, r3
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 fb8b 	bl	8008a50 <USBD_StdItfReq>
 800833a:	4603      	mov	r3, r0
 800833c:	73fb      	strb	r3, [r7, #15]
      break;
 800833e:	e016      	b.n	800836e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008346:	4619      	mov	r1, r3
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 fbed 	bl	8008b28 <USBD_StdEPReq>
 800834e:	4603      	mov	r3, r0
 8008350:	73fb      	strb	r3, [r7, #15]
      break;
 8008352:	e00c      	b.n	800836e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800835a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800835e:	b2db      	uxtb	r3, r3
 8008360:	4619      	mov	r1, r3
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f001 fa56 	bl	8009814 <USBD_LL_StallEP>
 8008368:	4603      	mov	r3, r0
 800836a:	73fb      	strb	r3, [r7, #15]
      break;
 800836c:	bf00      	nop
  }

  return ret;
 800836e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3710      	adds	r7, #16
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b086      	sub	sp, #24
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	460b      	mov	r3, r1
 8008382:	607a      	str	r2, [r7, #4]
 8008384:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008386:	2300      	movs	r3, #0
 8008388:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800838a:	7afb      	ldrb	r3, [r7, #11]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d177      	bne.n	8008480 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008396:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800839e:	2b03      	cmp	r3, #3
 80083a0:	f040 80a1 	bne.w	80084e6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	693a      	ldr	r2, [r7, #16]
 80083aa:	8992      	ldrh	r2, [r2, #12]
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d91c      	bls.n	80083ea <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	693a      	ldr	r2, [r7, #16]
 80083b6:	8992      	ldrh	r2, [r2, #12]
 80083b8:	1a9a      	subs	r2, r3, r2
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	691b      	ldr	r3, [r3, #16]
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	8992      	ldrh	r2, [r2, #12]
 80083c6:	441a      	add	r2, r3
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	6919      	ldr	r1, [r3, #16]
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	899b      	ldrh	r3, [r3, #12]
 80083d4:	461a      	mov	r2, r3
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	4293      	cmp	r3, r2
 80083dc:	bf38      	it	cc
 80083de:	4613      	movcc	r3, r2
 80083e0:	461a      	mov	r2, r3
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	f001 f8c7 	bl	8009576 <USBD_CtlContinueRx>
 80083e8:	e07d      	b.n	80084e6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80083f0:	f003 031f 	and.w	r3, r3, #31
 80083f4:	2b02      	cmp	r3, #2
 80083f6:	d014      	beq.n	8008422 <USBD_LL_DataOutStage+0xaa>
 80083f8:	2b02      	cmp	r3, #2
 80083fa:	d81d      	bhi.n	8008438 <USBD_LL_DataOutStage+0xc0>
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d002      	beq.n	8008406 <USBD_LL_DataOutStage+0x8e>
 8008400:	2b01      	cmp	r3, #1
 8008402:	d003      	beq.n	800840c <USBD_LL_DataOutStage+0x94>
 8008404:	e018      	b.n	8008438 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008406:	2300      	movs	r3, #0
 8008408:	75bb      	strb	r3, [r7, #22]
            break;
 800840a:	e018      	b.n	800843e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008412:	b2db      	uxtb	r3, r3
 8008414:	4619      	mov	r1, r3
 8008416:	68f8      	ldr	r0, [r7, #12]
 8008418:	f000 fa6e 	bl	80088f8 <USBD_CoreFindIF>
 800841c:	4603      	mov	r3, r0
 800841e:	75bb      	strb	r3, [r7, #22]
            break;
 8008420:	e00d      	b.n	800843e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008428:	b2db      	uxtb	r3, r3
 800842a:	4619      	mov	r1, r3
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f000 fa70 	bl	8008912 <USBD_CoreFindEP>
 8008432:	4603      	mov	r3, r0
 8008434:	75bb      	strb	r3, [r7, #22]
            break;
 8008436:	e002      	b.n	800843e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	75bb      	strb	r3, [r7, #22]
            break;
 800843c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800843e:	7dbb      	ldrb	r3, [r7, #22]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d119      	bne.n	8008478 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800844a:	b2db      	uxtb	r3, r3
 800844c:	2b03      	cmp	r3, #3
 800844e:	d113      	bne.n	8008478 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008450:	7dba      	ldrb	r2, [r7, #22]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	32ae      	adds	r2, #174	@ 0xae
 8008456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800845a:	691b      	ldr	r3, [r3, #16]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d00b      	beq.n	8008478 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008460:	7dba      	ldrb	r2, [r7, #22]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008468:	7dba      	ldrb	r2, [r7, #22]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	32ae      	adds	r2, #174	@ 0xae
 800846e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	68f8      	ldr	r0, [r7, #12]
 8008476:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f001 f88d 	bl	8009598 <USBD_CtlSendStatus>
 800847e:	e032      	b.n	80084e6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008480:	7afb      	ldrb	r3, [r7, #11]
 8008482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008486:	b2db      	uxtb	r3, r3
 8008488:	4619      	mov	r1, r3
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f000 fa41 	bl	8008912 <USBD_CoreFindEP>
 8008490:	4603      	mov	r3, r0
 8008492:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008494:	7dbb      	ldrb	r3, [r7, #22]
 8008496:	2bff      	cmp	r3, #255	@ 0xff
 8008498:	d025      	beq.n	80084e6 <USBD_LL_DataOutStage+0x16e>
 800849a:	7dbb      	ldrb	r3, [r7, #22]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d122      	bne.n	80084e6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	2b03      	cmp	r3, #3
 80084aa:	d117      	bne.n	80084dc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80084ac:	7dba      	ldrb	r2, [r7, #22]
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	32ae      	adds	r2, #174	@ 0xae
 80084b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b6:	699b      	ldr	r3, [r3, #24]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00f      	beq.n	80084dc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80084bc:	7dba      	ldrb	r2, [r7, #22]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80084c4:	7dba      	ldrb	r2, [r7, #22]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	32ae      	adds	r2, #174	@ 0xae
 80084ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ce:	699b      	ldr	r3, [r3, #24]
 80084d0:	7afa      	ldrb	r2, [r7, #11]
 80084d2:	4611      	mov	r1, r2
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	4798      	blx	r3
 80084d8:	4603      	mov	r3, r0
 80084da:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80084dc:	7dfb      	ldrb	r3, [r7, #23]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d001      	beq.n	80084e6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80084e2:	7dfb      	ldrb	r3, [r7, #23]
 80084e4:	e000      	b.n	80084e8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80084e6:	2300      	movs	r3, #0
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3718      	adds	r7, #24
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b086      	sub	sp, #24
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	460b      	mov	r3, r1
 80084fa:	607a      	str	r2, [r7, #4]
 80084fc:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80084fe:	7afb      	ldrb	r3, [r7, #11]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d178      	bne.n	80085f6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	3314      	adds	r3, #20
 8008508:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008510:	2b02      	cmp	r3, #2
 8008512:	d163      	bne.n	80085dc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	8992      	ldrh	r2, [r2, #12]
 800851c:	4293      	cmp	r3, r2
 800851e:	d91c      	bls.n	800855a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	8992      	ldrh	r2, [r2, #12]
 8008528:	1a9a      	subs	r2, r3, r2
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	8992      	ldrh	r2, [r2, #12]
 8008536:	441a      	add	r2, r3
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	6919      	ldr	r1, [r3, #16]
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	461a      	mov	r2, r3
 8008546:	68f8      	ldr	r0, [r7, #12]
 8008548:	f001 f804 	bl	8009554 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800854c:	2300      	movs	r3, #0
 800854e:	2200      	movs	r2, #0
 8008550:	2100      	movs	r1, #0
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f001 fa08 	bl	8009968 <USBD_LL_PrepareReceive>
 8008558:	e040      	b.n	80085dc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	899b      	ldrh	r3, [r3, #12]
 800855e:	461a      	mov	r2, r3
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	429a      	cmp	r2, r3
 8008566:	d11c      	bne.n	80085a2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	693a      	ldr	r2, [r7, #16]
 800856e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008570:	4293      	cmp	r3, r2
 8008572:	d316      	bcc.n	80085a2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800857e:	429a      	cmp	r2, r3
 8008580:	d20f      	bcs.n	80085a2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008582:	2200      	movs	r2, #0
 8008584:	2100      	movs	r1, #0
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f000 ffe4 	bl	8009554 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2200      	movs	r2, #0
 8008590:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008594:	2300      	movs	r3, #0
 8008596:	2200      	movs	r2, #0
 8008598:	2100      	movs	r1, #0
 800859a:	68f8      	ldr	r0, [r7, #12]
 800859c:	f001 f9e4 	bl	8009968 <USBD_LL_PrepareReceive>
 80085a0:	e01c      	b.n	80085dc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	2b03      	cmp	r3, #3
 80085ac:	d10f      	bne.n	80085ce <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085b4:	68db      	ldr	r3, [r3, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d009      	beq.n	80085ce <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80085ce:	2180      	movs	r1, #128	@ 0x80
 80085d0:	68f8      	ldr	r0, [r7, #12]
 80085d2:	f001 f91f 	bl	8009814 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 fff1 	bl	80095be <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d03a      	beq.n	800865c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80085e6:	68f8      	ldr	r0, [r7, #12]
 80085e8:	f7ff fe30 	bl	800824c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80085f4:	e032      	b.n	800865c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80085f6:	7afb      	ldrb	r3, [r7, #11]
 80085f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	4619      	mov	r1, r3
 8008600:	68f8      	ldr	r0, [r7, #12]
 8008602:	f000 f986 	bl	8008912 <USBD_CoreFindEP>
 8008606:	4603      	mov	r3, r0
 8008608:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800860a:	7dfb      	ldrb	r3, [r7, #23]
 800860c:	2bff      	cmp	r3, #255	@ 0xff
 800860e:	d025      	beq.n	800865c <USBD_LL_DataInStage+0x16c>
 8008610:	7dfb      	ldrb	r3, [r7, #23]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d122      	bne.n	800865c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b03      	cmp	r3, #3
 8008620:	d11c      	bne.n	800865c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008622:	7dfa      	ldrb	r2, [r7, #23]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	32ae      	adds	r2, #174	@ 0xae
 8008628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d014      	beq.n	800865c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008632:	7dfa      	ldrb	r2, [r7, #23]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800863a:	7dfa      	ldrb	r2, [r7, #23]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	32ae      	adds	r2, #174	@ 0xae
 8008640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	7afa      	ldrb	r2, [r7, #11]
 8008648:	4611      	mov	r1, r2
 800864a:	68f8      	ldr	r0, [r7, #12]
 800864c:	4798      	blx	r3
 800864e:	4603      	mov	r3, r0
 8008650:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008652:	7dbb      	ldrb	r3, [r7, #22]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d001      	beq.n	800865c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008658:	7dbb      	ldrb	r3, [r7, #22]
 800865a:	e000      	b.n	800865e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800865c:	2300      	movs	r3, #0
}
 800865e:	4618      	mov	r0, r3
 8008660:	3718      	adds	r7, #24
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008666:	b580      	push	{r7, lr}
 8008668:	b084      	sub	sp, #16
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800866e:	2300      	movs	r3, #0
 8008670:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2201      	movs	r2, #1
 8008676:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d014      	beq.n	80086cc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00e      	beq.n	80086cc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	6852      	ldr	r2, [r2, #4]
 80086ba:	b2d2      	uxtb	r2, r2
 80086bc:	4611      	mov	r1, r2
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	4798      	blx	r3
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d001      	beq.n	80086cc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80086c8:	2303      	movs	r3, #3
 80086ca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086cc:	2340      	movs	r3, #64	@ 0x40
 80086ce:	2200      	movs	r2, #0
 80086d0:	2100      	movs	r1, #0
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f001 f878 	bl	80097c8 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2240      	movs	r2, #64	@ 0x40
 80086e4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086e8:	2340      	movs	r3, #64	@ 0x40
 80086ea:	2200      	movs	r2, #0
 80086ec:	2180      	movs	r1, #128	@ 0x80
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f001 f86a 	bl	80097c8 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2240      	movs	r2, #64	@ 0x40
 8008700:	841a      	strh	r2, [r3, #32]

  return ret;
 8008702:	7bfb      	ldrb	r3, [r7, #15]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3710      	adds	r7, #16
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800870c:	b480      	push	{r7}
 800870e:	b083      	sub	sp, #12
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	460b      	mov	r3, r1
 8008716:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	78fa      	ldrb	r2, [r7, #3]
 800871c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b04      	cmp	r3, #4
 800873e:	d006      	beq.n	800874e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008746:	b2da      	uxtb	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2204      	movs	r2, #4
 8008752:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008764:	b480      	push	{r7}
 8008766:	b083      	sub	sp, #12
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008772:	b2db      	uxtb	r3, r3
 8008774:	2b04      	cmp	r3, #4
 8008776:	d106      	bne.n	8008786 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800877e:	b2da      	uxtb	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b082      	sub	sp, #8
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	2b03      	cmp	r3, #3
 80087a6:	d110      	bne.n	80087ca <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00b      	beq.n	80087ca <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087b8:	69db      	ldr	r3, [r3, #28]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d005      	beq.n	80087ca <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80087ca:	2300      	movs	r3, #0
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3708      	adds	r7, #8
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b082      	sub	sp, #8
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	460b      	mov	r3, r1
 80087de:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	32ae      	adds	r2, #174	@ 0xae
 80087ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d101      	bne.n	80087f6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80087f2:	2303      	movs	r3, #3
 80087f4:	e01c      	b.n	8008830 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	2b03      	cmp	r3, #3
 8008800:	d115      	bne.n	800882e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	32ae      	adds	r2, #174	@ 0xae
 800880c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008810:	6a1b      	ldr	r3, [r3, #32]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d00b      	beq.n	800882e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	32ae      	adds	r2, #174	@ 0xae
 8008820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	78fa      	ldrb	r2, [r7, #3]
 8008828:	4611      	mov	r1, r2
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800882e:	2300      	movs	r3, #0
}
 8008830:	4618      	mov	r0, r3
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	460b      	mov	r3, r1
 8008842:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	32ae      	adds	r2, #174	@ 0xae
 800884e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d101      	bne.n	800885a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008856:	2303      	movs	r3, #3
 8008858:	e01c      	b.n	8008894 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008860:	b2db      	uxtb	r3, r3
 8008862:	2b03      	cmp	r3, #3
 8008864:	d115      	bne.n	8008892 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	32ae      	adds	r2, #174	@ 0xae
 8008870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00b      	beq.n	8008892 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	32ae      	adds	r2, #174	@ 0xae
 8008884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888a:	78fa      	ldrb	r2, [r7, #3]
 800888c:	4611      	mov	r1, r2
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008892:	2300      	movs	r3, #0
}
 8008894:	4618      	mov	r0, r3
 8008896:	3708      	adds	r7, #8
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}

0800889c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80088a4:	2300      	movs	r3, #0
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	370c      	adds	r7, #12
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr

080088b2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b084      	sub	sp, #16
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80088ba:	2300      	movs	r3, #0
 80088bc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00e      	beq.n	80088ee <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	6852      	ldr	r2, [r2, #4]
 80088dc:	b2d2      	uxtb	r2, r2
 80088de:	4611      	mov	r1, r2
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	4798      	blx	r3
 80088e4:	4603      	mov	r3, r0
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d001      	beq.n	80088ee <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80088ea:	2303      	movs	r3, #3
 80088ec:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80088ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	460b      	mov	r3, r1
 8008902:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008904:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008906:	4618      	mov	r0, r3
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr

08008912 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008912:	b480      	push	{r7}
 8008914:	b083      	sub	sp, #12
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
 800891a:	460b      	mov	r3, r1
 800891c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800891e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008920:	4618      	mov	r0, r3
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800892c:	b480      	push	{r7}
 800892e:	b087      	sub	sp, #28
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	3301      	adds	r3, #1
 8008942:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800894a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800894e:	021b      	lsls	r3, r3, #8
 8008950:	b21a      	sxth	r2, r3
 8008952:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008956:	4313      	orrs	r3, r2
 8008958:	b21b      	sxth	r3, r3
 800895a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800895c:	89fb      	ldrh	r3, [r7, #14]
}
 800895e:	4618      	mov	r0, r3
 8008960:	371c      	adds	r7, #28
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
	...

0800896c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008976:	2300      	movs	r3, #0
 8008978:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008982:	2b40      	cmp	r3, #64	@ 0x40
 8008984:	d005      	beq.n	8008992 <USBD_StdDevReq+0x26>
 8008986:	2b40      	cmp	r3, #64	@ 0x40
 8008988:	d857      	bhi.n	8008a3a <USBD_StdDevReq+0xce>
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00f      	beq.n	80089ae <USBD_StdDevReq+0x42>
 800898e:	2b20      	cmp	r3, #32
 8008990:	d153      	bne.n	8008a3a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	32ae      	adds	r2, #174	@ 0xae
 800899c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	6839      	ldr	r1, [r7, #0]
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	4798      	blx	r3
 80089a8:	4603      	mov	r3, r0
 80089aa:	73fb      	strb	r3, [r7, #15]
      break;
 80089ac:	e04a      	b.n	8008a44 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	785b      	ldrb	r3, [r3, #1]
 80089b2:	2b09      	cmp	r3, #9
 80089b4:	d83b      	bhi.n	8008a2e <USBD_StdDevReq+0xc2>
 80089b6:	a201      	add	r2, pc, #4	@ (adr r2, 80089bc <USBD_StdDevReq+0x50>)
 80089b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089bc:	08008a11 	.word	0x08008a11
 80089c0:	08008a25 	.word	0x08008a25
 80089c4:	08008a2f 	.word	0x08008a2f
 80089c8:	08008a1b 	.word	0x08008a1b
 80089cc:	08008a2f 	.word	0x08008a2f
 80089d0:	080089ef 	.word	0x080089ef
 80089d4:	080089e5 	.word	0x080089e5
 80089d8:	08008a2f 	.word	0x08008a2f
 80089dc:	08008a07 	.word	0x08008a07
 80089e0:	080089f9 	.word	0x080089f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 fa3e 	bl	8008e68 <USBD_GetDescriptor>
          break;
 80089ec:	e024      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 fba3 	bl	800913c <USBD_SetAddress>
          break;
 80089f6:	e01f      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80089f8:	6839      	ldr	r1, [r7, #0]
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fbe2 	bl	80091c4 <USBD_SetConfig>
 8008a00:	4603      	mov	r3, r0
 8008a02:	73fb      	strb	r3, [r7, #15]
          break;
 8008a04:	e018      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a06:	6839      	ldr	r1, [r7, #0]
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 fc85 	bl	8009318 <USBD_GetConfig>
          break;
 8008a0e:	e013      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fcb6 	bl	8009384 <USBD_GetStatus>
          break;
 8008a18:	e00e      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a1a:	6839      	ldr	r1, [r7, #0]
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 fce5 	bl	80093ec <USBD_SetFeature>
          break;
 8008a22:	e009      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a24:	6839      	ldr	r1, [r7, #0]
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 fd09 	bl	800943e <USBD_ClrFeature>
          break;
 8008a2c:	e004      	b.n	8008a38 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fd60 	bl	80094f6 <USBD_CtlError>
          break;
 8008a36:	bf00      	nop
      }
      break;
 8008a38:	e004      	b.n	8008a44 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fd5a 	bl	80094f6 <USBD_CtlError>
      break;
 8008a42:	bf00      	nop
  }

  return ret;
 8008a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3710      	adds	r7, #16
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop

08008a50 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b084      	sub	sp, #16
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a66:	2b40      	cmp	r3, #64	@ 0x40
 8008a68:	d005      	beq.n	8008a76 <USBD_StdItfReq+0x26>
 8008a6a:	2b40      	cmp	r3, #64	@ 0x40
 8008a6c:	d852      	bhi.n	8008b14 <USBD_StdItfReq+0xc4>
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <USBD_StdItfReq+0x26>
 8008a72:	2b20      	cmp	r3, #32
 8008a74:	d14e      	bne.n	8008b14 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	2b02      	cmp	r3, #2
 8008a82:	d840      	bhi.n	8008b06 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	889b      	ldrh	r3, [r3, #4]
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d836      	bhi.n	8008afc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	889b      	ldrh	r3, [r3, #4]
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	4619      	mov	r1, r3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7ff ff2e 	bl	80088f8 <USBD_CoreFindIF>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008aa0:	7bbb      	ldrb	r3, [r7, #14]
 8008aa2:	2bff      	cmp	r3, #255	@ 0xff
 8008aa4:	d01d      	beq.n	8008ae2 <USBD_StdItfReq+0x92>
 8008aa6:	7bbb      	ldrb	r3, [r7, #14]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d11a      	bne.n	8008ae2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008aac:	7bba      	ldrb	r2, [r7, #14]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	32ae      	adds	r2, #174	@ 0xae
 8008ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00f      	beq.n	8008adc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008abc:	7bba      	ldrb	r2, [r7, #14]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ac4:	7bba      	ldrb	r2, [r7, #14]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	32ae      	adds	r2, #174	@ 0xae
 8008aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ace:	689b      	ldr	r3, [r3, #8]
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	4798      	blx	r3
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008ada:	e004      	b.n	8008ae6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008adc:	2303      	movs	r3, #3
 8008ade:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008ae0:	e001      	b.n	8008ae6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	88db      	ldrh	r3, [r3, #6]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d110      	bne.n	8008b10 <USBD_StdItfReq+0xc0>
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d10d      	bne.n	8008b10 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f000 fd4f 	bl	8009598 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008afa:	e009      	b.n	8008b10 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 fcf9 	bl	80094f6 <USBD_CtlError>
          break;
 8008b04:	e004      	b.n	8008b10 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b06:	6839      	ldr	r1, [r7, #0]
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 fcf4 	bl	80094f6 <USBD_CtlError>
          break;
 8008b0e:	e000      	b.n	8008b12 <USBD_StdItfReq+0xc2>
          break;
 8008b10:	bf00      	nop
      }
      break;
 8008b12:	e004      	b.n	8008b1e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fced 	bl	80094f6 <USBD_CtlError>
      break;
 8008b1c:	bf00      	nop
  }

  return ret;
 8008b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3710      	adds	r7, #16
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b32:	2300      	movs	r3, #0
 8008b34:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	889b      	ldrh	r3, [r3, #4]
 8008b3a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008b44:	2b40      	cmp	r3, #64	@ 0x40
 8008b46:	d007      	beq.n	8008b58 <USBD_StdEPReq+0x30>
 8008b48:	2b40      	cmp	r3, #64	@ 0x40
 8008b4a:	f200 8181 	bhi.w	8008e50 <USBD_StdEPReq+0x328>
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d02a      	beq.n	8008ba8 <USBD_StdEPReq+0x80>
 8008b52:	2b20      	cmp	r3, #32
 8008b54:	f040 817c 	bne.w	8008e50 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008b58:	7bbb      	ldrb	r3, [r7, #14]
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7ff fed8 	bl	8008912 <USBD_CoreFindEP>
 8008b62:	4603      	mov	r3, r0
 8008b64:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b66:	7b7b      	ldrb	r3, [r7, #13]
 8008b68:	2bff      	cmp	r3, #255	@ 0xff
 8008b6a:	f000 8176 	beq.w	8008e5a <USBD_StdEPReq+0x332>
 8008b6e:	7b7b      	ldrb	r3, [r7, #13]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f040 8172 	bne.w	8008e5a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008b76:	7b7a      	ldrb	r2, [r7, #13]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008b7e:	7b7a      	ldrb	r2, [r7, #13]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	32ae      	adds	r2, #174	@ 0xae
 8008b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f000 8165 	beq.w	8008e5a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008b90:	7b7a      	ldrb	r2, [r7, #13]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	32ae      	adds	r2, #174	@ 0xae
 8008b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	6839      	ldr	r1, [r7, #0]
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	4798      	blx	r3
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008ba6:	e158      	b.n	8008e5a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	785b      	ldrb	r3, [r3, #1]
 8008bac:	2b03      	cmp	r3, #3
 8008bae:	d008      	beq.n	8008bc2 <USBD_StdEPReq+0x9a>
 8008bb0:	2b03      	cmp	r3, #3
 8008bb2:	f300 8147 	bgt.w	8008e44 <USBD_StdEPReq+0x31c>
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f000 809b 	beq.w	8008cf2 <USBD_StdEPReq+0x1ca>
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d03c      	beq.n	8008c3a <USBD_StdEPReq+0x112>
 8008bc0:	e140      	b.n	8008e44 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d002      	beq.n	8008bd4 <USBD_StdEPReq+0xac>
 8008bce:	2b03      	cmp	r3, #3
 8008bd0:	d016      	beq.n	8008c00 <USBD_StdEPReq+0xd8>
 8008bd2:	e02c      	b.n	8008c2e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bd4:	7bbb      	ldrb	r3, [r7, #14]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00d      	beq.n	8008bf6 <USBD_StdEPReq+0xce>
 8008bda:	7bbb      	ldrb	r3, [r7, #14]
 8008bdc:	2b80      	cmp	r3, #128	@ 0x80
 8008bde:	d00a      	beq.n	8008bf6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008be0:	7bbb      	ldrb	r3, [r7, #14]
 8008be2:	4619      	mov	r1, r3
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 fe15 	bl	8009814 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bea:	2180      	movs	r1, #128	@ 0x80
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 fe11 	bl	8009814 <USBD_LL_StallEP>
 8008bf2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bf4:	e020      	b.n	8008c38 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 fc7c 	bl	80094f6 <USBD_CtlError>
              break;
 8008bfe:	e01b      	b.n	8008c38 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	885b      	ldrh	r3, [r3, #2]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d10e      	bne.n	8008c26 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c08:	7bbb      	ldrb	r3, [r7, #14]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00b      	beq.n	8008c26 <USBD_StdEPReq+0xfe>
 8008c0e:	7bbb      	ldrb	r3, [r7, #14]
 8008c10:	2b80      	cmp	r3, #128	@ 0x80
 8008c12:	d008      	beq.n	8008c26 <USBD_StdEPReq+0xfe>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	88db      	ldrh	r3, [r3, #6]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d104      	bne.n	8008c26 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c1c:	7bbb      	ldrb	r3, [r7, #14]
 8008c1e:	4619      	mov	r1, r3
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 fdf7 	bl	8009814 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fcb6 	bl	8009598 <USBD_CtlSendStatus>

              break;
 8008c2c:	e004      	b.n	8008c38 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c2e:	6839      	ldr	r1, [r7, #0]
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 fc60 	bl	80094f6 <USBD_CtlError>
              break;
 8008c36:	bf00      	nop
          }
          break;
 8008c38:	e109      	b.n	8008e4e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d002      	beq.n	8008c4c <USBD_StdEPReq+0x124>
 8008c46:	2b03      	cmp	r3, #3
 8008c48:	d016      	beq.n	8008c78 <USBD_StdEPReq+0x150>
 8008c4a:	e04b      	b.n	8008ce4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c4c:	7bbb      	ldrb	r3, [r7, #14]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00d      	beq.n	8008c6e <USBD_StdEPReq+0x146>
 8008c52:	7bbb      	ldrb	r3, [r7, #14]
 8008c54:	2b80      	cmp	r3, #128	@ 0x80
 8008c56:	d00a      	beq.n	8008c6e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c58:	7bbb      	ldrb	r3, [r7, #14]
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fdd9 	bl	8009814 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c62:	2180      	movs	r1, #128	@ 0x80
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 fdd5 	bl	8009814 <USBD_LL_StallEP>
 8008c6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c6c:	e040      	b.n	8008cf0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008c6e:	6839      	ldr	r1, [r7, #0]
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 fc40 	bl	80094f6 <USBD_CtlError>
              break;
 8008c76:	e03b      	b.n	8008cf0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	885b      	ldrh	r3, [r3, #2]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d136      	bne.n	8008cee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c80:	7bbb      	ldrb	r3, [r7, #14]
 8008c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d004      	beq.n	8008c94 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c8a:	7bbb      	ldrb	r3, [r7, #14]
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 fddf 	bl	8009852 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fc7f 	bl	8009598 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7ff fe37 	bl	8008912 <USBD_CoreFindEP>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ca8:	7b7b      	ldrb	r3, [r7, #13]
 8008caa:	2bff      	cmp	r3, #255	@ 0xff
 8008cac:	d01f      	beq.n	8008cee <USBD_StdEPReq+0x1c6>
 8008cae:	7b7b      	ldrb	r3, [r7, #13]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d11c      	bne.n	8008cee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008cb4:	7b7a      	ldrb	r2, [r7, #13]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008cbc:	7b7a      	ldrb	r2, [r7, #13]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	32ae      	adds	r2, #174	@ 0xae
 8008cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d010      	beq.n	8008cee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ccc:	7b7a      	ldrb	r2, [r7, #13]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	32ae      	adds	r2, #174	@ 0xae
 8008cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	6839      	ldr	r1, [r7, #0]
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	4798      	blx	r3
 8008cde:	4603      	mov	r3, r0
 8008ce0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008ce2:	e004      	b.n	8008cee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008ce4:	6839      	ldr	r1, [r7, #0]
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fc05 	bl	80094f6 <USBD_CtlError>
              break;
 8008cec:	e000      	b.n	8008cf0 <USBD_StdEPReq+0x1c8>
              break;
 8008cee:	bf00      	nop
          }
          break;
 8008cf0:	e0ad      	b.n	8008e4e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d002      	beq.n	8008d04 <USBD_StdEPReq+0x1dc>
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	d033      	beq.n	8008d6a <USBD_StdEPReq+0x242>
 8008d02:	e099      	b.n	8008e38 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d04:	7bbb      	ldrb	r3, [r7, #14]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d007      	beq.n	8008d1a <USBD_StdEPReq+0x1f2>
 8008d0a:	7bbb      	ldrb	r3, [r7, #14]
 8008d0c:	2b80      	cmp	r3, #128	@ 0x80
 8008d0e:	d004      	beq.n	8008d1a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d10:	6839      	ldr	r1, [r7, #0]
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fbef 	bl	80094f6 <USBD_CtlError>
                break;
 8008d18:	e093      	b.n	8008e42 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	da0b      	bge.n	8008d3a <USBD_StdEPReq+0x212>
 8008d22:	7bbb      	ldrb	r3, [r7, #14]
 8008d24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d28:	4613      	mov	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	3310      	adds	r3, #16
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	4413      	add	r3, r2
 8008d36:	3304      	adds	r3, #4
 8008d38:	e00b      	b.n	8008d52 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d3a:	7bbb      	ldrb	r3, [r7, #14]
 8008d3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d40:	4613      	mov	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	4413      	add	r3, r2
 8008d50:	3304      	adds	r3, #4
 8008d52:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	2200      	movs	r2, #0
 8008d58:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	330e      	adds	r3, #14
 8008d5e:	2202      	movs	r2, #2
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 fbd8 	bl	8009518 <USBD_CtlSendData>
              break;
 8008d68:	e06b      	b.n	8008e42 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008d6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	da11      	bge.n	8008d96 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d72:	7bbb      	ldrb	r3, [r7, #14]
 8008d74:	f003 020f 	and.w	r2, r3, #15
 8008d78:	6879      	ldr	r1, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	440b      	add	r3, r1
 8008d84:	3323      	adds	r3, #35	@ 0x23
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d117      	bne.n	8008dbc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008d8c:	6839      	ldr	r1, [r7, #0]
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 fbb1 	bl	80094f6 <USBD_CtlError>
                  break;
 8008d94:	e055      	b.n	8008e42 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008d96:	7bbb      	ldrb	r3, [r7, #14]
 8008d98:	f003 020f 	and.w	r2, r3, #15
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4413      	add	r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	440b      	add	r3, r1
 8008da8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d104      	bne.n	8008dbc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008db2:	6839      	ldr	r1, [r7, #0]
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fb9e 	bl	80094f6 <USBD_CtlError>
                  break;
 8008dba:	e042      	b.n	8008e42 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008dbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	da0b      	bge.n	8008ddc <USBD_StdEPReq+0x2b4>
 8008dc4:	7bbb      	ldrb	r3, [r7, #14]
 8008dc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008dca:	4613      	mov	r3, r2
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	4413      	add	r3, r2
 8008dd0:	009b      	lsls	r3, r3, #2
 8008dd2:	3310      	adds	r3, #16
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	4413      	add	r3, r2
 8008dd8:	3304      	adds	r3, #4
 8008dda:	e00b      	b.n	8008df4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008de2:	4613      	mov	r3, r2
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	4413      	add	r3, r2
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	4413      	add	r3, r2
 8008df2:	3304      	adds	r3, #4
 8008df4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d002      	beq.n	8008e02 <USBD_StdEPReq+0x2da>
 8008dfc:	7bbb      	ldrb	r3, [r7, #14]
 8008dfe:	2b80      	cmp	r3, #128	@ 0x80
 8008e00:	d103      	bne.n	8008e0a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	2200      	movs	r2, #0
 8008e06:	739a      	strb	r2, [r3, #14]
 8008e08:	e00e      	b.n	8008e28 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e0a:	7bbb      	ldrb	r3, [r7, #14]
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 fd3e 	bl	8009890 <USBD_LL_IsStallEP>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d003      	beq.n	8008e22 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	739a      	strb	r2, [r3, #14]
 8008e20:	e002      	b.n	8008e28 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	2200      	movs	r2, #0
 8008e26:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	330e      	adds	r3, #14
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	4619      	mov	r1, r3
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 fb71 	bl	8009518 <USBD_CtlSendData>
              break;
 8008e36:	e004      	b.n	8008e42 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008e38:	6839      	ldr	r1, [r7, #0]
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fb5b 	bl	80094f6 <USBD_CtlError>
              break;
 8008e40:	bf00      	nop
          }
          break;
 8008e42:	e004      	b.n	8008e4e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008e44:	6839      	ldr	r1, [r7, #0]
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 fb55 	bl	80094f6 <USBD_CtlError>
          break;
 8008e4c:	bf00      	nop
      }
      break;
 8008e4e:	e005      	b.n	8008e5c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008e50:	6839      	ldr	r1, [r7, #0]
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 fb4f 	bl	80094f6 <USBD_CtlError>
      break;
 8008e58:	e000      	b.n	8008e5c <USBD_StdEPReq+0x334>
      break;
 8008e5a:	bf00      	nop
  }

  return ret;
 8008e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
	...

08008e68 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e72:	2300      	movs	r3, #0
 8008e74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008e76:	2300      	movs	r3, #0
 8008e78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	885b      	ldrh	r3, [r3, #2]
 8008e82:	0a1b      	lsrs	r3, r3, #8
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	3b01      	subs	r3, #1
 8008e88:	2b06      	cmp	r3, #6
 8008e8a:	f200 8128 	bhi.w	80090de <USBD_GetDescriptor+0x276>
 8008e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e94 <USBD_GetDescriptor+0x2c>)
 8008e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e94:	08008eb1 	.word	0x08008eb1
 8008e98:	08008ec9 	.word	0x08008ec9
 8008e9c:	08008f09 	.word	0x08008f09
 8008ea0:	080090df 	.word	0x080090df
 8008ea4:	080090df 	.word	0x080090df
 8008ea8:	0800907f 	.word	0x0800907f
 8008eac:	080090ab 	.word	0x080090ab
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	687a      	ldr	r2, [r7, #4]
 8008eba:	7c12      	ldrb	r2, [r2, #16]
 8008ebc:	f107 0108 	add.w	r1, r7, #8
 8008ec0:	4610      	mov	r0, r2
 8008ec2:	4798      	blx	r3
 8008ec4:	60f8      	str	r0, [r7, #12]
      break;
 8008ec6:	e112      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	7c1b      	ldrb	r3, [r3, #16]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d10d      	bne.n	8008eec <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed8:	f107 0208 	add.w	r2, r7, #8
 8008edc:	4610      	mov	r0, r2
 8008ede:	4798      	blx	r3
 8008ee0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	2202      	movs	r2, #2
 8008ee8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008eea:	e100      	b.n	80090ee <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef4:	f107 0208 	add.w	r2, r7, #8
 8008ef8:	4610      	mov	r0, r2
 8008efa:	4798      	blx	r3
 8008efc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3301      	adds	r3, #1
 8008f02:	2202      	movs	r2, #2
 8008f04:	701a      	strb	r2, [r3, #0]
      break;
 8008f06:	e0f2      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	885b      	ldrh	r3, [r3, #2]
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	f200 80ac 	bhi.w	800906c <USBD_GetDescriptor+0x204>
 8008f14:	a201      	add	r2, pc, #4	@ (adr r2, 8008f1c <USBD_GetDescriptor+0xb4>)
 8008f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f1a:	bf00      	nop
 8008f1c:	08008f35 	.word	0x08008f35
 8008f20:	08008f69 	.word	0x08008f69
 8008f24:	08008f9d 	.word	0x08008f9d
 8008f28:	08008fd1 	.word	0x08008fd1
 8008f2c:	08009005 	.word	0x08009005
 8008f30:	08009039 	.word	0x08009039
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00b      	beq.n	8008f58 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	7c12      	ldrb	r2, [r2, #16]
 8008f4c:	f107 0108 	add.w	r1, r7, #8
 8008f50:	4610      	mov	r0, r2
 8008f52:	4798      	blx	r3
 8008f54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f56:	e091      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f58:	6839      	ldr	r1, [r7, #0]
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 facb 	bl	80094f6 <USBD_CtlError>
            err++;
 8008f60:	7afb      	ldrb	r3, [r7, #11]
 8008f62:	3301      	adds	r3, #1
 8008f64:	72fb      	strb	r3, [r7, #11]
          break;
 8008f66:	e089      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	7c12      	ldrb	r2, [r2, #16]
 8008f80:	f107 0108 	add.w	r1, r7, #8
 8008f84:	4610      	mov	r0, r2
 8008f86:	4798      	blx	r3
 8008f88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f8a:	e077      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fab1 	bl	80094f6 <USBD_CtlError>
            err++;
 8008f94:	7afb      	ldrb	r3, [r7, #11]
 8008f96:	3301      	adds	r3, #1
 8008f98:	72fb      	strb	r3, [r7, #11]
          break;
 8008f9a:	e06f      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00b      	beq.n	8008fc0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	7c12      	ldrb	r2, [r2, #16]
 8008fb4:	f107 0108 	add.w	r1, r7, #8
 8008fb8:	4610      	mov	r0, r2
 8008fba:	4798      	blx	r3
 8008fbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fbe:	e05d      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fc0:	6839      	ldr	r1, [r7, #0]
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 fa97 	bl	80094f6 <USBD_CtlError>
            err++;
 8008fc8:	7afb      	ldrb	r3, [r7, #11]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	72fb      	strb	r3, [r7, #11]
          break;
 8008fce:	e055      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00b      	beq.n	8008ff4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	7c12      	ldrb	r2, [r2, #16]
 8008fe8:	f107 0108 	add.w	r1, r7, #8
 8008fec:	4610      	mov	r0, r2
 8008fee:	4798      	blx	r3
 8008ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ff2:	e043      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fa7d 	bl	80094f6 <USBD_CtlError>
            err++;
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	3301      	adds	r3, #1
 8009000:	72fb      	strb	r3, [r7, #11]
          break;
 8009002:	e03b      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800900a:	695b      	ldr	r3, [r3, #20]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00b      	beq.n	8009028 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009016:	695b      	ldr	r3, [r3, #20]
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	7c12      	ldrb	r2, [r2, #16]
 800901c:	f107 0108 	add.w	r1, r7, #8
 8009020:	4610      	mov	r0, r2
 8009022:	4798      	blx	r3
 8009024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009026:	e029      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fa63 	bl	80094f6 <USBD_CtlError>
            err++;
 8009030:	7afb      	ldrb	r3, [r7, #11]
 8009032:	3301      	adds	r3, #1
 8009034:	72fb      	strb	r3, [r7, #11]
          break;
 8009036:	e021      	b.n	800907c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800903e:	699b      	ldr	r3, [r3, #24]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00b      	beq.n	800905c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800904a:	699b      	ldr	r3, [r3, #24]
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	7c12      	ldrb	r2, [r2, #16]
 8009050:	f107 0108 	add.w	r1, r7, #8
 8009054:	4610      	mov	r0, r2
 8009056:	4798      	blx	r3
 8009058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800905a:	e00f      	b.n	800907c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fa49 	bl	80094f6 <USBD_CtlError>
            err++;
 8009064:	7afb      	ldrb	r3, [r7, #11]
 8009066:	3301      	adds	r3, #1
 8009068:	72fb      	strb	r3, [r7, #11]
          break;
 800906a:	e007      	b.n	800907c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800906c:	6839      	ldr	r1, [r7, #0]
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 fa41 	bl	80094f6 <USBD_CtlError>
          err++;
 8009074:	7afb      	ldrb	r3, [r7, #11]
 8009076:	3301      	adds	r3, #1
 8009078:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800907a:	bf00      	nop
      }
      break;
 800907c:	e037      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	7c1b      	ldrb	r3, [r3, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d109      	bne.n	800909a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800908c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800908e:	f107 0208 	add.w	r2, r7, #8
 8009092:	4610      	mov	r0, r2
 8009094:	4798      	blx	r3
 8009096:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009098:	e029      	b.n	80090ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800909a:	6839      	ldr	r1, [r7, #0]
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fa2a 	bl	80094f6 <USBD_CtlError>
        err++;
 80090a2:	7afb      	ldrb	r3, [r7, #11]
 80090a4:	3301      	adds	r3, #1
 80090a6:	72fb      	strb	r3, [r7, #11]
      break;
 80090a8:	e021      	b.n	80090ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	7c1b      	ldrb	r3, [r3, #16]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10d      	bne.n	80090ce <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ba:	f107 0208 	add.w	r2, r7, #8
 80090be:	4610      	mov	r0, r2
 80090c0:	4798      	blx	r3
 80090c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	3301      	adds	r3, #1
 80090c8:	2207      	movs	r2, #7
 80090ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090cc:	e00f      	b.n	80090ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fa10 	bl	80094f6 <USBD_CtlError>
        err++;
 80090d6:	7afb      	ldrb	r3, [r7, #11]
 80090d8:	3301      	adds	r3, #1
 80090da:	72fb      	strb	r3, [r7, #11]
      break;
 80090dc:	e007      	b.n	80090ee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80090de:	6839      	ldr	r1, [r7, #0]
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 fa08 	bl	80094f6 <USBD_CtlError>
      err++;
 80090e6:	7afb      	ldrb	r3, [r7, #11]
 80090e8:	3301      	adds	r3, #1
 80090ea:	72fb      	strb	r3, [r7, #11]
      break;
 80090ec:	bf00      	nop
  }

  if (err != 0U)
 80090ee:	7afb      	ldrb	r3, [r7, #11]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d11e      	bne.n	8009132 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	88db      	ldrh	r3, [r3, #6]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d016      	beq.n	800912a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80090fc:	893b      	ldrh	r3, [r7, #8]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00e      	beq.n	8009120 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	88da      	ldrh	r2, [r3, #6]
 8009106:	893b      	ldrh	r3, [r7, #8]
 8009108:	4293      	cmp	r3, r2
 800910a:	bf28      	it	cs
 800910c:	4613      	movcs	r3, r2
 800910e:	b29b      	uxth	r3, r3
 8009110:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009112:	893b      	ldrh	r3, [r7, #8]
 8009114:	461a      	mov	r2, r3
 8009116:	68f9      	ldr	r1, [r7, #12]
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 f9fd 	bl	8009518 <USBD_CtlSendData>
 800911e:	e009      	b.n	8009134 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009120:	6839      	ldr	r1, [r7, #0]
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 f9e7 	bl	80094f6 <USBD_CtlError>
 8009128:	e004      	b.n	8009134 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f000 fa34 	bl	8009598 <USBD_CtlSendStatus>
 8009130:	e000      	b.n	8009134 <USBD_GetDescriptor+0x2cc>
    return;
 8009132:	bf00      	nop
  }
}
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop

0800913c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	889b      	ldrh	r3, [r3, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d131      	bne.n	80091b2 <USBD_SetAddress+0x76>
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	88db      	ldrh	r3, [r3, #6]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d12d      	bne.n	80091b2 <USBD_SetAddress+0x76>
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	885b      	ldrh	r3, [r3, #2]
 800915a:	2b7f      	cmp	r3, #127	@ 0x7f
 800915c:	d829      	bhi.n	80091b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	885b      	ldrh	r3, [r3, #2]
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009168:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b03      	cmp	r3, #3
 8009174:	d104      	bne.n	8009180 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009176:	6839      	ldr	r1, [r7, #0]
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f9bc 	bl	80094f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800917e:	e01d      	b.n	80091bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	7bfa      	ldrb	r2, [r7, #15]
 8009184:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009188:	7bfb      	ldrb	r3, [r7, #15]
 800918a:	4619      	mov	r1, r3
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 fbab 	bl	80098e8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fa00 	bl	8009598 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009198:	7bfb      	ldrb	r3, [r7, #15]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d004      	beq.n	80091a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2202      	movs	r2, #2
 80091a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091a6:	e009      	b.n	80091bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091b0:	e004      	b.n	80091bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80091b2:	6839      	ldr	r1, [r7, #0]
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 f99e 	bl	80094f6 <USBD_CtlError>
  }
}
 80091ba:	bf00      	nop
 80091bc:	bf00      	nop
 80091be:	3710      	adds	r7, #16
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	885b      	ldrh	r3, [r3, #2]
 80091d6:	b2da      	uxtb	r2, r3
 80091d8:	4b4e      	ldr	r3, [pc, #312]	@ (8009314 <USBD_SetConfig+0x150>)
 80091da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80091dc:	4b4d      	ldr	r3, [pc, #308]	@ (8009314 <USBD_SetConfig+0x150>)
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d905      	bls.n	80091f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 f985 	bl	80094f6 <USBD_CtlError>
    return USBD_FAIL;
 80091ec:	2303      	movs	r3, #3
 80091ee:	e08c      	b.n	800930a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d002      	beq.n	8009202 <USBD_SetConfig+0x3e>
 80091fc:	2b03      	cmp	r3, #3
 80091fe:	d029      	beq.n	8009254 <USBD_SetConfig+0x90>
 8009200:	e075      	b.n	80092ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009202:	4b44      	ldr	r3, [pc, #272]	@ (8009314 <USBD_SetConfig+0x150>)
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d020      	beq.n	800924c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800920a:	4b42      	ldr	r3, [pc, #264]	@ (8009314 <USBD_SetConfig+0x150>)
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009214:	4b3f      	ldr	r3, [pc, #252]	@ (8009314 <USBD_SetConfig+0x150>)
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	4619      	mov	r1, r3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f7ff f821 	bl	8008262 <USBD_SetClassConfig>
 8009220:	4603      	mov	r3, r0
 8009222:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d008      	beq.n	800923c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800922a:	6839      	ldr	r1, [r7, #0]
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 f962 	bl	80094f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2202      	movs	r2, #2
 8009236:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800923a:	e065      	b.n	8009308 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 f9ab 	bl	8009598 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2203      	movs	r2, #3
 8009246:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800924a:	e05d      	b.n	8009308 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 f9a3 	bl	8009598 <USBD_CtlSendStatus>
      break;
 8009252:	e059      	b.n	8009308 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009254:	4b2f      	ldr	r3, [pc, #188]	@ (8009314 <USBD_SetConfig+0x150>)
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d112      	bne.n	8009282 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2202      	movs	r2, #2
 8009260:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009264:	4b2b      	ldr	r3, [pc, #172]	@ (8009314 <USBD_SetConfig+0x150>)
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	461a      	mov	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800926e:	4b29      	ldr	r3, [pc, #164]	@ (8009314 <USBD_SetConfig+0x150>)
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	4619      	mov	r1, r3
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f7ff f810 	bl	800829a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 f98c 	bl	8009598 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009280:	e042      	b.n	8009308 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009282:	4b24      	ldr	r3, [pc, #144]	@ (8009314 <USBD_SetConfig+0x150>)
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	461a      	mov	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	429a      	cmp	r2, r3
 800928e:	d02a      	beq.n	80092e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	b2db      	uxtb	r3, r3
 8009296:	4619      	mov	r1, r3
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f7fe fffe 	bl	800829a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800929e:	4b1d      	ldr	r3, [pc, #116]	@ (8009314 <USBD_SetConfig+0x150>)
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	461a      	mov	r2, r3
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80092a8:	4b1a      	ldr	r3, [pc, #104]	@ (8009314 <USBD_SetConfig+0x150>)
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	4619      	mov	r1, r3
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7fe ffd7 	bl	8008262 <USBD_SetClassConfig>
 80092b4:	4603      	mov	r3, r0
 80092b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00f      	beq.n	80092de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80092be:	6839      	ldr	r1, [r7, #0]
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f918 	bl	80094f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	4619      	mov	r1, r3
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f7fe ffe3 	bl	800829a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80092dc:	e014      	b.n	8009308 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f95a 	bl	8009598 <USBD_CtlSendStatus>
      break;
 80092e4:	e010      	b.n	8009308 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 f956 	bl	8009598 <USBD_CtlSendStatus>
      break;
 80092ec:	e00c      	b.n	8009308 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80092ee:	6839      	ldr	r1, [r7, #0]
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 f900 	bl	80094f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092f6:	4b07      	ldr	r3, [pc, #28]	@ (8009314 <USBD_SetConfig+0x150>)
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7fe ffcc 	bl	800829a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009302:	2303      	movs	r3, #3
 8009304:	73fb      	strb	r3, [r7, #15]
      break;
 8009306:	bf00      	nop
  }

  return ret;
 8009308:	7bfb      	ldrb	r3, [r7, #15]
}
 800930a:	4618      	mov	r0, r3
 800930c:	3710      	adds	r7, #16
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	20000370 	.word	0x20000370

08009318 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	88db      	ldrh	r3, [r3, #6]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d004      	beq.n	8009334 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800932a:	6839      	ldr	r1, [r7, #0]
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 f8e2 	bl	80094f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009332:	e023      	b.n	800937c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800933a:	b2db      	uxtb	r3, r3
 800933c:	2b02      	cmp	r3, #2
 800933e:	dc02      	bgt.n	8009346 <USBD_GetConfig+0x2e>
 8009340:	2b00      	cmp	r3, #0
 8009342:	dc03      	bgt.n	800934c <USBD_GetConfig+0x34>
 8009344:	e015      	b.n	8009372 <USBD_GetConfig+0x5a>
 8009346:	2b03      	cmp	r3, #3
 8009348:	d00b      	beq.n	8009362 <USBD_GetConfig+0x4a>
 800934a:	e012      	b.n	8009372 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	3308      	adds	r3, #8
 8009356:	2201      	movs	r2, #1
 8009358:	4619      	mov	r1, r3
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f8dc 	bl	8009518 <USBD_CtlSendData>
        break;
 8009360:	e00c      	b.n	800937c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	3304      	adds	r3, #4
 8009366:	2201      	movs	r2, #1
 8009368:	4619      	mov	r1, r3
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 f8d4 	bl	8009518 <USBD_CtlSendData>
        break;
 8009370:	e004      	b.n	800937c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009372:	6839      	ldr	r1, [r7, #0]
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f000 f8be 	bl	80094f6 <USBD_CtlError>
        break;
 800937a:	bf00      	nop
}
 800937c:	bf00      	nop
 800937e:	3708      	adds	r7, #8
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009394:	b2db      	uxtb	r3, r3
 8009396:	3b01      	subs	r3, #1
 8009398:	2b02      	cmp	r3, #2
 800939a:	d81e      	bhi.n	80093da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	88db      	ldrh	r3, [r3, #6]
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d004      	beq.n	80093ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80093a4:	6839      	ldr	r1, [r7, #0]
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 f8a5 	bl	80094f6 <USBD_CtlError>
        break;
 80093ac:	e01a      	b.n	80093e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d005      	beq.n	80093ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	f043 0202 	orr.w	r2, r3, #2
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	330c      	adds	r3, #12
 80093ce:	2202      	movs	r2, #2
 80093d0:	4619      	mov	r1, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 f8a0 	bl	8009518 <USBD_CtlSendData>
      break;
 80093d8:	e004      	b.n	80093e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80093da:	6839      	ldr	r1, [r7, #0]
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f88a 	bl	80094f6 <USBD_CtlError>
      break;
 80093e2:	bf00      	nop
  }
}
 80093e4:	bf00      	nop
 80093e6:	3708      	adds	r7, #8
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	885b      	ldrh	r3, [r3, #2]
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d107      	bne.n	800940e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2201      	movs	r2, #1
 8009402:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f8c6 	bl	8009598 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800940c:	e013      	b.n	8009436 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	885b      	ldrh	r3, [r3, #2]
 8009412:	2b02      	cmp	r3, #2
 8009414:	d10b      	bne.n	800942e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	889b      	ldrh	r3, [r3, #4]
 800941a:	0a1b      	lsrs	r3, r3, #8
 800941c:	b29b      	uxth	r3, r3
 800941e:	b2da      	uxtb	r2, r3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f8b6 	bl	8009598 <USBD_CtlSendStatus>
}
 800942c:	e003      	b.n	8009436 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800942e:	6839      	ldr	r1, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 f860 	bl	80094f6 <USBD_CtlError>
}
 8009436:	bf00      	nop
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	b082      	sub	sp, #8
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
 8009446:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800944e:	b2db      	uxtb	r3, r3
 8009450:	3b01      	subs	r3, #1
 8009452:	2b02      	cmp	r3, #2
 8009454:	d80b      	bhi.n	800946e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	885b      	ldrh	r3, [r3, #2]
 800945a:	2b01      	cmp	r3, #1
 800945c:	d10c      	bne.n	8009478 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f896 	bl	8009598 <USBD_CtlSendStatus>
      }
      break;
 800946c:	e004      	b.n	8009478 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 f840 	bl	80094f6 <USBD_CtlError>
      break;
 8009476:	e000      	b.n	800947a <USBD_ClrFeature+0x3c>
      break;
 8009478:	bf00      	nop
  }
}
 800947a:	bf00      	nop
 800947c:	3708      	adds	r7, #8
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009482:	b580      	push	{r7, lr}
 8009484:	b084      	sub	sp, #16
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
 800948a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	781a      	ldrb	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	3301      	adds	r3, #1
 800949c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	781a      	ldrb	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	3301      	adds	r3, #1
 80094aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f7ff fa3d 	bl	800892c <SWAPBYTE>
 80094b2:	4603      	mov	r3, r0
 80094b4:	461a      	mov	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3301      	adds	r3, #1
 80094be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	3301      	adds	r3, #1
 80094c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f7ff fa30 	bl	800892c <SWAPBYTE>
 80094cc:	4603      	mov	r3, r0
 80094ce:	461a      	mov	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	3301      	adds	r3, #1
 80094d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3301      	adds	r3, #1
 80094de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80094e0:	68f8      	ldr	r0, [r7, #12]
 80094e2:	f7ff fa23 	bl	800892c <SWAPBYTE>
 80094e6:	4603      	mov	r3, r0
 80094e8:	461a      	mov	r2, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	80da      	strh	r2, [r3, #6]
}
 80094ee:	bf00      	nop
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b082      	sub	sp, #8
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
 80094fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009500:	2180      	movs	r1, #128	@ 0x80
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 f986 	bl	8009814 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009508:	2100      	movs	r1, #0
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 f982 	bl	8009814 <USBD_LL_StallEP>
}
 8009510:	bf00      	nop
 8009512:	3708      	adds	r7, #8
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2202      	movs	r2, #2
 8009528:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	68ba      	ldr	r2, [r7, #8]
 8009542:	2100      	movs	r1, #0
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f000 f9ee 	bl	8009926 <USBD_LL_Transmit>

  return USBD_OK;
 800954a:	2300      	movs	r3, #0
}
 800954c:	4618      	mov	r0, r3
 800954e:	3710      	adds	r7, #16
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	68ba      	ldr	r2, [r7, #8]
 8009564:	2100      	movs	r1, #0
 8009566:	68f8      	ldr	r0, [r7, #12]
 8009568:	f000 f9dd 	bl	8009926 <USBD_LL_Transmit>

  return USBD_OK;
 800956c:	2300      	movs	r3, #0
}
 800956e:	4618      	mov	r0, r3
 8009570:	3710      	adds	r7, #16
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}

08009576 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009576:	b580      	push	{r7, lr}
 8009578:	b084      	sub	sp, #16
 800957a:	af00      	add	r7, sp, #0
 800957c:	60f8      	str	r0, [r7, #12]
 800957e:	60b9      	str	r1, [r7, #8]
 8009580:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	2100      	movs	r1, #0
 8009588:	68f8      	ldr	r0, [r7, #12]
 800958a:	f000 f9ed 	bl	8009968 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800958e:	2300      	movs	r3, #0
}
 8009590:	4618      	mov	r0, r3
 8009592:	3710      	adds	r7, #16
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2204      	movs	r2, #4
 80095a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80095a8:	2300      	movs	r3, #0
 80095aa:	2200      	movs	r2, #0
 80095ac:	2100      	movs	r1, #0
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f000 f9b9 	bl	8009926 <USBD_LL_Transmit>

  return USBD_OK;
 80095b4:	2300      	movs	r3, #0
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3708      	adds	r7, #8
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}

080095be <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80095be:	b580      	push	{r7, lr}
 80095c0:	b082      	sub	sp, #8
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2205      	movs	r2, #5
 80095ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80095ce:	2300      	movs	r3, #0
 80095d0:	2200      	movs	r2, #0
 80095d2:	2100      	movs	r1, #0
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 f9c7 	bl	8009968 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095da:	2300      	movs	r3, #0
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3708      	adds	r7, #8
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b082      	sub	sp, #8
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80095f8:	4619      	mov	r1, r3
 80095fa:	4610      	mov	r0, r2
 80095fc:	f7fe fe67 	bl	80082ce <USBD_LL_SetupStage>
}
 8009600:	bf00      	nop
 8009602:	3708      	adds	r7, #8
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	460b      	mov	r3, r1
 8009612:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800961a:	78fa      	ldrb	r2, [r7, #3]
 800961c:	6879      	ldr	r1, [r7, #4]
 800961e:	4613      	mov	r3, r2
 8009620:	00db      	lsls	r3, r3, #3
 8009622:	4413      	add	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	440b      	add	r3, r1
 8009628:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	78fb      	ldrb	r3, [r7, #3]
 8009630:	4619      	mov	r1, r3
 8009632:	f7fe fea1 	bl	8008378 <USBD_LL_DataOutStage>
}
 8009636:	bf00      	nop
 8009638:	3708      	adds	r7, #8
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}

0800963e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800963e:	b580      	push	{r7, lr}
 8009640:	b082      	sub	sp, #8
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
 8009646:	460b      	mov	r3, r1
 8009648:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009650:	78fa      	ldrb	r2, [r7, #3]
 8009652:	6879      	ldr	r1, [r7, #4]
 8009654:	4613      	mov	r3, r2
 8009656:	00db      	lsls	r3, r3, #3
 8009658:	4413      	add	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	440b      	add	r3, r1
 800965e:	3320      	adds	r3, #32
 8009660:	681a      	ldr	r2, [r3, #0]
 8009662:	78fb      	ldrb	r3, [r7, #3]
 8009664:	4619      	mov	r1, r3
 8009666:	f7fe ff43 	bl	80084f0 <USBD_LL_DataInStage>
}
 800966a:	bf00      	nop
 800966c:	3708      	adds	r7, #8
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}

08009672 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009672:	b580      	push	{r7, lr}
 8009674:	b082      	sub	sp, #8
 8009676:	af00      	add	r7, sp, #0
 8009678:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009680:	4618      	mov	r0, r3
 8009682:	f7ff f887 	bl	8008794 <USBD_LL_SOF>
}
 8009686:	bf00      	nop
 8009688:	3708      	adds	r7, #8
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}

0800968e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800968e:	b580      	push	{r7, lr}
 8009690:	b084      	sub	sp, #16
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009696:	2301      	movs	r3, #1
 8009698:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	79db      	ldrb	r3, [r3, #7]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d102      	bne.n	80096a8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80096a2:	2300      	movs	r3, #0
 80096a4:	73fb      	strb	r3, [r7, #15]
 80096a6:	e008      	b.n	80096ba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	79db      	ldrb	r3, [r3, #7]
 80096ac:	2b02      	cmp	r3, #2
 80096ae:	d102      	bne.n	80096b6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80096b0:	2301      	movs	r3, #1
 80096b2:	73fb      	strb	r3, [r7, #15]
 80096b4:	e001      	b.n	80096ba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80096b6:	f7f7 fd9f 	bl	80011f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096c0:	7bfa      	ldrb	r2, [r7, #15]
 80096c2:	4611      	mov	r1, r2
 80096c4:	4618      	mov	r0, r3
 80096c6:	f7ff f821 	bl	800870c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7fe ffc8 	bl	8008666 <USBD_LL_Reset>
}
 80096d6:	bf00      	nop
 80096d8:	3710      	adds	r7, #16
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}
	...

080096e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096ee:	4618      	mov	r0, r3
 80096f0:	f7ff f81c 	bl	800872c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	6812      	ldr	r2, [r2, #0]
 8009702:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009706:	f043 0301 	orr.w	r3, r3, #1
 800970a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	7adb      	ldrb	r3, [r3, #11]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d005      	beq.n	8009720 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009714:	4b04      	ldr	r3, [pc, #16]	@ (8009728 <HAL_PCD_SuspendCallback+0x48>)
 8009716:	691b      	ldr	r3, [r3, #16]
 8009718:	4a03      	ldr	r2, [pc, #12]	@ (8009728 <HAL_PCD_SuspendCallback+0x48>)
 800971a:	f043 0306 	orr.w	r3, r3, #6
 800971e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009720:	bf00      	nop
 8009722:	3708      	adds	r7, #8
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}
 8009728:	e000ed00 	.word	0xe000ed00

0800972c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b082      	sub	sp, #8
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800973a:	4618      	mov	r0, r3
 800973c:	f7ff f812 	bl	8008764 <USBD_LL_Resume>
}
 8009740:	bf00      	nop
 8009742:	3708      	adds	r7, #8
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b082      	sub	sp, #8
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	460b      	mov	r3, r1
 8009752:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800975a:	78fa      	ldrb	r2, [r7, #3]
 800975c:	4611      	mov	r1, r2
 800975e:	4618      	mov	r0, r3
 8009760:	f7ff f86a 	bl	8008838 <USBD_LL_IsoOUTIncomplete>
}
 8009764:	bf00      	nop
 8009766:	3708      	adds	r7, #8
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	460b      	mov	r3, r1
 8009776:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800977e:	78fa      	ldrb	r2, [r7, #3]
 8009780:	4611      	mov	r1, r2
 8009782:	4618      	mov	r0, r3
 8009784:	f7ff f826 	bl	80087d4 <USBD_LL_IsoINIncomplete>
}
 8009788:	bf00      	nop
 800978a:	3708      	adds	r7, #8
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b082      	sub	sp, #8
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800979e:	4618      	mov	r0, r3
 80097a0:	f7ff f87c 	bl	800889c <USBD_LL_DevConnected>
}
 80097a4:	bf00      	nop
 80097a6:	3708      	adds	r7, #8
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b082      	sub	sp, #8
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7ff f879 	bl	80088b2 <USBD_LL_DevDisconnected>
}
 80097c0:	bf00      	nop
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	4608      	mov	r0, r1
 80097d2:	4611      	mov	r1, r2
 80097d4:	461a      	mov	r2, r3
 80097d6:	4603      	mov	r3, r0
 80097d8:	70fb      	strb	r3, [r7, #3]
 80097da:	460b      	mov	r3, r1
 80097dc:	70bb      	strb	r3, [r7, #2]
 80097de:	4613      	mov	r3, r2
 80097e0:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097e2:	2300      	movs	r3, #0
 80097e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80097f0:	78bb      	ldrb	r3, [r7, #2]
 80097f2:	883a      	ldrh	r2, [r7, #0]
 80097f4:	78f9      	ldrb	r1, [r7, #3]
 80097f6:	f7fb f80c 	bl	8004812 <HAL_PCD_EP_Open>
 80097fa:	4603      	mov	r3, r0
 80097fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097fe:	7bfb      	ldrb	r3, [r7, #15]
 8009800:	4618      	mov	r0, r3
 8009802:	f000 f8d3 	bl	80099ac <USBD_Get_USB_Status>
 8009806:	4603      	mov	r3, r0
 8009808:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800980a:	7bbb      	ldrb	r3, [r7, #14]
}
 800980c:	4618      	mov	r0, r3
 800980e:	3710      	adds	r7, #16
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}

08009814 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	460b      	mov	r3, r1
 800981e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009820:	2300      	movs	r3, #0
 8009822:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009824:	2300      	movs	r3, #0
 8009826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800982e:	78fa      	ldrb	r2, [r7, #3]
 8009830:	4611      	mov	r1, r2
 8009832:	4618      	mov	r0, r3
 8009834:	f7fb f8cc 	bl	80049d0 <HAL_PCD_EP_SetStall>
 8009838:	4603      	mov	r3, r0
 800983a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	4618      	mov	r0, r3
 8009840:	f000 f8b4 	bl	80099ac <USBD_Get_USB_Status>
 8009844:	4603      	mov	r3, r0
 8009846:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009848:	7bbb      	ldrb	r3, [r7, #14]
}
 800984a:	4618      	mov	r0, r3
 800984c:	3710      	adds	r7, #16
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}

08009852 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009852:	b580      	push	{r7, lr}
 8009854:	b084      	sub	sp, #16
 8009856:	af00      	add	r7, sp, #0
 8009858:	6078      	str	r0, [r7, #4]
 800985a:	460b      	mov	r3, r1
 800985c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009862:	2300      	movs	r3, #0
 8009864:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800986c:	78fa      	ldrb	r2, [r7, #3]
 800986e:	4611      	mov	r1, r2
 8009870:	4618      	mov	r0, r3
 8009872:	f7fb f910 	bl	8004a96 <HAL_PCD_EP_ClrStall>
 8009876:	4603      	mov	r3, r0
 8009878:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800987a:	7bfb      	ldrb	r3, [r7, #15]
 800987c:	4618      	mov	r0, r3
 800987e:	f000 f895 	bl	80099ac <USBD_Get_USB_Status>
 8009882:	4603      	mov	r3, r0
 8009884:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009886:	7bbb      	ldrb	r3, [r7, #14]
}
 8009888:	4618      	mov	r0, r3
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009890:	b480      	push	{r7}
 8009892:	b085      	sub	sp, #20
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	460b      	mov	r3, r1
 800989a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098a2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80098a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	da0b      	bge.n	80098c4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80098ac:	78fb      	ldrb	r3, [r7, #3]
 80098ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80098b2:	68f9      	ldr	r1, [r7, #12]
 80098b4:	4613      	mov	r3, r2
 80098b6:	00db      	lsls	r3, r3, #3
 80098b8:	4413      	add	r3, r2
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	440b      	add	r3, r1
 80098be:	3316      	adds	r3, #22
 80098c0:	781b      	ldrb	r3, [r3, #0]
 80098c2:	e00b      	b.n	80098dc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80098c4:	78fb      	ldrb	r3, [r7, #3]
 80098c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80098ca:	68f9      	ldr	r1, [r7, #12]
 80098cc:	4613      	mov	r3, r2
 80098ce:	00db      	lsls	r3, r3, #3
 80098d0:	4413      	add	r3, r2
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	440b      	add	r3, r1
 80098d6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80098da:	781b      	ldrb	r3, [r3, #0]
  }
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3714      	adds	r7, #20
 80098e0:	46bd      	mov	sp, r7
 80098e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e6:	4770      	bx	lr

080098e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b084      	sub	sp, #16
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	460b      	mov	r3, r1
 80098f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098f4:	2300      	movs	r3, #0
 80098f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098f8:	2300      	movs	r3, #0
 80098fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009902:	78fa      	ldrb	r2, [r7, #3]
 8009904:	4611      	mov	r1, r2
 8009906:	4618      	mov	r0, r3
 8009908:	f7fa ff5f 	bl	80047ca <HAL_PCD_SetAddress>
 800990c:	4603      	mov	r3, r0
 800990e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009910:	7bfb      	ldrb	r3, [r7, #15]
 8009912:	4618      	mov	r0, r3
 8009914:	f000 f84a 	bl	80099ac <USBD_Get_USB_Status>
 8009918:	4603      	mov	r3, r0
 800991a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800991c:	7bbb      	ldrb	r3, [r7, #14]
}
 800991e:	4618      	mov	r0, r3
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009926:	b580      	push	{r7, lr}
 8009928:	b086      	sub	sp, #24
 800992a:	af00      	add	r7, sp, #0
 800992c:	60f8      	str	r0, [r7, #12]
 800992e:	607a      	str	r2, [r7, #4]
 8009930:	603b      	str	r3, [r7, #0]
 8009932:	460b      	mov	r3, r1
 8009934:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009936:	2300      	movs	r3, #0
 8009938:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800993a:	2300      	movs	r3, #0
 800993c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009944:	7af9      	ldrb	r1, [r7, #11]
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	687a      	ldr	r2, [r7, #4]
 800994a:	f7fb f807 	bl	800495c <HAL_PCD_EP_Transmit>
 800994e:	4603      	mov	r3, r0
 8009950:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009952:	7dfb      	ldrb	r3, [r7, #23]
 8009954:	4618      	mov	r0, r3
 8009956:	f000 f829 	bl	80099ac <USBD_Get_USB_Status>
 800995a:	4603      	mov	r3, r0
 800995c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800995e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3718      	adds	r7, #24
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b086      	sub	sp, #24
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	607a      	str	r2, [r7, #4]
 8009972:	603b      	str	r3, [r7, #0]
 8009974:	460b      	mov	r3, r1
 8009976:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009978:	2300      	movs	r3, #0
 800997a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800997c:	2300      	movs	r3, #0
 800997e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009986:	7af9      	ldrb	r1, [r7, #11]
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	f7fa ffab 	bl	80048e6 <HAL_PCD_EP_Receive>
 8009990:	4603      	mov	r3, r0
 8009992:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009994:	7dfb      	ldrb	r3, [r7, #23]
 8009996:	4618      	mov	r0, r3
 8009998:	f000 f808 	bl	80099ac <USBD_Get_USB_Status>
 800999c:	4603      	mov	r3, r0
 800999e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80099a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80099a2:	4618      	mov	r0, r3
 80099a4:	3718      	adds	r7, #24
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}
	...

080099ac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b085      	sub	sp, #20
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	4603      	mov	r3, r0
 80099b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099b6:	2300      	movs	r3, #0
 80099b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80099ba:	79fb      	ldrb	r3, [r7, #7]
 80099bc:	2b03      	cmp	r3, #3
 80099be:	d817      	bhi.n	80099f0 <USBD_Get_USB_Status+0x44>
 80099c0:	a201      	add	r2, pc, #4	@ (adr r2, 80099c8 <USBD_Get_USB_Status+0x1c>)
 80099c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c6:	bf00      	nop
 80099c8:	080099d9 	.word	0x080099d9
 80099cc:	080099df 	.word	0x080099df
 80099d0:	080099e5 	.word	0x080099e5
 80099d4:	080099eb 	.word	0x080099eb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80099d8:	2300      	movs	r3, #0
 80099da:	73fb      	strb	r3, [r7, #15]
    break;
 80099dc:	e00b      	b.n	80099f6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80099de:	2303      	movs	r3, #3
 80099e0:	73fb      	strb	r3, [r7, #15]
    break;
 80099e2:	e008      	b.n	80099f6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80099e4:	2301      	movs	r3, #1
 80099e6:	73fb      	strb	r3, [r7, #15]
    break;
 80099e8:	e005      	b.n	80099f6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80099ea:	2303      	movs	r3, #3
 80099ec:	73fb      	strb	r3, [r7, #15]
    break;
 80099ee:	e002      	b.n	80099f6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80099f0:	2303      	movs	r3, #3
 80099f2:	73fb      	strb	r3, [r7, #15]
    break;
 80099f4:	bf00      	nop
  }
  return usb_status;
 80099f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <memcmp>:
 8009a04:	b510      	push	{r4, lr}
 8009a06:	3901      	subs	r1, #1
 8009a08:	4402      	add	r2, r0
 8009a0a:	4290      	cmp	r0, r2
 8009a0c:	d101      	bne.n	8009a12 <memcmp+0xe>
 8009a0e:	2000      	movs	r0, #0
 8009a10:	e005      	b.n	8009a1e <memcmp+0x1a>
 8009a12:	7803      	ldrb	r3, [r0, #0]
 8009a14:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009a18:	42a3      	cmp	r3, r4
 8009a1a:	d001      	beq.n	8009a20 <memcmp+0x1c>
 8009a1c:	1b18      	subs	r0, r3, r4
 8009a1e:	bd10      	pop	{r4, pc}
 8009a20:	3001      	adds	r0, #1
 8009a22:	e7f2      	b.n	8009a0a <memcmp+0x6>

08009a24 <memset>:
 8009a24:	4402      	add	r2, r0
 8009a26:	4603      	mov	r3, r0
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d100      	bne.n	8009a2e <memset+0xa>
 8009a2c:	4770      	bx	lr
 8009a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8009a32:	e7f9      	b.n	8009a28 <memset+0x4>

08009a34 <__errno>:
 8009a34:	4b01      	ldr	r3, [pc, #4]	@ (8009a3c <__errno+0x8>)
 8009a36:	6818      	ldr	r0, [r3, #0]
 8009a38:	4770      	bx	lr
 8009a3a:	bf00      	nop
 8009a3c:	20000064 	.word	0x20000064

08009a40 <__libc_init_array>:
 8009a40:	b570      	push	{r4, r5, r6, lr}
 8009a42:	4d0d      	ldr	r5, [pc, #52]	@ (8009a78 <__libc_init_array+0x38>)
 8009a44:	4c0d      	ldr	r4, [pc, #52]	@ (8009a7c <__libc_init_array+0x3c>)
 8009a46:	1b64      	subs	r4, r4, r5
 8009a48:	10a4      	asrs	r4, r4, #2
 8009a4a:	2600      	movs	r6, #0
 8009a4c:	42a6      	cmp	r6, r4
 8009a4e:	d109      	bne.n	8009a64 <__libc_init_array+0x24>
 8009a50:	4d0b      	ldr	r5, [pc, #44]	@ (8009a80 <__libc_init_array+0x40>)
 8009a52:	4c0c      	ldr	r4, [pc, #48]	@ (8009a84 <__libc_init_array+0x44>)
 8009a54:	f000 f996 	bl	8009d84 <_init>
 8009a58:	1b64      	subs	r4, r4, r5
 8009a5a:	10a4      	asrs	r4, r4, #2
 8009a5c:	2600      	movs	r6, #0
 8009a5e:	42a6      	cmp	r6, r4
 8009a60:	d105      	bne.n	8009a6e <__libc_init_array+0x2e>
 8009a62:	bd70      	pop	{r4, r5, r6, pc}
 8009a64:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a68:	4798      	blx	r3
 8009a6a:	3601      	adds	r6, #1
 8009a6c:	e7ee      	b.n	8009a4c <__libc_init_array+0xc>
 8009a6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a72:	4798      	blx	r3
 8009a74:	3601      	adds	r6, #1
 8009a76:	e7f2      	b.n	8009a5e <__libc_init_array+0x1e>
 8009a78:	08009e70 	.word	0x08009e70
 8009a7c:	08009e70 	.word	0x08009e70
 8009a80:	08009e70 	.word	0x08009e70
 8009a84:	08009e74 	.word	0x08009e74

08009a88 <log10f>:
 8009a88:	b508      	push	{r3, lr}
 8009a8a:	ed2d 8b02 	vpush	{d8}
 8009a8e:	eeb0 8a40 	vmov.f32	s16, s0
 8009a92:	f000 f82d 	bl	8009af0 <__ieee754_log10f>
 8009a96:	eeb4 8a48 	vcmp.f32	s16, s16
 8009a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a9e:	d60f      	bvs.n	8009ac0 <log10f+0x38>
 8009aa0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aa8:	d80a      	bhi.n	8009ac0 <log10f+0x38>
 8009aaa:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ab2:	d108      	bne.n	8009ac6 <log10f+0x3e>
 8009ab4:	f7ff ffbe 	bl	8009a34 <__errno>
 8009ab8:	2322      	movs	r3, #34	@ 0x22
 8009aba:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009adc <log10f+0x54>
 8009abe:	6003      	str	r3, [r0, #0]
 8009ac0:	ecbd 8b02 	vpop	{d8}
 8009ac4:	bd08      	pop	{r3, pc}
 8009ac6:	f7ff ffb5 	bl	8009a34 <__errno>
 8009aca:	ecbd 8b02 	vpop	{d8}
 8009ace:	2321      	movs	r3, #33	@ 0x21
 8009ad0:	6003      	str	r3, [r0, #0]
 8009ad2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009ad6:	4802      	ldr	r0, [pc, #8]	@ (8009ae0 <log10f+0x58>)
 8009ad8:	f000 b804 	b.w	8009ae4 <nanf>
 8009adc:	ff800000 	.word	0xff800000
 8009ae0:	08009e66 	.word	0x08009e66

08009ae4 <nanf>:
 8009ae4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009aec <nanf+0x8>
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	7fc00000 	.word	0x7fc00000

08009af0 <__ieee754_log10f>:
 8009af0:	b508      	push	{r3, lr}
 8009af2:	ee10 3a10 	vmov	r3, s0
 8009af6:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009afa:	ed2d 8b02 	vpush	{d8}
 8009afe:	d108      	bne.n	8009b12 <__ieee754_log10f+0x22>
 8009b00:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8009b88 <__ieee754_log10f+0x98>
 8009b04:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8009b8c <__ieee754_log10f+0x9c>
 8009b08:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009b0c:	ecbd 8b02 	vpop	{d8}
 8009b10:	bd08      	pop	{r3, pc}
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	461a      	mov	r2, r3
 8009b16:	da02      	bge.n	8009b1e <__ieee754_log10f+0x2e>
 8009b18:	ee30 7a40 	vsub.f32	s14, s0, s0
 8009b1c:	e7f2      	b.n	8009b04 <__ieee754_log10f+0x14>
 8009b1e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009b22:	db02      	blt.n	8009b2a <__ieee754_log10f+0x3a>
 8009b24:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009b28:	e7f0      	b.n	8009b0c <__ieee754_log10f+0x1c>
 8009b2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009b2e:	bfbf      	itttt	lt
 8009b30:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8009b90 <__ieee754_log10f+0xa0>
 8009b34:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8009b38:	f06f 0118 	mvnlt.w	r1, #24
 8009b3c:	ee17 2a90 	vmovlt	r2, s15
 8009b40:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8009b44:	bfa8      	it	ge
 8009b46:	2100      	movge	r1, #0
 8009b48:	3b7f      	subs	r3, #127	@ 0x7f
 8009b4a:	440b      	add	r3, r1
 8009b4c:	0fd9      	lsrs	r1, r3, #31
 8009b4e:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8009b52:	ee07 3a90 	vmov	s15, r3
 8009b56:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8009b5a:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 8009b5e:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8009b62:	ee00 3a10 	vmov	s0, r3
 8009b66:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8009b6a:	f000 f819 	bl	8009ba0 <__ieee754_logf>
 8009b6e:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8009b94 <__ieee754_log10f+0xa4>
 8009b72:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009b76:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009b98 <__ieee754_log10f+0xa8>
 8009b7a:	eea8 0a27 	vfma.f32	s0, s16, s15
 8009b7e:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8009b9c <__ieee754_log10f+0xac>
 8009b82:	eea8 0a27 	vfma.f32	s0, s16, s15
 8009b86:	e7c1      	b.n	8009b0c <__ieee754_log10f+0x1c>
 8009b88:	cc000000 	.word	0xcc000000
 8009b8c:	00000000 	.word	0x00000000
 8009b90:	4c000000 	.word	0x4c000000
 8009b94:	3ede5bd9 	.word	0x3ede5bd9
 8009b98:	355427db 	.word	0x355427db
 8009b9c:	3e9a2080 	.word	0x3e9a2080

08009ba0 <__ieee754_logf>:
 8009ba0:	ee10 3a10 	vmov	r3, s0
 8009ba4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009ba8:	d106      	bne.n	8009bb8 <__ieee754_logf+0x18>
 8009baa:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8009d44 <__ieee754_logf+0x1a4>
 8009bae:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8009d48 <__ieee754_logf+0x1a8>
 8009bb2:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009bb6:	4770      	bx	lr
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	461a      	mov	r2, r3
 8009bbc:	da02      	bge.n	8009bc4 <__ieee754_logf+0x24>
 8009bbe:	ee30 7a40 	vsub.f32	s14, s0, s0
 8009bc2:	e7f4      	b.n	8009bae <__ieee754_logf+0xe>
 8009bc4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009bc8:	db02      	blt.n	8009bd0 <__ieee754_logf+0x30>
 8009bca:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009bce:	4770      	bx	lr
 8009bd0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009bd4:	bfb8      	it	lt
 8009bd6:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8009d4c <__ieee754_logf+0x1ac>
 8009bda:	485d      	ldr	r0, [pc, #372]	@ (8009d50 <__ieee754_logf+0x1b0>)
 8009bdc:	bfbe      	ittt	lt
 8009bde:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8009be2:	f06f 0118 	mvnlt.w	r1, #24
 8009be6:	ee17 2a90 	vmovlt	r2, s15
 8009bea:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8009bee:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8009bf2:	4410      	add	r0, r2
 8009bf4:	bfa8      	it	ge
 8009bf6:	2100      	movge	r1, #0
 8009bf8:	3b7f      	subs	r3, #127	@ 0x7f
 8009bfa:	440b      	add	r3, r1
 8009bfc:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8009c00:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8009c04:	4311      	orrs	r1, r2
 8009c06:	ee00 1a10 	vmov	s0, r1
 8009c0a:	4952      	ldr	r1, [pc, #328]	@ (8009d54 <__ieee754_logf+0x1b4>)
 8009c0c:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8009c10:	f102 000f 	add.w	r0, r2, #15
 8009c14:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009c18:	4001      	ands	r1, r0
 8009c1a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009c1e:	bb89      	cbnz	r1, 8009c84 <__ieee754_logf+0xe4>
 8009c20:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c28:	d10f      	bne.n	8009c4a <__ieee754_logf+0xaa>
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f000 8087 	beq.w	8009d3e <__ieee754_logf+0x19e>
 8009c30:	ee07 3a90 	vmov	s15, r3
 8009c34:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8009d58 <__ieee754_logf+0x1b8>
 8009c38:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8009d5c <__ieee754_logf+0x1bc>
 8009c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c40:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009c44:	eea7 0a87 	vfma.f32	s0, s15, s14
 8009c48:	4770      	bx	lr
 8009c4a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8009d60 <__ieee754_logf+0x1c0>
 8009c4e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009c52:	eee0 7a66 	vfms.f32	s15, s0, s13
 8009c56:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009c5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009c5e:	b913      	cbnz	r3, 8009c66 <__ieee754_logf+0xc6>
 8009c60:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009c64:	4770      	bx	lr
 8009c66:	ee07 3a90 	vmov	s15, r3
 8009c6a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009d58 <__ieee754_logf+0x1b8>
 8009c6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c72:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009c76:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009c7a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009d5c <__ieee754_logf+0x1bc>
 8009c7e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8009c82:	4770      	bx	lr
 8009c84:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009c88:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009c8c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009d64 <__ieee754_logf+0x1c4>
 8009c90:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8009d68 <__ieee754_logf+0x1c8>
 8009c94:	4935      	ldr	r1, [pc, #212]	@ (8009d6c <__ieee754_logf+0x1cc>)
 8009c96:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8009c9a:	4411      	add	r1, r2
 8009c9c:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8009ca0:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	2a00      	cmp	r2, #0
 8009ca8:	ee07 3a90 	vmov	s15, r3
 8009cac:	ee26 5a06 	vmul.f32	s10, s12, s12
 8009cb0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009cb4:	ee25 7a05 	vmul.f32	s14, s10, s10
 8009cb8:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8009d70 <__ieee754_logf+0x1d0>
 8009cbc:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009cc0:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8009d74 <__ieee754_logf+0x1d4>
 8009cc4:	eee7 5a87 	vfma.f32	s11, s15, s14
 8009cc8:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8009d78 <__ieee754_logf+0x1d8>
 8009ccc:	eee7 7a24 	vfma.f32	s15, s14, s9
 8009cd0:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8009d7c <__ieee754_logf+0x1dc>
 8009cd4:	eee7 4a87 	vfma.f32	s9, s15, s14
 8009cd8:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8009d80 <__ieee754_logf+0x1e0>
 8009cdc:	eee4 7a87 	vfma.f32	s15, s9, s14
 8009ce0:	ee67 7a85 	vmul.f32	s15, s15, s10
 8009ce4:	eee5 7a87 	vfma.f32	s15, s11, s14
 8009ce8:	dd1a      	ble.n	8009d20 <__ieee754_logf+0x180>
 8009cea:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009cee:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009cf2:	ee27 7a00 	vmul.f32	s14, s14, s0
 8009cf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009cfa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009cfe:	b913      	cbnz	r3, 8009d06 <__ieee754_logf+0x166>
 8009d00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d04:	e7ac      	b.n	8009c60 <__ieee754_logf+0xc0>
 8009d06:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8009d58 <__ieee754_logf+0x1b8>
 8009d0a:	eee6 7a86 	vfma.f32	s15, s13, s12
 8009d0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d12:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009d16:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8009d5c <__ieee754_logf+0x1bc>
 8009d1a:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8009d1e:	4770      	bx	lr
 8009d20:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009d24:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009d28:	b913      	cbnz	r3, 8009d30 <__ieee754_logf+0x190>
 8009d2a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009d2e:	4770      	bx	lr
 8009d30:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8009d58 <__ieee754_logf+0x1b8>
 8009d34:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8009d38:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009d3c:	e7eb      	b.n	8009d16 <__ieee754_logf+0x176>
 8009d3e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8009d48 <__ieee754_logf+0x1a8>
 8009d42:	4770      	bx	lr
 8009d44:	cc000000 	.word	0xcc000000
 8009d48:	00000000 	.word	0x00000000
 8009d4c:	4c000000 	.word	0x4c000000
 8009d50:	004afb20 	.word	0x004afb20
 8009d54:	007ffff0 	.word	0x007ffff0
 8009d58:	3717f7d1 	.word	0x3717f7d1
 8009d5c:	3f317180 	.word	0x3f317180
 8009d60:	3eaaaaab 	.word	0x3eaaaaab
 8009d64:	3e1cd04f 	.word	0x3e1cd04f
 8009d68:	3e178897 	.word	0x3e178897
 8009d6c:	ffcf5c30 	.word	0xffcf5c30
 8009d70:	3e638e29 	.word	0x3e638e29
 8009d74:	3ecccccd 	.word	0x3ecccccd
 8009d78:	3e3a3325 	.word	0x3e3a3325
 8009d7c:	3e924925 	.word	0x3e924925
 8009d80:	3f2aaaab 	.word	0x3f2aaaab

08009d84 <_init>:
 8009d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d86:	bf00      	nop
 8009d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d8a:	bc08      	pop	{r3}
 8009d8c:	469e      	mov	lr, r3
 8009d8e:	4770      	bx	lr

08009d90 <_fini>:
 8009d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d92:	bf00      	nop
 8009d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d96:	bc08      	pop	{r3}
 8009d98:	469e      	mov	lr, r3
 8009d9a:	4770      	bx	lr
