// Seed: 158547193
module module_0 #(
    parameter id_1 = 32'd79,
    parameter id_3 = 32'd88
);
  wire _id_1, id_2, _id_3, id_4;
  logic [7:0][-  id_3 : 1  !==  id_1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
);
  wor id_1, id_2, _id_3, id_4;
  logic id_5;
  ;
  assign id_5 = id_1;
  assign id_2 = id_3;
  logic id_6[-1 : 1  &  id_3];
  module_0 modCall_1 ();
  assign id_1 = 1;
  parameter id_7 = 1;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_2 #(
    parameter id_28 = 32'd90,
    parameter id_37 = 32'd51,
    parameter id_8  = 32'd35,
    parameter id_9  = 32'd60
) (
    id_1,
    id_2,
    id_3[id_8 : 1],
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21[id_28 : id_9],
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    _id_37[1 : id_37]
);
  inout logic [7:0] _id_37;
  inout wire id_36;
  input wire id_35;
  output tri1 id_34;
  inout wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire _id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  inout reg id_24;
  input wire id_23;
  input wire id_22;
  input logic [7:0] id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire _id_9;
  input wire _id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_34 = -1'd0;
  wire id_38;
  ;
  always id_24 = -1;
  wire [1 : 1] id_39, id_40;
  module_0 modCall_1 ();
endmodule
