   1              		.file	"rffe_dpl10_triband.c"
   9              	.Ltext0:
  10              		.cfi_sections	.debug_frame
  11              		.section	.text.rffe_mode,"ax",%progbits
  12              		.align	2
  13              		.global	rffe_mode
  15              	rffe_mode:
  16              	.LFB3:
  17              		.file 1 "board/pirelli_dpl10/rffe_dpl10_triband.c"
   1:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <stdint.h>
   2:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <stdio.h>
   3:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
   4:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <debug.h>
   5:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <memory.h>
   6:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <rffe.h>
   7:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <calypso/tsp.h>
   8:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <rf/trf6151.h>
   9:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  10:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* This is a value that has been measured on the C123 by Harald: 71dBm,
  11:board/pirelli_dpl10/rffe_dpl10_triband.c ****    it is the difference between the input level at the antenna and what
  12:board/pirelli_dpl10/rffe_dpl10_triband.c ****    the DSP reports, subtracted by the total gain of the TRF6151 */
  13:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define SYSTEM_INHERENT_GAIN	71
  14:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  15:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* describe how the RF frontend is wired on the Pirelli DP-L10 */
  16:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  17:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		RITA_RESET	TSPACT(5)	/* Reset of the Rita TRF6151 */
  18:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		PA_ENABLE	TSPACT(0)	/* Enable the Power Amplifier */
  19:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		GSM_TXEN	TSPACT(3)	/* PA GSM switch, low-active,
  20:board/pirelli_dpl10/rffe_dpl10_triband.c **** 						 * 1 for DCS1800/PCS1900 TX */
  21:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  22:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* All VCn controls are high-active */
  23:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		ASM_VC1		TSPACT(4)	/* VC1 PCS1900 RX */
  24:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		ASM_VC2		TSPACT(10)	/* VC2 DCS1800/PCS1900 TX */
  25:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		ASM_VC3		TSPACT(11)	/* VC3 GSM900 TX */
  26:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  27:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		IOTA_STROBE	TSPEN(0)	/* Strobe for the Iota TSP */
  28:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		RITA_STROBE	TSPEN(1)	/* Strobe for the Rita TSP */
  29:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  30:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* switch RF Frontend Mode */
  31:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_mode(enum gsm_band band, int tx)
  32:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
  18              		.loc 1 32 0
  19              		.cfi_startproc
  20              		@ args = 0, pretend = 0, frame = 0
  21              		@ frame_needed = 0, uses_anonymous_args = 0
  22              	.LVL0:
  23 0000 10402DE9 		stmfd	sp!, {r4, lr}
  24              	.LCFI0:
  25              		.cfi_def_cfa_offset 8
  26              		.loc 1 32 0
  27 0004 0040A0E1 		mov	r4, r0
  28              		.cfi_offset 14, -4
  29              		.cfi_offset 4, -8
  33:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	uint16_t tspact = tsp_act_state();
  30              		.loc 1 33 0
  31 0008 FEFFFFEB 		bl	tsp_act_state
  32              	.LVL1:
  34:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  35:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* First we mask off all bits from the state cache */
  36:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tspact &= ~(PA_ENABLE| GSM_TXEN);
  37:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tspact &= ~(ASM_VC1 | ASM_VC2 | ASM_VC3);
  33              		.loc 1 37 0
  34 000c 14309FE5 		ldr	r3, .L4
  38:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  39:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	switch (band) {
  35              		.loc 1 39 0
  36 0010 080054E3 		cmp	r4, #8
  37:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tspact &= ~(ASM_VC1 | ASM_VC2 | ASM_VC3);
  37              		.loc 1 37 0
  38 0014 033000E0 		and	r3, r0, r3
  39              	.LVL2:
  40:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_850:
  41:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_900:
  42:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_1800:
  43:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		break;
  44:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_1900:
  45:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		tspact |= ASM_VC1;
  40              		.loc 1 45 0
  41 0018 10308303 		orreq	r3, r3, #16
  42              	.LVL3:
  46:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		break;
  47:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	default:
  48:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		/* TODO return/signal error here */
  49:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		break;
  50:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	}
  51:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  52:board/pirelli_dpl10/rffe_dpl10_triband.c **** #ifdef CONFIG_TX_ENABLE
  53:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* Then we selectively set the bits on, if required */
  54:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	if (tx) {
  55:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		switch (band) {
  56:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_850:
  57:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_900:
  58:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			tspact |= ASM_VC3;
  59:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			break;
  60:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_1800:
  61:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_1900:
  62:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			tspact |= GSM_TXEN;
  63:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			tspact |= ASM_VC2;
  64:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			break;
  65:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		default:
  66:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			break;
  67:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		}
  68:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		tspact |= PA_ENABLE;
  69:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	}
  70:board/pirelli_dpl10/rffe_dpl10_triband.c **** #endif /* TRANSMIT_SUPPORT */
  71:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  72:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tsp_act_update(tspact);
  43              		.loc 1 72 0
  44 001c 0300A0E1 		mov	r0, r3
  73:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
  45              		.loc 1 73 0
  46 0020 1040BDE8 		ldmfd	sp!, {r4, lr}
  72:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tsp_act_update(tspact);
  47              		.loc 1 72 0
  48 0024 FEFFFFEA 		b	tsp_act_update
  49              	.LVL4:
  50              	.L5:
  51              		.align	2
  52              	.L4:
  53 0028 E6F30000 		.word	62438
  54              		.cfi_endproc
  55              	.LFE3:
  57              		.section	.text.rffe_get_rx_ports,"ax",%progbits
  58              		.align	2
  59              		.global	rffe_get_rx_ports
  61              	rffe_get_rx_ports:
  62              	.LFB4:
  74:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  75:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* Returns RF wiring */
  76:board/pirelli_dpl10/rffe_dpl10_triband.c **** uint32_t rffe_get_rx_ports(void)
  77:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
  63              		.loc 1 77 0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  78:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return (1 << PORT_LO) | (1 << PORT_DCS1800) | (1 << PORT_PCS1900);
  79:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
  68              		.loc 1 79 0
  69 0000 3100A0E3 		mov	r0, #49
  70 0004 1EFF2FE1 		bx	lr
  71              		.cfi_endproc
  72              	.LFE4:
  74              		.section	.text.rffe_get_tx_ports,"ax",%progbits
  75              		.align	2
  76              		.global	rffe_get_tx_ports
  78              	rffe_get_tx_ports:
  79              	.LFB5:
  80:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  81:board/pirelli_dpl10/rffe_dpl10_triband.c **** uint32_t rffe_get_tx_ports(void)
  82:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
  80              		.loc 1 82 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  83:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return (1 << PORT_LO) | (1 << PORT_HI);
  84:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
  85              		.loc 1 84 0
  86 0000 0300A0E3 		mov	r0, #3
  87 0004 1EFF2FE1 		bx	lr
  88              		.cfi_endproc
  89              	.LFE5:
  91              		.section	.text.rffe_init,"ax",%progbits
  92              		.align	2
  93              		.global	rffe_init
  95              	rffe_init:
  96              	.LFB6:
  85:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  86:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  87:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define MCU_SW_TRACE	0xfffef00e
  88:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define ARM_CONF_REG	0xfffef006
  89:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define ASIC_CONF_REG	0xfffef008
  90:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  91:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_init(void)
  92:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
  97              		.loc 1 92 0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
  93:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	uint16_t reg;
  94:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  95:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(ARM_CONF_REG);
 101              		.loc 1 95 0
 102 0000 54309FE5 		ldr	r3, .L9
  96:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~ (1 << 7);	/* TSPACT4 I/O function, not nRDYMEM */
 103              		.loc 1 96 0
 104 0004 54209FE5 		ldr	r2, .L9+4
  95:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(ARM_CONF_REG);
 105              		.loc 1 95 0
 106 0008 B91F53E1 		ldrh	r1, [r3, #-249]
 107              	.LVL5:
 108              		.loc 1 96 0
 109 000c 022001E0 		and	r2, r1, r2
 110              	.LVL6:
  92:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 111              		.loc 1 92 0
 112 0010 04E02DE5 		str	lr, [sp, #-4]!
 113              	.LCFI1:
 114              		.cfi_def_cfa_offset 4
  97:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	writew(reg, ARM_CONF_REG);
 115              		.loc 1 97 0
 116 0014 B92F43E1 		strh	r2, [r3, #-249]	@ movhi
  98:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  99:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(ASIC_CONF_REG);
 117              		.loc 1 99 0
 118 0018 B72F53E1 		ldrh	r2, [r3, #-247]
 119              	.LVL7:
 100:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~ (1 << 15);	/* TSPACT5 I/O function, not DPLLCLK */
 120              		.loc 1 100 0
 121 001c 8228A0E1 		mov	r2, r2, asl #17
 122              	.LVL8:
 123 0020 A228A0E1 		mov	r2, r2, lsr #17
 124              	.LVL9:
 101:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	writew(reg, ASIC_CONF_REG);
 125              		.loc 1 101 0
 126 0024 B72F43E1 		strh	r2, [r3, #-247]	@ movhi
 102:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 103:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(MCU_SW_TRACE);
 104:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~(1 << 3);	/* TSPACT10 I/O function, not nWAIT(1) */
 105:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~(1 << 2);	/* TSPACT11 I/O function, not MCLK(1) */
 127              		.loc 1 105 0
 128 0028 34209FE5 		ldr	r2, .L9+8
 129              	.LVL10:
 103:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(MCU_SW_TRACE);
 130              		.loc 1 103 0
 131 002c B11F53E1 		ldrh	r1, [r3, #-241]
 132              	.LVL11:
 106:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	writew(reg, MCU_SW_TRACE);
 107:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 108:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* Configure the TSPEN which is connected to the TWL3025 */
 109:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tsp_setup(IOTA_STROBE, 1, 0, 0);
 133              		.loc 1 109 0
 134 0030 0000A0E3 		mov	r0, #0
 105:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~(1 << 2);	/* TSPACT11 I/O function, not MCLK(1) */
 135              		.loc 1 105 0
 136 0034 022001E0 		and	r2, r1, r2
 137              	.LVL12:
 106:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	writew(reg, MCU_SW_TRACE);
 138              		.loc 1 106 0
 139 0038 B12F43E1 		strh	r2, [r3, #-241]	@ movhi
 140              		.loc 1 109 0
 141 003c 0110A0E3 		mov	r1, #1
 142 0040 0020A0E1 		mov	r2, r0
 143              	.LVL13:
 144 0044 0030A0E1 		mov	r3, r0
 145              		.cfi_offset 14, -4
 146 0048 FEFFFFEB 		bl	tsp_setup
 110:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 111:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_init(RITA_STROBE, RITA_RESET);
 147              		.loc 1 111 0
 148 004c 0100A0E3 		mov	r0, #1
 149 0050 2010A0E3 		mov	r1, #32
 112:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 150              		.loc 1 112 0
 151 0054 04E09DE4 		ldr	lr, [sp], #4
 111:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_init(RITA_STROBE, RITA_RESET);
 152              		.loc 1 111 0
 153 0058 FEFFFFEA 		b	trf6151_init
 154              	.L10:
 155              		.align	2
 156              	.L9:
 157 005c FFF0FEFF 		.word	-69377
 158 0060 7FFF0000 		.word	65407
 159 0064 F3FF0000 		.word	65523
 160              		.cfi_endproc
 161              	.LFE6:
 163              		.section	.text.rffe_get_gain,"ax",%progbits
 164              		.align	2
 165              		.global	rffe_get_gain
 167              	rffe_get_gain:
 168              	.LFB7:
 113:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 114:board/pirelli_dpl10/rffe_dpl10_triband.c **** uint8_t rffe_get_gain(void)
 115:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 169              		.loc 1 115 0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 116:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return trf6151_get_gain();
 117:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 174              		.loc 1 117 0
 116:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return trf6151_get_gain();
 175              		.loc 1 116 0
 176 0000 FEFFFFEA 		b	trf6151_get_gain
 177              		.cfi_endproc
 178              	.LFE7:
 180              		.section	.text.rffe_set_gain,"ax",%progbits
 181              		.align	2
 182              		.global	rffe_set_gain
 184              	rffe_set_gain:
 185              	.LFB8:
 118:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 119:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_set_gain(uint8_t dbm)
 120:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 186              		.loc 1 120 0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 191              	.LVL14:
 192              		.loc 1 120 0
 193 0000 FF0000E2 		and	r0, r0, #255
 194              	.LVL15:
 121:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_set_gain(dbm);
 122:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 195              		.loc 1 122 0
 121:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_set_gain(dbm);
 196              		.loc 1 121 0
 197 0004 FEFFFFEA 		b	trf6151_set_gain
 198              		.cfi_endproc
 199              	.LFE8:
 201              		.section	.text.rffe_compute_gain,"ax",%progbits
 202              		.align	2
 203              		.global	rffe_compute_gain
 205              	rffe_compute_gain:
 206              	.LFB9:
 123:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 124:board/pirelli_dpl10/rffe_dpl10_triband.c **** const uint8_t system_inherent_gain = SYSTEM_INHERENT_GAIN;
 125:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 126:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* Given the expected input level of exp_inp dBm/8 and the target of target_bb
 127:board/pirelli_dpl10/rffe_dpl10_triband.c ****  * dBm8, configure the RF Frontend with the respective gain */
 128:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_compute_gain(int16_t exp_inp, int16_t target_bb)
 129:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 207              		.loc 1 129 0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 212              	.LVL16:
 213              		.loc 1 129 0
 214 0000 0008A0E1 		mov	r0, r0, asl #16
 215              	.LVL17:
 216 0004 0118A0E1 		mov	r1, r1, asl #16
 217              	.LVL18:
 130:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_compute_gain(exp_inp, target_bb);
 218              		.loc 1 130 0
 219 0008 4008A0E1 		mov	r0, r0, asr #16
 220 000c 4118A0E1 		mov	r1, r1, asr #16
 131:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 221              		.loc 1 131 0
 130:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_compute_gain(exp_inp, target_bb);
 222              		.loc 1 130 0
 223 0010 FEFFFFEA 		b	trf6151_compute_gain
 224              		.cfi_endproc
 225              	.LFE9:
 227              		.section	.text.rffe_rx_win_ctrl,"ax",%progbits
 228              		.align	2
 229              		.global	rffe_rx_win_ctrl
 231              	rffe_rx_win_ctrl:
 232              	.LFB10:
 132:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 133:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_rx_win_ctrl(int16_t exp_inp, int16_t target_bb)
 134:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 233              		.loc 1 134 0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 238              	.LVL19:
 135:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* FIXME */
 136:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 239              		.loc 1 136 0
 240 0000 1EFF2FE1 		bx	lr
 241              		.cfi_endproc
 242              	.LFE10:
 244              		.global	system_inherent_gain
 245              		.section	.rodata
 248              	system_inherent_gain:
 249 0000 47       		.byte	71
 250              		.text
 251              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:0000000000000000 rffe_dpl10_triband.c
     /tmp/ccv276Z7.s:12     .text.rffe_mode:0000000000000000 $a
     /tmp/ccv276Z7.s:15     .text.rffe_mode:0000000000000000 rffe_mode
     /tmp/ccv276Z7.s:53     .text.rffe_mode:0000000000000028 $d
     /tmp/ccv276Z7.s:58     .text.rffe_get_rx_ports:0000000000000000 $a
     /tmp/ccv276Z7.s:61     .text.rffe_get_rx_ports:0000000000000000 rffe_get_rx_ports
     /tmp/ccv276Z7.s:75     .text.rffe_get_tx_ports:0000000000000000 $a
     /tmp/ccv276Z7.s:78     .text.rffe_get_tx_ports:0000000000000000 rffe_get_tx_ports
     /tmp/ccv276Z7.s:92     .text.rffe_init:0000000000000000 $a
     /tmp/ccv276Z7.s:95     .text.rffe_init:0000000000000000 rffe_init
     /tmp/ccv276Z7.s:157    .text.rffe_init:000000000000005c $d
     /tmp/ccv276Z7.s:164    .text.rffe_get_gain:0000000000000000 $a
     /tmp/ccv276Z7.s:167    .text.rffe_get_gain:0000000000000000 rffe_get_gain
     /tmp/ccv276Z7.s:181    .text.rffe_set_gain:0000000000000000 $a
     /tmp/ccv276Z7.s:184    .text.rffe_set_gain:0000000000000000 rffe_set_gain
     /tmp/ccv276Z7.s:202    .text.rffe_compute_gain:0000000000000000 $a
     /tmp/ccv276Z7.s:205    .text.rffe_compute_gain:0000000000000000 rffe_compute_gain
     /tmp/ccv276Z7.s:228    .text.rffe_rx_win_ctrl:0000000000000000 $a
     /tmp/ccv276Z7.s:231    .text.rffe_rx_win_ctrl:0000000000000000 rffe_rx_win_ctrl
     /tmp/ccv276Z7.s:248    .rodata:0000000000000000 system_inherent_gain
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
tsp_act_state
tsp_act_update
tsp_setup
trf6151_init
trf6151_get_gain
trf6151_set_gain
trf6151_compute_gain
