// Seed: 2537500416
module module_0 ();
  always
    if (1) begin
      @(1 * 1'b0) id_1 <= 1 | 1;
      id_1 <= id_1;
      if (1) id_1 <= id_1;
      $display;
    end
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input wire id_5,
    output wand id_6,
    input wand id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15
);
  assign id_4 = 1;
  uwire id_17 = id_17, id_18;
  module_0();
  assign id_4  = id_14;
  assign id_18 = 1'd0 - id_8;
  wire id_19;
  wire id_20;
  assign id_6 = id_15;
  wire id_21, id_22;
  tri0 id_23;
  assign id_23 = 1;
endmodule
