-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "11/06/2020 14:45:55"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	sopc_compteur IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	leds : OUT std_logic_vector(7 DOWNTO 0);
	clk : IN std_logic;
	boutons : IN std_logic_vector(1 DOWNTO 0)
	);
END sopc_compteur;

-- Design Ports Information
-- leds[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- boutons[1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- boutons[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF sopc_compteur IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_leds : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_boutons : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_valid~q\ : std_logic;
SIGNAL \inst|cpu_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|i_read~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal133~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_br~q\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst|cpu_0|R_src1~35_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[30]~49_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_logic~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal1~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst|leds|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \inst|leds|always0~2_combout\ : std_logic;
SIGNAL \inst|leds|always0~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[5]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[5]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[5]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[6]~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[15]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[6]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[6]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[6]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \inst|cpu_0|Equal101~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal101~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst|cpu_0|E_alu_result~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[4]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[7]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[7]~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[5]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[9]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst|leds|always0~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal4~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|always1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ien_AF~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[7]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~22_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[5]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|woverflow~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|woverflow~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[6]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[18]~25_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[18]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_hi~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \inst|cpu_0|Add1~66_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~32_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[23]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[23]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~61_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[27]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~57_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[31]~40_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[31]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \inst|cpu_0|Add1~53_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~54_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[30]~41_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[29]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~55_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[29]~42_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[28]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~56_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[26]~45_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[26]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~58_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[25]~46_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[25]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~59_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[24]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~60_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[22]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~62_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[21]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~63_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[20]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~64_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[20]~50_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[19]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[15]~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[24]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[25]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[26]~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[29]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[14]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[9]~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[9]~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~65_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[19]~51_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[17]~38_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[17]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[7]~32_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[7]~33_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~67_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[20]~37_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal101~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \inst|cpu_0|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[23]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[25]~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[24]~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[29]~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[27]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[26]~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[20]~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[19]~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[17]~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[18]~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[3]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[3]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[1]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[1]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[14]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[14]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[16]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[15]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[13]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[13]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[12]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[15]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[10]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[10]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[7]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal122~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~97\ : std_logic;
SIGNAL \inst|cpu_0|Add1~98_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_cmp_result~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_cmp_result~q\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[14]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[13]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[11]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~38\ : std_logic;
SIGNAL \inst|cpu_0|Add1~40\ : std_logic;
SIGNAL \inst|cpu_0|Add1~42\ : std_logic;
SIGNAL \inst|cpu_0|Add1~44\ : std_logic;
SIGNAL \inst|cpu_0|Add1~46\ : std_logic;
SIGNAL \inst|cpu_0|Add1~48\ : std_logic;
SIGNAL \inst|cpu_0|Add1~50\ : std_logic;
SIGNAL \inst|cpu_0|Add1~51_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[14]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~52\ : std_logic;
SIGNAL \inst|cpu_0|Add1~69\ : std_logic;
SIGNAL \inst|cpu_0|Add1~71\ : std_logic;
SIGNAL \inst|cpu_0|Add1~73\ : std_logic;
SIGNAL \inst|cpu_0|Add1~75\ : std_logic;
SIGNAL \inst|cpu_0|Add1~77\ : std_logic;
SIGNAL \inst|cpu_0|Add1~79\ : std_logic;
SIGNAL \inst|cpu_0|Add1~81\ : std_logic;
SIGNAL \inst|cpu_0|Add1~83\ : std_logic;
SIGNAL \inst|cpu_0|Add1~85\ : std_logic;
SIGNAL \inst|cpu_0|Add1~87\ : std_logic;
SIGNAL \inst|cpu_0|Add1~89\ : std_logic;
SIGNAL \inst|cpu_0|Add1~91\ : std_logic;
SIGNAL \inst|cpu_0|Add1~93\ : std_logic;
SIGNAL \inst|cpu_0|Add1~95\ : std_logic;
SIGNAL \inst|cpu_0|Add1~96_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[31]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[31]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src2[30]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[30]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~94_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[30]~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[30]~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~92_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[29]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[29]~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[28]~43_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[28]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~90_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[28]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[28]~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[27]~44_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~88_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[27]~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[27]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[13]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~86_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[26]~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[26]~27_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~84_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[25]~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[25]~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[24]~47_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~82_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[24]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[24]~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[23]~39_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~80_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[23]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[23]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[22]~48_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[22]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~78_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[22]~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[22]~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[21]~49_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[21]~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~76_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[21]~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[21]~31_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~74_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[20]~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[20]~32_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~72_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[19]~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[19]~33_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[18]~52_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~70_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[18]~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~33_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~34_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~35_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[2]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[18]~34_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[22]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~36_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~37_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[1]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~68_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[17]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[17]~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal101~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst|cpu_0|W_ienable_reg_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_ienable_reg[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_control_rd_data[16]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_control_rd_data[16]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[16]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[16]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[20]~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[21]~36_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[15]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~49_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[15]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[15]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[17]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[17]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data_en~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[14]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[21]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[13]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[4]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[12]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[11]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[18]~39_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[18]~40_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[14]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~47_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[14]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[10]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[4]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~6_cout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~8\ : std_logic;
SIGNAL \inst|cpu_0|Add1~10\ : std_logic;
SIGNAL \inst|cpu_0|Add1~12\ : std_logic;
SIGNAL \inst|cpu_0|Add1~14\ : std_logic;
SIGNAL \inst|cpu_0|Add1~16\ : std_logic;
SIGNAL \inst|cpu_0|Add1~30\ : std_logic;
SIGNAL \inst|cpu_0|Add1~32\ : std_logic;
SIGNAL \inst|cpu_0|Add1~34\ : std_logic;
SIGNAL \inst|cpu_0|Add1~36\ : std_logic;
SIGNAL \inst|cpu_0|Add1~37_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[7]~14_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[1]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[9]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[8]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[8]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[8]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[8]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[8]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~35_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[6]~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[7]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[7]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[7]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[7]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data[4]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[7]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[16]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[16]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[8]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[6]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[5]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[5]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[6]~14_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[6]~2_combout\ : std_logic;
SIGNAL \inst|leds|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[6]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[6]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[6]~37_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[6]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[12]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[11]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[10]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[10]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[10]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[6]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[7]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[8]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[9]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[10]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[11]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[12]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[13]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[14]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[15]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[16]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[17]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[18]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[19]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[20]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[21]~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[22]~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[23]~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[24]~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[25]~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[26]~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[27]~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[28]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[29]~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[30]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[31]~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[0]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[1]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[2]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[3]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[4]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result_nxt[5]~12_combout\ : std_logic;
SIGNAL \inst|leds|always0~1_combout\ : std_logic;
SIGNAL \inst|leds|always0~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[5]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[5]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[5]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[5]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[5]~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[5]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[4]~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[3]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst|cpu_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst|cpu_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|hbreak_pending~q\ : std_logic;
SIGNAL \inst|cpu_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[17]~41_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[17]~42_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[13]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[13]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~45_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[13]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal3~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal4~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal4~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_waitrequest~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[4]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[4]~23_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[4]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[4]~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[4]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[3]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[3]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[3]~25_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[3]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[3]~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[3]~38_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[9]~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[8]~28_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[8]~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[2]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[2]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[2]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[6]~34_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[6]~35_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[0]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[0]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[0]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[1]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \inst|leds|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[2]~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[2]~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[2]~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[2]~39_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[31]~51_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[31]~52_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[0]~37_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[1]~31_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|always1~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|always1~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \boutons[1]~input_o\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[1]~32_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[1]~33_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[1]~40_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[1]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[30]~50_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src1[1]~36_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[29]~47_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[29]~48_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[9]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[9]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[9]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[12]~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[12]~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal101~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_alu_sub~q\ : std_logic;
SIGNAL \inst|cpu_0|Add1~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~31_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[4]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[28]~45_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[28]~46_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[5]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~29_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[3]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[0]~13_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[0]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[4]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[27]~43_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[27]~44_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[2]~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~50_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[18]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[24]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[24]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[26]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[26]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal101~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[4]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[8]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[25]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[25]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[3]~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[34]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[4]~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_st_data[19]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[19]~38_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[2]~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[3]~16_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[4]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[4]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal3~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~7_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_read_nxt~combout\ : std_logic;
SIGNAL \inst|cpu_0|d_read~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[11]~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[7]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~33_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[7]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[23]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[23]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[5]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[5]~17_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_exception~q\ : std_logic;
SIGNAL \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[8]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[9]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~41_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[9]~12_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ien_AF~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \inst|leds|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[0]~35_combout\ : std_logic;
SIGNAL \boutons[0]~input_o\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[0]~34_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[0]~36_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_byte0_data_nxt[0]~41_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_crst~q\ : std_logic;
SIGNAL \inst|cpu_0|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_estatus_reg~q\ : std_logic;
SIGNAL \inst|cpu_0|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_status_reg_pie~q\ : std_logic;
SIGNAL \inst|cpu_0|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_bstatus_reg~q\ : std_logic;
SIGNAL \inst|cpu_0|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[0]~8_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[0]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wr_data[0]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[2]~18_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[2]~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_ld~q\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_st~q\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \inst|cpu_0|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_stall~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_stall~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~6_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_stall~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_stall~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_stall~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_stall~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_valid~q\ : std_logic;
SIGNAL \inst|cpu_0|R_src1~34_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[12]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~43_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[10]~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[1]~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_wr_dst_reg~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_use_imm~q\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[12]~9_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[12]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[12]~4_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[16]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[16]~24_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_src2_lo[10]~11_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~23_combout\ : std_logic;
SIGNAL \inst|cpu_0|Add1~39_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[10]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[14]~21_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[14]~22_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_ctrl_break~2_combout\ : std_logic;
SIGNAL \inst|cpu_0|R_ctrl_break~q\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_pc_no_crst_nxt[11]~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_valid~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_valid~q\ : std_logic;
SIGNAL \inst|cpu_0|R_valid~q\ : std_logic;
SIGNAL \inst|cpu_0|E_new_inst~q\ : std_logic;
SIGNAL \inst|cpu_0|E_st_stall~combout\ : std_logic;
SIGNAL \inst|cpu_0|d_write~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[13]~25_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal101~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|hbreak_enabled~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|hbreak_enabled~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \inst|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart_0|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_ipending_reg_nxt[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_iw[5]~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[15]~20_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_src1[11]~5_combout\ : std_logic;
SIGNAL \inst|cpu_0|E_logic_result[11]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|W_alu_result[11]~5_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|router|Equal3~2_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src3_valid~8_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src3_valid~10_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|sram|wren~0_combout\ : std_logic;
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[22]~0_combout\ : std_logic;
SIGNAL \inst|cpu_0|F_iw[22]~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \inst|cpu_0|Equal2~12_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_wr_dst_reg~6_combout\ : std_logic;
SIGNAL \inst|cpu_0|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \inst|cpu_0|R_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|cpu_0|W_rf_wren~combout\ : std_logic;
SIGNAL \inst|leds|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst|cpu_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|cpu_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|sram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|leds|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|leds|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_interconnect_0|cmd_mux_003|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \inst|cpu_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu_0|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|boutons|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|boutons|read_mux_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
leds <= ww_leds;
ww_clk <= clk;
ww_boutons <= boutons;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|cpu_0|W_rf_wr_data[31]~22_combout\ & \inst|cpu_0|W_rf_wr_data[30]~23_combout\ & 
\inst|cpu_0|W_rf_wr_data[29]~24_combout\ & \inst|cpu_0|W_rf_wr_data[28]~25_combout\ & \inst|cpu_0|W_rf_wr_data[27]~26_combout\ & \inst|cpu_0|W_rf_wr_data[26]~27_combout\ & \inst|cpu_0|W_rf_wr_data[25]~28_combout\ & \inst|cpu_0|W_rf_wr_data[24]~29_combout\
& \inst|cpu_0|W_rf_wr_data[23]~21_combout\ & \inst|cpu_0|W_rf_wr_data[22]~30_combout\ & \inst|cpu_0|W_rf_wr_data[21]~31_combout\ & \inst|cpu_0|W_rf_wr_data[20]~32_combout\ & \inst|cpu_0|W_rf_wr_data[19]~33_combout\ & 
\inst|cpu_0|W_rf_wr_data[18]~34_combout\ & \inst|cpu_0|W_rf_wr_data[17]~20_combout\ & \inst|cpu_0|W_rf_wr_data[16]~11_combout\ & \inst|cpu_0|W_rf_wr_data[15]~12_combout\ & \inst|cpu_0|W_rf_wr_data[14]~13_combout\ & \inst|cpu_0|W_rf_wr_data[13]~14_combout\
& \inst|cpu_0|W_rf_wr_data[12]~15_combout\ & \inst|cpu_0|W_rf_wr_data[11]~16_combout\ & \inst|cpu_0|W_rf_wr_data[10]~17_combout\ & \inst|cpu_0|W_rf_wr_data[9]~18_combout\ & \inst|cpu_0|W_rf_wr_data[8]~19_combout\ & \inst|cpu_0|W_rf_wr_data[7]~0_combout\
& \inst|cpu_0|W_rf_wr_data[6]~1_combout\ & \inst|cpu_0|W_rf_wr_data[5]~2_combout\ & \inst|cpu_0|W_rf_wr_data[4]~3_combout\ & \inst|cpu_0|W_rf_wr_data[3]~4_combout\ & \inst|cpu_0|W_rf_wr_data[2]~5_combout\ & \inst|cpu_0|W_rf_wr_data[1]~6_combout\ & 
\inst|cpu_0|W_rf_wr_data[0]~9_combout\);

\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu_0|R_dst_regnum\(4) & \inst|cpu_0|R_dst_regnum\(3) & \inst|cpu_0|R_dst_regnum\(2) & \inst|cpu_0|R_dst_regnum\(1) & 
\inst|cpu_0|R_dst_regnum\(0));

\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu_0|D_iw\(26) & \inst|cpu_0|D_iw\(25) & \inst|cpu_0|D_iw\(24) & \inst|cpu_0|D_iw\(23) & \inst|cpu_0|D_iw\(22));

\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|cpu_0|W_rf_wr_data[31]~22_combout\ & \inst|cpu_0|W_rf_wr_data[30]~23_combout\ & 
\inst|cpu_0|W_rf_wr_data[29]~24_combout\ & \inst|cpu_0|W_rf_wr_data[28]~25_combout\ & \inst|cpu_0|W_rf_wr_data[27]~26_combout\ & \inst|cpu_0|W_rf_wr_data[26]~27_combout\ & \inst|cpu_0|W_rf_wr_data[25]~28_combout\ & \inst|cpu_0|W_rf_wr_data[24]~29_combout\
& \inst|cpu_0|W_rf_wr_data[23]~21_combout\ & \inst|cpu_0|W_rf_wr_data[22]~30_combout\ & \inst|cpu_0|W_rf_wr_data[21]~31_combout\ & \inst|cpu_0|W_rf_wr_data[20]~32_combout\ & \inst|cpu_0|W_rf_wr_data[19]~33_combout\ & 
\inst|cpu_0|W_rf_wr_data[18]~34_combout\ & \inst|cpu_0|W_rf_wr_data[17]~20_combout\ & \inst|cpu_0|W_rf_wr_data[16]~11_combout\ & \inst|cpu_0|W_rf_wr_data[15]~12_combout\ & \inst|cpu_0|W_rf_wr_data[14]~13_combout\ & \inst|cpu_0|W_rf_wr_data[13]~14_combout\
& \inst|cpu_0|W_rf_wr_data[12]~15_combout\ & \inst|cpu_0|W_rf_wr_data[11]~16_combout\ & \inst|cpu_0|W_rf_wr_data[10]~17_combout\ & \inst|cpu_0|W_rf_wr_data[9]~18_combout\ & \inst|cpu_0|W_rf_wr_data[8]~19_combout\ & \inst|cpu_0|W_rf_wr_data[7]~0_combout\
& \inst|cpu_0|W_rf_wr_data[6]~1_combout\ & \inst|cpu_0|W_rf_wr_data[5]~2_combout\ & \inst|cpu_0|W_rf_wr_data[4]~3_combout\ & \inst|cpu_0|W_rf_wr_data[3]~4_combout\ & \inst|cpu_0|W_rf_wr_data[2]~5_combout\ & \inst|cpu_0|W_rf_wr_data[1]~6_combout\ & 
\inst|cpu_0|W_rf_wr_data[0]~9_combout\);

\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu_0|R_dst_regnum\(4) & \inst|cpu_0|R_dst_regnum\(3) & \inst|cpu_0|R_dst_regnum\(2) & \inst|cpu_0|R_dst_regnum\(1) & 
\inst|cpu_0|R_dst_regnum\(0));

\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu_0|D_iw\(31) & \inst|cpu_0|D_iw\(30) & \inst|cpu_0|D_iw\(29) & \inst|cpu_0|D_iw\(28) & \inst|cpu_0|D_iw\(27));

\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[23]~5_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[22]~4_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[21]~22_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[20]~23_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[19]~24_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[18]~25_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[17]~26_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[16]~16_combout\ & gnd & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[7]~3_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[6]~21_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[5]~12_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[4]~10_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[3]~11_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(7) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(22) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(23) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(24) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(25) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(26) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(10) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(1) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(0) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(4) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(3) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(5) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(2) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(15) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(14) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(11) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(16) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(13) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(12) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(8) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(33);

\inst|sram|the_altsyncram|auto_generated|q_a\(9) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(32);

\inst|sram|the_altsyncram|auto_generated|q_a\(6) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(21) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(20) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(19) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(18) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(34);

\inst|sram|the_altsyncram|auto_generated|q_a\(17) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(27) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(28) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(29) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(30) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\;

\inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst|mm_interconnect_0|cmd_mux_003|src_data\(50) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(47) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(43) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) & 
\inst|mm_interconnect_0|cmd_mux_003|src_data\(39) & \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

\inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \inst|mm_interconnect_0|cmd_mux_003|src_data\(35);

\inst|sram|the_altsyncram|auto_generated|q_a\(31) <= \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(5)
& \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & 
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|cpu_0|d_writedata\(7) & \inst|cpu_0|d_writedata\(6) & \inst|cpu_0|d_writedata\(5) & \inst|cpu_0|d_writedata\(4) & \inst|cpu_0|d_writedata\(3) & \inst|cpu_0|d_writedata\(2) & 
\inst|cpu_0|d_writedata\(1) & \inst|cpu_0|d_writedata\(0));

\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[31]~31_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[29]~29_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[28]~28_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[27]~27_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[26]~8_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[25]~7_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[24]~6_combout\ & gnd & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[15]~13_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[14]~14_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[13]~17_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[12]~18_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[11]~15_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[10]~9_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[9]~20_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[8]~19_combout\);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[3]~2_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~q\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \inst|rst_controller|r_early_rst~q\;
\inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \inst|cpu_0|av_ld_rshift8~1_combout\;
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|ALT_INV_address\(8) <= NOT \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8);
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \inst|rst_controller|r_sync_rst~clkctrl_outclk\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;

-- Location: IOOBUF_X0_Y10_N23
\leds[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(7),
	devoe => ww_devoe,
	o => ww_leds(7));

-- Location: IOOBUF_X0_Y28_N9
\leds[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(6),
	devoe => ww_devoe,
	o => ww_leds(6));

-- Location: IOOBUF_X0_Y26_N16
\leds[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(5),
	devoe => ww_devoe,
	o => ww_leds(5));

-- Location: IOOBUF_X0_Y25_N9
\leds[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(4),
	devoe => ww_devoe,
	o => ww_leds(4));

-- Location: IOOBUF_X40_Y34_N2
\leds[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(3),
	devoe => ww_devoe,
	o => ww_leds(3));

-- Location: IOOBUF_X49_Y34_N9
\leds[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(2),
	devoe => ww_devoe,
	o => ww_leds(2));

-- Location: IOOBUF_X49_Y34_N2
\leds[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(1),
	devoe => ww_devoe,
	o => ww_leds(1));

-- Location: IOOBUF_X38_Y34_N16
\leds[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|leds|data_out\(0),
	devoe => ww_devoe,
	o => ww_leds(0));

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X27_Y0_N22
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G18
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X26_Y15_N16
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X26_Y26_N22
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X15_Y25_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X15_Y25_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X15_Y25_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X15_Y25_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X15_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X15_Y25_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X19_Y26_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X19_Y26_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X18_Y25_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X18_Y25_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X18_Y25_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X18_Y25_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X18_Y25_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X18_Y25_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X18_Y25_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X18_Y25_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X18_Y25_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X18_Y25_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X21_Y24_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X21_Y24_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X21_Y24_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X21_Y24_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X21_Y24_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X21_Y24_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X21_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X21_Y24_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X21_Y24_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X21_Y24_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X21_Y24_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X21_Y24_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X21_Y24_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X19_Y26_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X19_Y26_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X19_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X19_Y26_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X19_Y26_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X19_Y26_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X15_Y25_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X15_Y25_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: FF_X19_Y24_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X19_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X19_Y24_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X19_Y24_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X19_Y24_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X19_Y24_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X19_Y24_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X19_Y24_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X19_Y24_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X19_Y24_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X19_Y24_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X19_Y24_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X19_Y24_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y24_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: FF_X19_Y24_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X19_Y24_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X19_Y24_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X20_Y24_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X20_Y24_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X16_Y24_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1_combout\);

-- Location: LCCOMB_X26_Y26_N28
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X16_Y24_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X16_Y24_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0_combout\);

-- Location: LCCOMB_X18_Y25_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X18_Y25_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X19_Y26_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10_combout\);

-- Location: LCCOMB_X19_Y26_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11_combout\);

-- Location: FF_X19_Y26_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X18_Y25_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X16_Y25_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: LCCOMB_X16_Y25_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: FF_X16_Y25_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X16_Y25_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\);

-- Location: FF_X16_Y25_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X19_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X18_Y25_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\);

-- Location: FF_X18_Y25_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X18_Y25_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5_combout\);

-- Location: LCCOMB_X17_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\);

-- Location: LCCOMB_X16_Y25_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\);

-- Location: FF_X16_Y25_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: FF_X26_Y26_N29
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X26_Y26_N16
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X26_Y26_N17
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X26_Y26_N20
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X26_Y26_N21
\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X26_Y26_N8
\inst|rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|always2~0_combout\ = (\inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\inst|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \inst|rst_controller|r_sync_rst_chain\(2),
	combout => \inst|rst_controller|always2~0_combout\);

-- Location: FF_X26_Y26_N9
\inst|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X24_Y18_N2
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ = !\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X24_Y16_N24
\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ = !\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\);

-- Location: FF_X24_Y16_N25
\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\);

-- Location: LCCOMB_X24_Y18_N28
\inst|mm_interconnect_0|cmd_mux_003|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ = (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # 
-- (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\);

-- Location: LCCOMB_X24_Y18_N22
\inst|mm_interconnect_0|cmd_mux_003|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & ((\inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\))) # (!\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & 
-- (!\inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\);

-- Location: LCCOMB_X26_Y19_N12
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X35_Y17_N26
\inst|cpu_0|W_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_valid~0_combout\ = (\inst|cpu_0|E_valid~q\ & !\inst|cpu_0|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_valid~q\,
	datad => \inst|cpu_0|E_stall~5_combout\,
	combout => \inst|cpu_0|W_valid~0_combout\);

-- Location: FF_X35_Y17_N27
\inst|cpu_0|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_valid~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_valid~q\);

-- Location: LCCOMB_X27_Y17_N28
\inst|cpu_0|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|i_read_nxt~0_combout\ = (!\inst|cpu_0|W_valid~q\ & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # (\inst|cpu_0|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \inst|cpu_0|i_read~q\,
	datad => \inst|cpu_0|W_valid~q\,
	combout => \inst|cpu_0|i_read_nxt~0_combout\);

-- Location: FF_X27_Y17_N29
\inst|cpu_0|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|i_read_nxt~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|i_read~q\);

-- Location: LCCOMB_X24_Y19_N26
\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- !\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X29_Y17_N16
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~3_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & !\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X34_Y17_N11
\inst|cpu_0|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_dst_regnum[0]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_dst_regnum\(0));

-- Location: FF_X25_Y19_N27
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X25_Y19_N26
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]~q\)) # 
-- (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y19_N2
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X26_Y19_N1
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\);

-- Location: FF_X29_Y17_N27
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X17_Y25_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X17_Y25_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4_combout\);

-- Location: LCCOMB_X17_Y25_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\);

-- Location: FF_X17_Y25_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X17_Y25_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\);

-- Location: LCCOMB_X17_Y25_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X17_Y25_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\);

-- Location: LCCOMB_X17_Y25_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\);

-- Location: FF_X17_Y25_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X17_Y25_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X17_Y25_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X17_Y25_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\);

-- Location: FF_X17_Y25_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X17_Y26_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X17_Y26_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~feeder_combout\);

-- Location: LCCOMB_X19_Y26_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X19_Y26_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X19_Y26_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X19_Y26_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: LCCOMB_X20_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X20_Y24_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X19_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X19_Y26_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X19_Y26_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X17_Y26_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X17_Y26_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X19_Y21_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~20_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & (\altera_internal_jtag~TDIUTAP\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X17_Y26_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X17_Y26_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X18_Y26_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[36]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[36]~21_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[36]~21_combout\);

-- Location: FF_X19_Y21_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X19_Y21_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~22_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(37) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X19_Y21_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~22_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X18_Y26_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.100~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(36),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X18_Y26_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~23_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(35) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(35),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X17_Y26_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~24_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X18_Y26_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~25_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~23_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~23_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~24_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X18_Y26_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~25_combout\,
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X20_Y26_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X20_Y26_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X20_Y26_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X20_Y26_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X17_Y22_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X17_Y22_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X17_Y22_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X17_Y22_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X18_Y23_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X17_Y22_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\);

-- Location: FF_X17_Y22_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X17_Y22_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X17_Y22_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X17_Y22_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X17_Y22_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X17_Y22_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0) & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|sync2_uir~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X17_Y22_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X17_Y22_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(0));

-- Location: FF_X17_Y22_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X17_Y22_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\);

-- Location: FF_X17_Y22_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X17_Y22_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(0) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(1) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X27_Y18_N16
\inst|cpu_0|Equal133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal133~0_combout\ = (!\inst|cpu_0|D_iw\(4) & !\inst|cpu_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(4),
	datac => \inst|cpu_0|D_iw\(3),
	combout => \inst|cpu_0|Equal133~0_combout\);

-- Location: LCCOMB_X19_Y21_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(36),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X19_Y21_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X17_Y22_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(1) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X19_Y22_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(18),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X19_Y22_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X19_Y21_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(37),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X19_Y21_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X19_Y19_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~18_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X19_Y19_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X17_Y26_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X17_Y22_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(0) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(1) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: FF_X28_Y18_N13
\inst|cpu_0|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(0));

-- Location: LCCOMB_X21_Y20_N18
\inst|mm_interconnect_0|cmd_mux_002|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: FF_X21_Y20_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(0));

-- Location: LCCOMB_X19_Y23_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~q\)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34)) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X19_Y23_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~0_combout\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X19_Y23_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~q\);

-- Location: LCCOMB_X19_Y23_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ = \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\);

-- Location: FF_X19_Y23_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X19_Y19_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~14_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X19_Y19_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X32_Y15_N0
\inst|cpu_0|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[0]~0_combout\ = \inst|cpu_0|F_pc\(0) $ (VCC)
-- \inst|cpu_0|F_pc_plus_one[0]~1\ = CARRY(\inst|cpu_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(0),
	datad => VCC,
	combout => \inst|cpu_0|F_pc_plus_one[0]~0_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X32_Y15_N2
\inst|cpu_0|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[1]~2_combout\ = (\inst|cpu_0|F_pc\(1) & (!\inst|cpu_0|F_pc_plus_one[0]~1\)) # (!\inst|cpu_0|F_pc\(1) & ((\inst|cpu_0|F_pc_plus_one[0]~1\) # (GND)))
-- \inst|cpu_0|F_pc_plus_one[1]~3\ = CARRY((!\inst|cpu_0|F_pc_plus_one[0]~1\) # (!\inst|cpu_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(1),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[0]~1\,
	combout => \inst|cpu_0|F_pc_plus_one[1]~2_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X32_Y15_N4
\inst|cpu_0|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[2]~4_combout\ = (\inst|cpu_0|F_pc\(2) & (\inst|cpu_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\inst|cpu_0|F_pc\(2) & (!\inst|cpu_0|F_pc_plus_one[1]~3\ & VCC))
-- \inst|cpu_0|F_pc_plus_one[2]~5\ = CARRY((\inst|cpu_0|F_pc\(2) & !\inst|cpu_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(2),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[1]~3\,
	combout => \inst|cpu_0|F_pc_plus_one[2]~4_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X32_Y15_N6
\inst|cpu_0|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[3]~6_combout\ = (\inst|cpu_0|F_pc\(3) & (!\inst|cpu_0|F_pc_plus_one[2]~5\)) # (!\inst|cpu_0|F_pc\(3) & ((\inst|cpu_0|F_pc_plus_one[2]~5\) # (GND)))
-- \inst|cpu_0|F_pc_plus_one[3]~7\ = CARRY((!\inst|cpu_0|F_pc_plus_one[2]~5\) # (!\inst|cpu_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(3),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[2]~5\,
	combout => \inst|cpu_0|F_pc_plus_one[3]~6_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X20_Y21_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X20_Y21_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4) & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X20_Y21_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(5) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(5) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X18_Y26_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X18_Y26_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X20_Y19_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~33_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(31))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCCOMB_X17_Y22_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~q\) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X17_Y22_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X17_Y22_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X17_Y22_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ 
-- & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\);

-- Location: FF_X20_Y19_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X20_Y19_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~16_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(28) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X20_Y19_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X20_Y19_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~53_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(28)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(28),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(28),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X20_Y22_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~54_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(30)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~53_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(30),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~53_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCCOMB_X18_Y26_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\);

-- Location: FF_X20_Y22_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(29));

-- Location: FF_X19_Y22_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X20_Y21_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~8_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(29)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X20_Y21_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~8_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X25_Y19_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[3]~3_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(5))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(5),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X20_Y21_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(6) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(6) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(6) & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X20_Y21_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~7_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X20_Y21_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~7_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X32_Y15_N8
\inst|cpu_0|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[4]~8_combout\ = (\inst|cpu_0|F_pc\(4) & (\inst|cpu_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\inst|cpu_0|F_pc\(4) & (!\inst|cpu_0|F_pc_plus_one[3]~7\ & VCC))
-- \inst|cpu_0|F_pc_plus_one[4]~9\ = CARRY((\inst|cpu_0|F_pc\(4) & !\inst|cpu_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(4),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[3]~7\,
	combout => \inst|cpu_0|F_pc_plus_one[4]~8_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X30_Y16_N6
\inst|cpu_0|D_ctrl_logic~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_logic~9_combout\ = (\inst|cpu_0|D_iw\(0)) # ((\inst|cpu_0|D_iw\(1)) # (\inst|cpu_0|D_iw\(3) $ (!\inst|cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X30_Y16_N16
\inst|cpu_0|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~2_combout\ = (!\inst|cpu_0|D_iw\(0) & (\inst|cpu_0|D_iw\(3) & (!\inst|cpu_0|D_iw\(4) & \inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y16_N10
\inst|cpu_0|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~3_combout\ = (!\inst|cpu_0|D_iw\(0) & (!\inst|cpu_0|D_iw\(3) & (\inst|cpu_0|D_iw\(4) & \inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~3_combout\);

-- Location: LCCOMB_X30_Y16_N14
\inst|cpu_0|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_subtract~2_combout\ = (\inst|cpu_0|Equal2~2_combout\) # ((\inst|cpu_0|D_iw\(2) & ((\inst|cpu_0|Equal2~3_combout\))) # (!\inst|cpu_0|D_iw\(2) & (!\inst|cpu_0|D_ctrl_logic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_logic~9_combout\,
	datab => \inst|cpu_0|Equal2~2_combout\,
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|Equal2~3_combout\,
	combout => \inst|cpu_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X34_Y18_N0
\inst|cpu_0|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_subtract~3_combout\ = (!\inst|cpu_0|D_iw\(16) & (\inst|cpu_0|D_iw\(15) $ (\inst|cpu_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|D_iw\(16),
	datad => \inst|cpu_0|D_iw\(14),
	combout => \inst|cpu_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X30_Y16_N30
\inst|cpu_0|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~0_combout\ = (!\inst|cpu_0|D_iw\(0) & (\inst|cpu_0|D_iw\(3) & (\inst|cpu_0|D_iw\(4) & \inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y16_N20
\inst|cpu_0|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~1_combout\ = (!\inst|cpu_0|D_iw\(2) & (\inst|cpu_0|D_iw\(5) & \inst|cpu_0|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|Equal2~1_combout\);

-- Location: LCCOMB_X20_Y21_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(7) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(7) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X20_Y21_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~6_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(31))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X20_Y21_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~6_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X24_Y19_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[5]~5_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(7))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(7),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(5),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X20_Y21_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(8) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(8) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(8) & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X19_Y23_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \inst|rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|r_sync_rst~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X19_Y23_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X19_Y23_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X19_Y23_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X19_Y23_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ 
-- & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~q\ & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X19_Y23_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X18_Y23_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~47_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(34))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetlatch~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(34),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: FF_X18_Y23_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~47_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X20_Y21_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(9) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(9) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X18_Y23_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(33),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X18_Y23_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X21_Y21_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~4_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(33)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X21_Y21_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~4_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X30_Y17_N12
\inst|cpu_0|D_ctrl_alu_force_xor~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_force_xor~9_combout\ = (!\inst|cpu_0|D_iw\(4) & (\inst|cpu_0|D_iw\(1) & !\inst|cpu_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(4),
	datac => \inst|cpu_0|D_iw\(1),
	datad => \inst|cpu_0|D_iw\(0),
	combout => \inst|cpu_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X31_Y18_N24
\inst|cpu_0|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~6_combout\ = (!\inst|cpu_0|D_iw\(0) & (!\inst|cpu_0|D_iw\(3) & (!\inst|cpu_0|D_iw\(4) & !\inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~6_combout\);

-- Location: LCCOMB_X30_Y16_N0
\inst|cpu_0|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~7_combout\ = (!\inst|cpu_0|D_iw\(0) & (\inst|cpu_0|D_iw\(3) & (\inst|cpu_0|D_iw\(4) & !\inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~7_combout\);

-- Location: LCCOMB_X31_Y18_N18
\inst|cpu_0|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~5_combout\ = (!\inst|cpu_0|D_iw\(0) & (\inst|cpu_0|D_iw\(3) & (!\inst|cpu_0|D_iw\(4) & !\inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~5_combout\);

-- Location: LCCOMB_X30_Y17_N20
\inst|cpu_0|D_ctrl_alu_force_xor~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_force_xor~7_combout\ = (\inst|cpu_0|Equal2~5_combout\) # ((\inst|cpu_0|D_iw\(5) & (\inst|cpu_0|Equal2~6_combout\)) # (!\inst|cpu_0|D_iw\(5) & ((\inst|cpu_0|Equal2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~6_combout\,
	datab => \inst|cpu_0|Equal2~7_combout\,
	datac => \inst|cpu_0|Equal2~5_combout\,
	datad => \inst|cpu_0|D_iw\(5),
	combout => \inst|cpu_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X30_Y17_N0
\inst|cpu_0|D_ctrl_alu_force_xor~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_force_xor~5_combout\ = (\inst|cpu_0|D_iw\(5) & ((\inst|cpu_0|D_iw\(16) & (!\inst|cpu_0|D_iw\(15))) # (!\inst|cpu_0|D_iw\(16) & ((\inst|cpu_0|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|D_iw\(16),
	datac => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|D_iw\(5),
	combout => \inst|cpu_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X30_Y17_N10
\inst|cpu_0|D_ctrl_alu_force_xor~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_force_xor~6_combout\ = (\inst|cpu_0|Equal2~0_combout\ & ((\inst|cpu_0|D_iw\(2)) # ((\inst|cpu_0|D_ctrl_alu_force_xor~5_combout\ & \inst|cpu_0|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~0_combout\,
	datab => \inst|cpu_0|D_ctrl_alu_force_xor~5_combout\,
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|Equal101~0_combout\,
	combout => \inst|cpu_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X30_Y17_N6
\inst|cpu_0|D_ctrl_alu_force_xor~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_force_xor~8_combout\ = (\inst|cpu_0|D_ctrl_alu_force_xor~9_combout\) # ((\inst|cpu_0|D_ctrl_alu_force_xor~6_combout\) # ((\inst|cpu_0|D_ctrl_alu_force_xor~7_combout\ & !\inst|cpu_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_alu_force_xor~9_combout\,
	datab => \inst|cpu_0|D_ctrl_alu_force_xor~7_combout\,
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|D_ctrl_alu_force_xor~6_combout\,
	combout => \inst|cpu_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X32_Y16_N16
\inst|cpu_0|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_logic_op[1]~0_combout\ = (\inst|cpu_0|D_ctrl_alu_force_xor~8_combout\) # ((\inst|cpu_0|Equal2~1_combout\ & (\inst|cpu_0|D_iw\(15))) # (!\inst|cpu_0|Equal2~1_combout\ & ((\inst|cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|D_iw\(4),
	datac => \inst|cpu_0|D_ctrl_alu_force_xor~8_combout\,
	datad => \inst|cpu_0|Equal2~1_combout\,
	combout => \inst|cpu_0|D_logic_op[1]~0_combout\);

-- Location: FF_X32_Y16_N17
\inst|cpu_0|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_logic_op[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_logic_op\(1));

-- Location: LCCOMB_X31_Y18_N4
\inst|cpu_0|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_jmp_direct~0_combout\ = (!\inst|cpu_0|D_iw\(2) & (\inst|cpu_0|Equal133~0_combout\ & (!\inst|cpu_0|D_iw\(5) & !\inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datab => \inst|cpu_0|Equal133~0_combout\,
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X31_Y18_N5
\inst|cpu_0|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_jmp_direct~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X30_Y17_N14
\inst|cpu_0|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_ctrl_br_nxt~0_combout\ = (\inst|cpu_0|D_iw\(1) & (\inst|cpu_0|D_iw\(2) & !\inst|cpu_0|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(1),
	datab => \inst|cpu_0|D_iw\(2),
	datac => \inst|cpu_0|D_iw\(0),
	combout => \inst|cpu_0|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X30_Y17_N15
\inst|cpu_0|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_ctrl_br_nxt~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_br~q\);

-- Location: LCCOMB_X31_Y17_N12
\inst|cpu_0|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_retaddr~1_combout\ = (!\inst|cpu_0|D_iw\(14) & (((\inst|cpu_0|D_iw\(11) & !\inst|cpu_0|D_iw\(15))) # (!\inst|cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(12),
	datab => \inst|cpu_0|D_iw\(11),
	datac => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|D_iw\(15),
	combout => \inst|cpu_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X32_Y16_N18
\inst|cpu_0|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_retaddr~0_combout\ = (!\inst|cpu_0|D_iw\(2) & (\inst|cpu_0|D_iw\(13) & (\inst|cpu_0|D_iw\(5) & \inst|cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datab => \inst|cpu_0|D_iw\(13),
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X31_Y17_N6
\inst|cpu_0|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_exception~0_combout\ = (\inst|cpu_0|D_iw\(12) & ((\inst|cpu_0|D_iw\(15)) # (!\inst|cpu_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(12),
	datac => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|D_iw\(15),
	combout => \inst|cpu_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X31_Y17_N0
\inst|cpu_0|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_exception~1_combout\ = (\inst|cpu_0|D_iw\(16)) # (((!\inst|cpu_0|D_ctrl_exception~0_combout\) # (!\inst|cpu_0|D_iw\(11))) # (!\inst|cpu_0|D_ctrl_retaddr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datab => \inst|cpu_0|D_ctrl_retaddr~0_combout\,
	datac => \inst|cpu_0|D_iw\(11),
	datad => \inst|cpu_0|D_ctrl_exception~0_combout\,
	combout => \inst|cpu_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X31_Y18_N28
\inst|cpu_0|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_exception~2_combout\ = (\inst|cpu_0|D_ctrl_exception~1_combout\ & (((!\inst|cpu_0|Equal2~6_combout\) # (!\inst|cpu_0|D_iw\(5))) # (!\inst|cpu_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datab => \inst|cpu_0|D_ctrl_exception~1_combout\,
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|Equal2~6_combout\,
	combout => \inst|cpu_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X31_Y17_N30
\inst|cpu_0|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_force_src2_zero~3_combout\ = (\inst|cpu_0|D_ctrl_retaddr~0_combout\ & (!\inst|cpu_0|D_iw\(12) & (\inst|cpu_0|D_iw\(16) $ (\inst|cpu_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datab => \inst|cpu_0|D_iw\(15),
	datac => \inst|cpu_0|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu_0|D_iw\(12),
	combout => \inst|cpu_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X31_Y17_N20
\inst|cpu_0|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_break~0_combout\ = (\inst|cpu_0|D_iw\(16) & (\inst|cpu_0|D_iw\(15) & (\inst|cpu_0|D_ctrl_retaddr~0_combout\ & !\inst|cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datab => \inst|cpu_0|D_iw\(15),
	datac => \inst|cpu_0|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu_0|D_iw\(12),
	combout => \inst|cpu_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X31_Y18_N26
\inst|cpu_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\inst|cpu_0|D_iw\(2) & (\inst|cpu_0|Equal133~0_combout\ & (!\inst|cpu_0|D_iw\(5) & !\inst|cpu_0|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datab => \inst|cpu_0|Equal133~0_combout\,
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|D_iw\(0),
	combout => \inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X31_Y17_N8
\inst|cpu_0|D_ctrl_force_src2_zero~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_force_src2_zero~4_combout\ = (!\inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ & (((!\inst|cpu_0|D_ctrl_force_src2_zero~3_combout\ & !\inst|cpu_0|D_ctrl_break~0_combout\)) # (!\inst|cpu_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_force_src2_zero~3_combout\,
	datab => \inst|cpu_0|D_ctrl_break~0_combout\,
	datac => \inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst|cpu_0|D_iw\(14),
	combout => \inst|cpu_0|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X34_Y19_N26
\inst|cpu_0|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~9_combout\ = (!\inst|cpu_0|D_iw\(2) & \inst|cpu_0|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|D_iw\(5),
	combout => \inst|cpu_0|Equal2~9_combout\);

-- Location: LCCOMB_X34_Y19_N2
\inst|cpu_0|D_ctrl_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_break~1_combout\ = (\inst|cpu_0|D_iw\(13) & (\inst|cpu_0|D_iw\(16) & (\inst|cpu_0|Equal2~9_combout\ & \inst|cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(13),
	datab => \inst|cpu_0|D_iw\(16),
	datac => \inst|cpu_0|Equal2~9_combout\,
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|D_ctrl_break~1_combout\);

-- Location: LCCOMB_X31_Y18_N30
\inst|cpu_0|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_retaddr~2_combout\ = (((\inst|cpu_0|D_ctrl_retaddr~1_combout\ & \inst|cpu_0|D_ctrl_break~1_combout\)) # (!\inst|cpu_0|D_ctrl_force_src2_zero~4_combout\)) # (!\inst|cpu_0|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_retaddr~1_combout\,
	datab => \inst|cpu_0|D_ctrl_exception~2_combout\,
	datac => \inst|cpu_0|D_ctrl_force_src2_zero~4_combout\,
	datad => \inst|cpu_0|D_ctrl_break~1_combout\,
	combout => \inst|cpu_0|D_ctrl_retaddr~2_combout\);

-- Location: FF_X31_Y18_N31
\inst|cpu_0|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_retaddr~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X35_Y17_N0
\inst|cpu_0|R_src1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1~35_combout\ = (\inst|cpu_0|R_ctrl_br~q\ & ((\inst|cpu_0|E_valid~q\) # ((\inst|cpu_0|R_valid~q\ & \inst|cpu_0|R_ctrl_retaddr~q\)))) # (!\inst|cpu_0|R_ctrl_br~q\ & (((\inst|cpu_0|R_valid~q\ & \inst|cpu_0|R_ctrl_retaddr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_br~q\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|R_valid~q\,
	datad => \inst|cpu_0|R_ctrl_retaddr~q\,
	combout => \inst|cpu_0|R_src1~35_combout\);

-- Location: LCCOMB_X25_Y20_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~30_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~30_combout\);

-- Location: FF_X25_Y20_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(30));

-- Location: FF_X27_Y20_N9
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X26_Y20_N14
\inst|cpu_0|F_iw[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[30]~49_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(30) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[30]~49_combout\);

-- Location: LCCOMB_X25_Y21_N30
\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & ((!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\) # 
-- (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\);

-- Location: LCCOMB_X27_Y18_N18
\inst|mm_interconnect_0|cmd_mux_002|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\inst|cpu_0|hbreak_enabled~q\ & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|hbreak_enabled~q\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: FF_X27_Y18_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X24_Y19_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|debugaccess~q\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|debugaccess~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X21_Y19_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X18_Y23_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(25) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X21_Y20_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X21_Y20_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~feeder_combout\ = \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~feeder_combout\);

-- Location: FF_X21_Y20_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X21_Y19_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~8_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~8_combout\);

-- Location: LCCOMB_X31_Y17_N18
\inst|cpu_0|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~8_combout\ = (!\inst|cpu_0|D_iw\(16) & (\inst|cpu_0|D_ctrl_retaddr~0_combout\ & (!\inst|cpu_0|D_iw\(11) & \inst|cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datab => \inst|cpu_0|D_ctrl_retaddr~0_combout\,
	datac => \inst|cpu_0|D_iw\(11),
	datad => \inst|cpu_0|D_iw\(12),
	combout => \inst|cpu_0|Equal2~8_combout\);

-- Location: LCCOMB_X30_Y16_N24
\inst|cpu_0|D_ctrl_logic~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_logic~8_combout\ = (\inst|cpu_0|Equal2~8_combout\) # ((\inst|cpu_0|D_iw\(2) & ((\inst|cpu_0|Equal2~7_combout\) # (!\inst|cpu_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_logic~9_combout\,
	datab => \inst|cpu_0|Equal2~7_combout\,
	datac => \inst|cpu_0|Equal2~8_combout\,
	datad => \inst|cpu_0|D_iw\(2),
	combout => \inst|cpu_0|D_ctrl_logic~8_combout\);

-- Location: FF_X30_Y16_N25
\inst|cpu_0|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_logic~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_logic~q\);

-- Location: FF_X26_Y22_N25
\inst|cpu_0|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(6));

-- Location: LCCOMB_X26_Y22_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|d_writedata\(6),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\);

-- Location: FF_X27_Y21_N11
\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|W_alu_result\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X26_Y25_N0
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X19_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X19_Y26_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X19_Y26_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X26_Y25_N28
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X26_Y25_N1
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X26_Y25_N20
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCCOMB_X26_Y24_N12
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\);

-- Location: LCCOMB_X26_Y25_N10
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X26_Y25_N6
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~3_combout\);

-- Location: FF_X26_Y25_N7
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X27_Y25_N22
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X27_Y25_N23
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X27_Y25_N12
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X27_Y25_N13
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X27_Y25_N10
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X27_Y25_N11
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X27_Y25_N24
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X27_Y25_N25
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X27_Y25_N6
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X27_Y25_N7
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X27_Y25_N28
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X27_Y25_N29
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X27_Y25_N2
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X27_Y25_N3
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X26_Y25_N8
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X26_Y25_N18
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: FF_X26_Y25_N19
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X30_Y22_N26
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X30_Y22_N27
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X27_Y25_N16
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~1_combout\);

-- Location: FF_X27_Y25_N17
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X26_Y25_N2
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCCOMB_X26_Y25_N4
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\);

-- Location: FF_X30_Y25_N15
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X32_Y21_N2
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout\)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = 
-- CARRY(\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (!\inst|jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X32_Y21_N0
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst|jtag_uart_0|fifo_rd~2_combout\)))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ 
-- & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\ $ (((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst|jtag_uart_0|fifo_rd~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart_0|fifo_rd~2_combout\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X32_Y21_N3
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X32_Y21_N4
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (((\inst|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (\inst|jtag_uart_0|wr_rfifo~combout\)) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y21_N5
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X32_Y21_N6
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- ((VCC)))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout\)))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y21_N7
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X32_Y21_N8
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (((\inst|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (\inst|jtag_uart_0|wr_rfifo~combout\)) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y21_N9
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X32_Y21_N10
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- ((VCC)))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart_0|wr_rfifo~combout\)))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y21_N11
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X32_Y21_N12
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X32_Y21_N13
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X31_Y21_N30
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X31_Y21_N28
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X31_Y20_N28
\inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ = (\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & (\inst|cpu_0|d_write~q\ & (!\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\))) # 
-- (!\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & ((\inst|cpu_0|d_read~q\) # ((\inst|cpu_0|d_write~q\ & !\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datab => \inst|cpu_0|d_write~q\,
	datac => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datad => \inst|cpu_0|d_read~q\,
	combout => \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X32_Y21_N14
\inst|jtag_uart_0|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_waitrequest~0_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & !\inst|jtag_uart_0|av_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|av_waitrequest~q\,
	combout => \inst|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: FF_X19_Y22_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(19),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X19_Y22_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(18) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X19_Y22_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X19_Y23_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~q\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|break_on_reset~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X20_Y18_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~11_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X20_Y18_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X17_Y26_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X17_Y26_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X18_Y26_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(1)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.000~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X17_Y26_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_ready~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X17_Y26_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X17_Y26_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X17_Y26_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X17_Y26_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~10_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(0))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(0),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X18_Y26_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X18_Y26_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X18_Y26_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X18_Y21_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(0),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X18_Y21_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X18_Y22_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(0)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(0),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X18_Y22_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~12_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(2))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~11_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(2),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCCOMB_X17_Y26_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\);

-- Location: FF_X18_Y22_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X18_Y23_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X18_Y23_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X18_Y21_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(1),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X18_Y21_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X17_Y21_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(1))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X17_Y21_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~15_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(3))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~14_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~14_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X17_Y21_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X18_Y26_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(2),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X18_Y26_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X18_Y21_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(2),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X18_Y21_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X26_Y22_N10
\inst|mm_interconnect_0|cmd_mux_002|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: FF_X26_Y22_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(2));

-- Location: LCCOMB_X26_Y22_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(2))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(2),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(2),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X21_Y20_N10
\inst|mm_interconnect_0|cmd_mux_002|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\inst|cpu_0|d_writedata\(3) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|d_writedata\(3),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: FF_X21_Y20_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(3));

-- Location: LCCOMB_X31_Y19_N28
\inst|cpu_0|av_ld_align_cycle_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_align_cycle_nxt[0]~0_combout\ = (!\inst|cpu_0|av_ld_align_cycle\(0) & ((\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\) # (!\inst|cpu_0|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_read~q\,
	datac => \inst|cpu_0|av_ld_align_cycle\(0),
	datad => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \inst|cpu_0|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X31_Y19_N29
\inst|cpu_0|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X31_Y19_N30
\inst|cpu_0|av_ld_align_cycle_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_align_cycle_nxt[1]~1_combout\ = (\inst|cpu_0|d_read~q\ & (\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & (\inst|cpu_0|av_ld_align_cycle\(0) $ (\inst|cpu_0|av_ld_align_cycle\(1))))) # (!\inst|cpu_0|d_read~q\ & 
-- (\inst|cpu_0|av_ld_align_cycle\(0) $ ((\inst|cpu_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_read~q\,
	datab => \inst|cpu_0|av_ld_align_cycle\(0),
	datac => \inst|cpu_0|av_ld_align_cycle\(1),
	datad => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \inst|cpu_0|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X31_Y19_N31
\inst|cpu_0|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X31_Y20_N12
\inst|cpu_0|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal1~0_combout\ = (!\inst|cpu_0|D_iw\(4) & \inst|cpu_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(3),
	combout => \inst|cpu_0|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y19_N8
\inst|cpu_0|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_aligning_data_nxt~0_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_align_cycle\(0) $ (!\inst|cpu_0|Equal1~0_combout\)) # (!\inst|cpu_0|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_align_cycle\(1),
	datab => \inst|cpu_0|av_ld_align_cycle\(0),
	datac => \inst|cpu_0|av_ld_aligning_data~q\,
	datad => \inst|cpu_0|Equal1~0_combout\,
	combout => \inst|cpu_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X32_Y19_N24
\inst|cpu_0|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_aligning_data_nxt~1_combout\ = (!\inst|cpu_0|D_iw\(4) & !\inst|cpu_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X31_Y19_N18
\inst|cpu_0|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_aligning_data_nxt~2_combout\ = (\inst|cpu_0|av_ld_aligning_data_nxt~0_combout\) # ((\inst|cpu_0|d_read~q\ & (!\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & \inst|cpu_0|av_ld_aligning_data_nxt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_read~q\,
	datab => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \inst|cpu_0|av_ld_aligning_data_nxt~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data_nxt~1_combout\,
	combout => \inst|cpu_0|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X31_Y19_N19
\inst|cpu_0|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_aligning_data_nxt~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_aligning_data~q\);

-- Location: LCCOMB_X32_Y19_N2
\inst|cpu_0|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_rshift8~1_combout\ = (\inst|cpu_0|av_ld_rshift8~0_combout\ & \inst|cpu_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X25_Y18_N18
\inst|leds|data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|data_out[5]~feeder_combout\ = \inst|cpu_0|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata\(5),
	combout => \inst|leds|data_out[5]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N12
\inst|leds|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|always0~2_combout\ = (!\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (!\inst|cpu_0|W_alu_result\(2) & (!\inst|cpu_0|W_alu_result\(3) & !\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0),
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|W_alu_result\(3),
	datad => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1),
	combout => \inst|leds|always0~2_combout\);

-- Location: LCCOMB_X31_Y20_N24
\inst|leds|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|always0~0_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\ & (\inst|cpu_0|d_write~q\ & !\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datab => \inst|cpu_0|d_write~q\,
	datac => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|leds|always0~0_combout\);

-- Location: LCCOMB_X27_Y18_N6
\inst|cpu_0|R_src2_lo[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[5]~16_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(11))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(11),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst|cpu_0|R_src2_lo~0_combout\,
	combout => \inst|cpu_0|R_src2_lo[5]~16_combout\);

-- Location: FF_X27_Y18_N7
\inst|cpu_0|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[5]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(5));

-- Location: LCCOMB_X37_Y18_N2
\inst|cpu_0|E_logic_result[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[5]~12_combout\ = (\inst|cpu_0|E_src2\(5) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(5)))))) # (!\inst|cpu_0|E_src2\(5) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(5)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src2\(5),
	datad => \inst|cpu_0|E_src1\(5),
	combout => \inst|cpu_0|E_logic_result[5]~12_combout\);

-- Location: LCCOMB_X38_Y18_N0
\inst|cpu_0|W_alu_result[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[5]~11_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[5]~12_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~29_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|E_logic_result[5]~12_combout\,
	combout => \inst|cpu_0|W_alu_result[5]~11_combout\);

-- Location: LCCOMB_X32_Y16_N4
\inst|cpu_0|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_shift_rot_right~0_combout\ = (\inst|cpu_0|D_iw\(12) & (\inst|cpu_0|D_iw\(14) & (!\inst|cpu_0|D_iw\(13) & \inst|cpu_0|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(12),
	datab => \inst|cpu_0|D_iw\(14),
	datac => \inst|cpu_0|D_iw\(13),
	datad => \inst|cpu_0|Equal2~1_combout\,
	combout => \inst|cpu_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X32_Y16_N5
\inst|cpu_0|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X34_Y19_N8
\inst|cpu_0|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_shift_logical~0_combout\ = (!\inst|cpu_0|D_iw\(13) & (\inst|cpu_0|D_iw\(12) & (\inst|cpu_0|Equal2~9_combout\ & \inst|cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(13),
	datab => \inst|cpu_0|D_iw\(12),
	datac => \inst|cpu_0|Equal2~9_combout\,
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X34_Y18_N16
\inst|cpu_0|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_rot_right~0_combout\ = (\inst|cpu_0|D_iw\(14) & (!\inst|cpu_0|D_iw\(15) & \inst|cpu_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(14),
	datac => \inst|cpu_0|D_iw\(15),
	datad => \inst|cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu_0|D_ctrl_rot_right~0_combout\);

-- Location: FF_X34_Y18_N17
\inst|cpu_0|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_rot_right~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X34_Y18_N26
\inst|cpu_0|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_shift_logical~1_combout\ = (!\inst|cpu_0|D_iw\(16) & (\inst|cpu_0|D_iw\(15) & \inst|cpu_0|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(16),
	datac => \inst|cpu_0|D_iw\(15),
	datad => \inst|cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu_0|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X34_Y18_N27
\inst|cpu_0|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_shift_logical~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X38_Y16_N28
\inst|cpu_0|E_shift_rot_result_nxt[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[6]~11_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(7)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(5),
	datad => \inst|cpu_0|E_shift_rot_result\(7),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[6]~11_combout\);

-- Location: FF_X29_Y18_N23
\inst|cpu_0|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[26]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(10));

-- Location: LCCOMB_X18_Y18_N12
\inst|mm_interconnect_0|cmd_mux_002|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = (\inst|cpu_0|d_writedata\(10) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|d_writedata\(10),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: FF_X18_Y18_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(10));

-- Location: LCCOMB_X21_Y21_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\);

-- Location: LCCOMB_X20_Y18_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~22_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X20_Y18_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X19_Y18_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[15]~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3)) # 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2) $ (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[15]~0_combout\);

-- Location: LCCOMB_X18_Y21_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~27_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X18_Y21_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X36_Y18_N14
\inst|cpu_0|R_src2_lo[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[6]~15_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(12)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|D_iw\(12),
	combout => \inst|cpu_0|R_src2_lo[6]~15_combout\);

-- Location: FF_X36_Y18_N15
\inst|cpu_0|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[6]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(6));

-- Location: LCCOMB_X37_Y18_N0
\inst|cpu_0|E_logic_result[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[6]~11_combout\ = (\inst|cpu_0|E_src1\(6) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(6)))))) # (!\inst|cpu_0|E_src1\(6) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(6)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src1\(6),
	datad => \inst|cpu_0|E_src2\(6),
	combout => \inst|cpu_0|E_logic_result[6]~11_combout\);

-- Location: LCCOMB_X38_Y17_N0
\inst|cpu_0|W_alu_result[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[6]~10_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[6]~11_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[6]~11_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|Add1~31_combout\,
	combout => \inst|cpu_0|W_alu_result[6]~10_combout\);

-- Location: LCCOMB_X30_Y16_N28
\inst|cpu_0|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~4_combout\ = (!\inst|cpu_0|D_iw\(0) & (!\inst|cpu_0|D_iw\(3) & (\inst|cpu_0|D_iw\(4) & !\inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~4_combout\);

-- Location: LCCOMB_X30_Y17_N26
\inst|cpu_0|D_ctrl_br_cmp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_br_cmp~1_combout\ = (\inst|cpu_0|Equal2~4_combout\) # ((\inst|cpu_0|Equal2~5_combout\) # ((\inst|cpu_0|Equal2~7_combout\ & !\inst|cpu_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~4_combout\,
	datab => \inst|cpu_0|Equal2~7_combout\,
	datac => \inst|cpu_0|Equal2~5_combout\,
	datad => \inst|cpu_0|D_iw\(5),
	combout => \inst|cpu_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X30_Y17_N24
\inst|cpu_0|D_ctrl_br_cmp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_br_cmp~0_combout\ = (\inst|cpu_0|D_iw\(5) & ((\inst|cpu_0|Equal2~6_combout\) # ((\inst|cpu_0|Equal2~0_combout\ & \inst|cpu_0|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~0_combout\,
	datab => \inst|cpu_0|D_iw\(5),
	datac => \inst|cpu_0|Equal101~0_combout\,
	datad => \inst|cpu_0|Equal2~6_combout\,
	combout => \inst|cpu_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X30_Y17_N8
\inst|cpu_0|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_br_cmp~2_combout\ = (\inst|cpu_0|R_ctrl_br_nxt~0_combout\) # ((!\inst|cpu_0|D_iw\(2) & ((\inst|cpu_0|D_ctrl_br_cmp~1_combout\) # (\inst|cpu_0|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_br_nxt~0_combout\,
	datab => \inst|cpu_0|D_ctrl_br_cmp~1_combout\,
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|D_ctrl_br_cmp~0_combout\,
	combout => \inst|cpu_0|D_ctrl_br_cmp~2_combout\);

-- Location: FF_X30_Y17_N9
\inst|cpu_0|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_br_cmp~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X31_Y17_N4
\inst|cpu_0|Equal101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal101~1_combout\ = (\inst|cpu_0|D_iw\(16) & (!\inst|cpu_0|D_iw\(11) & !\inst|cpu_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datac => \inst|cpu_0|D_iw\(11),
	datad => \inst|cpu_0|D_iw\(15),
	combout => \inst|cpu_0|Equal101~1_combout\);

-- Location: LCCOMB_X31_Y17_N24
\inst|cpu_0|Equal101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal101~2_combout\ = (!\inst|cpu_0|D_iw\(14) & (\inst|cpu_0|Equal101~1_combout\ & (\inst|cpu_0|D_ctrl_retaddr~0_combout\ & \inst|cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(14),
	datab => \inst|cpu_0|Equal101~1_combout\,
	datac => \inst|cpu_0|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu_0|D_iw\(12),
	combout => \inst|cpu_0|Equal101~2_combout\);

-- Location: FF_X31_Y17_N25
\inst|cpu_0|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|Equal101~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X35_Y16_N18
\inst|cpu_0|E_alu_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_alu_result~0_combout\ = (\inst|cpu_0|R_ctrl_br_cmp~q\) # (\inst|cpu_0|R_ctrl_rdctl_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|R_ctrl_br_cmp~q\,
	datad => \inst|cpu_0|R_ctrl_rdctl_inst~q\,
	combout => \inst|cpu_0|E_alu_result~0_combout\);

-- Location: FF_X34_Y19_N9
\inst|cpu_0|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_shift_logical~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_shift_rot~q\);

-- Location: FF_X38_Y17_N1
\inst|cpu_0|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[6]~10_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(6));

-- Location: LCCOMB_X18_Y21_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~5_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X18_Y21_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X21_Y21_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[4]~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[4]~1_combout\);

-- Location: FF_X21_Y21_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[4]~1_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X17_Y21_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~31_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(4))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X17_Y21_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~32_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(6))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~31_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(6),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~31_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X17_Y21_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X19_Y21_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(5),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X19_Y21_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X20_Y18_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~17_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X20_Y18_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X20_Y18_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(5))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(5),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(5),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X17_Y21_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~56_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(7))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~55_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~55_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(7),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X17_Y21_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(6));

-- Location: FF_X19_Y21_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(6),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X18_Y21_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~20_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X18_Y21_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X17_Y21_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(6))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(6),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X17_Y21_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(7)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux30~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(7),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X17_Y21_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~8_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~feeder_combout\);

-- Location: FF_X17_Y21_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[7]~feeder_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(8),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(7));

-- Location: FF_X19_Y21_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X18_Y21_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~23_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(7) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X18_Y21_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X26_Y22_N6
\inst|mm_interconnect_0|cmd_mux_002|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: FF_X26_Y22_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(7));

-- Location: LCCOMB_X26_Y22_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[7]~3_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(7))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(7),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(7),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[7]~3_combout\);

-- Location: LCCOMB_X25_Y17_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~1_combout\);

-- Location: FF_X25_Y17_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(7));

-- Location: FF_X26_Y17_N3
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X27_Y19_N26
\inst|cpu_0|av_ld_byte0_data_nxt[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[7]~10_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[7]~10_combout\);

-- Location: LCCOMB_X26_Y22_N30
\inst|mm_interconnect_0|cmd_mux_003|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\);

-- Location: LCCOMB_X26_Y16_N26
\inst|mm_interconnect_0|cmd_mux_003|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(39) = (\inst|cpu_0|F_pc\(1) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|W_alu_result\(3))))) # (!\inst|cpu_0|F_pc\(1) & 
-- (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(3),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(39));

-- Location: LCCOMB_X25_Y19_N14
\inst|mm_interconnect_0|cmd_mux_003|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(40) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|cpu_0|F_pc\(2)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|W_alu_result\(4))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|cpu_0|F_pc\(2),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(4),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(40));

-- Location: LCCOMB_X32_Y18_N2
\inst|mm_interconnect_0|cmd_mux_003|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(41) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\inst|cpu_0|W_alu_result\(5)) # ((\inst|cpu_0|F_pc\(3) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\inst|cpu_0|F_pc\(3) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|cpu_0|F_pc\(3),
	datac => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(41));

-- Location: LCCOMB_X25_Y19_N8
\inst|mm_interconnect_0|cmd_mux_003|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(42) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|cpu_0|F_pc\(4)) # ((\inst|cpu_0|W_alu_result\(6) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|cpu_0|W_alu_result\(6) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|cpu_0|W_alu_result\(6),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|F_pc\(4),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(42));

-- Location: LCCOMB_X32_Y15_N10
\inst|cpu_0|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[5]~10_combout\ = (\inst|cpu_0|F_pc\(5) & (!\inst|cpu_0|F_pc_plus_one[4]~9\)) # (!\inst|cpu_0|F_pc\(5) & ((\inst|cpu_0|F_pc_plus_one[4]~9\) # (GND)))
-- \inst|cpu_0|F_pc_plus_one[5]~11\ = CARRY((!\inst|cpu_0|F_pc_plus_one[4]~9\) # (!\inst|cpu_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|F_pc\(5),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[4]~9\,
	combout => \inst|cpu_0|F_pc_plus_one[5]~10_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X34_Y15_N18
\inst|cpu_0|F_pc_no_crst_nxt[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[5]~16_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~33_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[5]~10_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~33_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[5]~16_combout\);

-- Location: FF_X34_Y15_N19
\inst|cpu_0|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[5]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(5));

-- Location: LCCOMB_X25_Y19_N18
\inst|mm_interconnect_0|cmd_mux_003|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(43) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|cpu_0|F_pc\(5)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|W_alu_result\(7))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\inst|cpu_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|W_alu_result\(7),
	datad => \inst|cpu_0|F_pc\(5),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(43));

-- Location: LCCOMB_X32_Y15_N12
\inst|cpu_0|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[6]~12_combout\ = (\inst|cpu_0|F_pc\(6) & (\inst|cpu_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\inst|cpu_0|F_pc\(6) & (!\inst|cpu_0|F_pc_plus_one[5]~11\ & VCC))
-- \inst|cpu_0|F_pc_plus_one[6]~13\ = CARRY((\inst|cpu_0|F_pc\(6) & !\inst|cpu_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(6),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[5]~11\,
	combout => \inst|cpu_0|F_pc_plus_one[6]~12_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X18_Y18_N2
\inst|mm_interconnect_0|cmd_mux_003|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(9),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\);

-- Location: LCCOMB_X32_Y15_N14
\inst|cpu_0|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[7]~14_combout\ = (\inst|cpu_0|F_pc\(7) & (!\inst|cpu_0|F_pc_plus_one[6]~13\)) # (!\inst|cpu_0|F_pc\(7) & ((\inst|cpu_0|F_pc_plus_one[6]~13\) # (GND)))
-- \inst|cpu_0|F_pc_plus_one[7]~15\ = CARRY((!\inst|cpu_0|F_pc_plus_one[6]~13\) # (!\inst|cpu_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|F_pc\(7),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[6]~13\,
	combout => \inst|cpu_0|F_pc_plus_one[7]~14_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X36_Y18_N26
\inst|cpu_0|R_src2_lo[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[9]~12_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(15))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|R_src2_use_imm~q\,
	combout => \inst|cpu_0|R_src2_lo[9]~12_combout\);

-- Location: FF_X36_Y18_N27
\inst|cpu_0|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[9]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(9));

-- Location: LCCOMB_X36_Y18_N4
\inst|cpu_0|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~24_combout\ = \inst|cpu_0|E_src2\(9) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(9),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~24_combout\);

-- Location: LCCOMB_X36_Y15_N16
\inst|cpu_0|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~25_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(8),
	combout => \inst|cpu_0|Add1~25_combout\);

-- Location: LCCOMB_X34_Y18_N28
\inst|cpu_0|R_src2_lo[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[7]~14_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(13))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_lo~0_combout\,
	datab => \inst|cpu_0|D_iw\(13),
	datac => \inst|cpu_0|R_src2_use_imm~q\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|cpu_0|R_src2_lo[7]~14_combout\);

-- Location: FF_X34_Y18_N29
\inst|cpu_0|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[7]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(7));

-- Location: LCCOMB_X37_Y18_N8
\inst|cpu_0|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~26_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(7),
	combout => \inst|cpu_0|Add1~26_combout\);

-- Location: LCCOMB_X37_Y18_N12
\inst|cpu_0|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~28_combout\ = \inst|cpu_0|E_src2\(5) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(5),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~28_combout\);

-- Location: LCCOMB_X30_Y19_N22
\inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout\ = \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) $ (\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout\);

-- Location: LCCOMB_X24_Y18_N24
\inst|leds|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|always0~4_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\ & \inst|cpu_0|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datad => \inst|cpu_0|d_write~q\,
	combout => \inst|leds|always0~4_combout\);

-- Location: LCCOMB_X30_Y19_N4
\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ = (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & 
-- (\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) $ (((\inst|leds|always0~4_combout\ & \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datab => \inst|leds|always0~4_combout\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X30_Y19_N30
\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout\ & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ & \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\);

-- Location: FF_X30_Y19_N31
\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X32_Y19_N10
\inst|mm_interconnect_0|router|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal4~0_combout\ = (!\inst|cpu_0|W_alu_result\(4) & \inst|cpu_0|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(4),
	datad => \inst|cpu_0|W_alu_result\(5),
	combout => \inst|mm_interconnect_0|router|Equal4~0_combout\);

-- Location: LCCOMB_X32_Y19_N8
\inst|mm_interconnect_0|router|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|always1~0_combout\ = (\inst|mm_interconnect_0|router|Equal4~0_combout\ & (\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ & (\inst|cpu_0|W_alu_result\(3) & 
-- \inst|mm_interconnect_0|router|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal4~0_combout\,
	datab => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	datac => \inst|cpu_0|W_alu_result\(3),
	datad => \inst|mm_interconnect_0|router|Equal3~2_combout\,
	combout => \inst|mm_interconnect_0|router|always1~0_combout\);

-- Location: LCCOMB_X30_Y19_N24
\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & \inst|mm_interconnect_0|router|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst|mm_interconnect_0|router|always1~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X30_Y19_N18
\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & (((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0))))) # 
-- (!\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0_combout\) # ((!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X30_Y19_N19
\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X30_Y19_N16
\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0) & (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1)) # (\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0_combout\)))) # (!\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0),
	datac => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X30_Y19_N17
\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y19_N6
\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ = (!\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & (\inst|cpu_0|W_alu_result\(3) & (\inst|mm_interconnect_0|router|Equal4~1_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1),
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|mm_interconnect_0|router|Equal4~1_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X30_Y19_N10
\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ & (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X30_Y19_N11
\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X30_Y19_N12
\inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ = \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) $ (((!\inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|leds|always0~4_combout\ & \inst|mm_interconnect_0|router|always1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datab => \inst|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1),
	datac => \inst|leds|always0~4_combout\,
	datad => \inst|mm_interconnect_0|router|always1~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X30_Y19_N20
\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X30_Y19_N21
\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y21_N24
\inst|jtag_uart_0|ien_AF~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|ien_AF~2_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\ & (\inst|cpu_0|W_alu_result\(2) & (\inst|cpu_0|d_write~q\ & \inst|jtag_uart_0|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|d_write~q\,
	datad => \inst|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst|jtag_uart_0|ien_AF~2_combout\);

-- Location: LCCOMB_X30_Y25_N30
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X26_Y25_N22
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\);

-- Location: FF_X30_Y25_N19
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X31_Y25_N26
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X31_Y25_N27
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X31_Y25_N29
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X31_Y25_N28
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X31_Y25_N18
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|t_dav~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X31_Y25_N19
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X30_Y25_N16
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X30_Y25_N17
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X31_Y25_N6
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datac => \inst|jtag_uart_0|t_dav~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X26_Y24_N10
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X26_Y24_N8
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\);

-- Location: FF_X26_Y24_N9
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X27_Y24_N0
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X27_Y24_N1
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X31_Y25_N31
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X31_Y25_N2
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X31_Y25_N3
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X31_Y25_N10
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X31_Y25_N11
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~q\);

-- Location: LCCOMB_X28_Y21_N8
\inst|jtag_uart_0|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|ac~0_combout\ = (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\) # (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~q\,
	combout => \inst|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X28_Y21_N30
\inst|jtag_uart_0|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|ac~1_combout\ = (\inst|jtag_uart_0|ac~0_combout\) # ((\inst|jtag_uart_0|ac~q\ & ((!\inst|cpu_0|d_writedata\(10)) # (!\inst|jtag_uart_0|ien_AF~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|ien_AF~2_combout\,
	datab => \inst|cpu_0|d_writedata\(10),
	datac => \inst|jtag_uart_0|ac~q\,
	datad => \inst|jtag_uart_0|ac~0_combout\,
	combout => \inst|jtag_uart_0|ac~1_combout\);

-- Location: FF_X28_Y21_N31
\inst|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|ac~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|ac~q\);

-- Location: FF_X27_Y21_N21
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|ac~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X27_Y21_N20
\inst|mm_interconnect_0|rsp_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10)) # 
-- ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X18_Y18_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ = (\inst|cpu_0|d_writedata\(10) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(10),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\);

-- Location: LCCOMB_X29_Y17_N2
\inst|mm_interconnect_0|cmd_mux_003|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(46) = (\inst|cpu_0|W_alu_result\(10) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|cpu_0|F_pc\(8))))) # 
-- (!\inst|cpu_0|W_alu_result\(10) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(10),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|F_pc\(8),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(46));

-- Location: LCCOMB_X32_Y14_N2
\inst|mm_interconnect_0|cmd_mux_003|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(47) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\inst|cpu_0|W_alu_result\(11)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|cpu_0|F_pc\(9))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|cpu_0|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|cpu_0|F_pc\(9),
	datad => \inst|cpu_0|W_alu_result\(11),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(47));

-- Location: LCCOMB_X32_Y14_N12
\inst|mm_interconnect_0|cmd_mux_003|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(48) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\inst|cpu_0|W_alu_result\(12)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|cpu_0|F_pc\(10))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|cpu_0|F_pc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|cpu_0|W_alu_result\(12),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \inst|cpu_0|F_pc\(10),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(48));

-- Location: LCCOMB_X32_Y18_N28
\inst|mm_interconnect_0|cmd_mux_003|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(49) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\inst|cpu_0|W_alu_result\(13)) # ((\inst|cpu_0|F_pc\(11) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\inst|cpu_0|F_pc\(11) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|cpu_0|F_pc\(11),
	datac => \inst|cpu_0|W_alu_result\(13),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(49));

-- Location: FF_X26_Y20_N13
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X26_Y18_N26
\inst|mm_interconnect_0|cmd_mux_003|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(12),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\);

-- Location: LCCOMB_X26_Y16_N2
\inst|mm_interconnect_0|cmd_mux_003|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(33) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_byteenable\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(33));

-- Location: M9K_X22_Y16_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y20_N12
\inst|mm_interconnect_0|rsp_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(12))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: LCCOMB_X26_Y20_N4
\inst|mm_interconnect_0|rsp_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X31_Y19_N4
\inst|cpu_0|D_ctrl_b_is_dst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_b_is_dst~2_combout\ = (\inst|cpu_0|D_iw\(0) & (\inst|cpu_0|D_iw\(2) & \inst|cpu_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|D_ctrl_b_is_dst~2_combout\);

-- Location: FF_X31_Y19_N5
\inst|cpu_0|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_b_is_dst~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X28_Y17_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~14_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~14_combout\);

-- Location: FF_X28_Y17_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(15));

-- Location: FF_X28_Y17_N13
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: FF_X34_Y18_N25
\inst|cpu_0|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[31]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(15));

-- Location: LCCOMB_X24_Y18_N18
\inst|mm_interconnect_0|cmd_mux_003|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ = (\inst|cpu_0|d_writedata\(15) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|d_writedata\(15),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\);

-- Location: M9K_X22_Y24_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N26
\inst|jtag_uart_0|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|rvalid~0_combout\ = (\inst|jtag_uart_0|fifo_rd~2_combout\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (!\inst|jtag_uart_0|fifo_rd~2_combout\ & 
-- ((\inst|jtag_uart_0|rvalid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart_0|rvalid~q\,
	datad => \inst|jtag_uart_0|fifo_rd~2_combout\,
	combout => \inst|jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X32_Y21_N27
\inst|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|rvalid~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|rvalid~q\);

-- Location: FF_X32_Y21_N23
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|rvalid~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X32_Y21_N22
\inst|mm_interconnect_0|rsp_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(15)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(15),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X28_Y17_N12
\inst|mm_interconnect_0|rsp_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: LCCOMB_X32_Y20_N16
\inst|cpu_0|av_ld_byte1_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[7]~0_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte1_data[7]~0_combout\);

-- Location: LCCOMB_X28_Y17_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~17_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~17_combout\);

-- Location: FF_X28_Y17_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(13));

-- Location: FF_X28_Y17_N1
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X31_Y21_N0
\inst|jtag_uart_0|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|fifo_wr~0_combout\ = (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|cpu_0|W_alu_result\(2) & (\inst|leds|always0~4_combout\ & \inst|jtag_uart_0|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|leds|always0~4_combout\,
	datad => \inst|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X31_Y21_N1
\inst|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|fifo_wr~q\);

-- Location: LCCOMB_X30_Y21_N14
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q\)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|fifo_wr~q\ $ 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_wr~q\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X31_Y25_N17
\inst|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|r_val~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X30_Y25_N20
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X30_Y25_N12
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\);

-- Location: FF_X30_Y25_N13
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X31_Y25_N22
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X31_Y25_N23
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X26_Y25_N30
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: LCCOMB_X31_Y25_N14
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst|jtag_uart_0|r_val~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X34_Y22_N2
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X34_Y22_N3
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X34_Y22_N4
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X34_Y22_N5
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X34_Y22_N6
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X34_Y22_N7
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X34_Y22_N8
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X34_Y22_N9
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X34_Y22_N10
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X34_Y22_N11
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X34_Y22_N12
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X34_Y22_N13
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X34_Y22_N16
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X34_Y22_N17
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X34_Y22_N18
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X34_Y22_N19
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X34_Y22_N20
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X34_Y22_N21
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X34_Y22_N22
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X34_Y22_N23
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X34_Y22_N24
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X34_Y22_N25
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X34_Y22_N26
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X34_Y22_N27
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: M9K_X33_Y22_N0
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "monsopc:inst|monsopc_jtag_uart_0:jtag_uart_0|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst|jtag_uart_0|r_val~0_combout\,
	ena2 => \inst|jtag_uart_0|fifo_wr~q\,
	clr0 => \inst|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y22_N0
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X30_Y22_N1
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X26_Y25_N16
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X26_Y25_N26
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X26_Y25_N14
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X30_Y22_N2
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X30_Y22_N3
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X30_Y22_N20
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X30_Y22_N6
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X30_Y22_N7
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X30_Y22_N30
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: LCCOMB_X30_Y22_N16
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~22_combout\);

-- Location: FF_X30_Y22_N17
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~22_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X30_Y22_N10
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X30_Y22_N4
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X30_Y22_N5
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X30_Y25_N24
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X30_Y22_N8
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: FF_X30_Y22_N9
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X30_Y22_N18
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCCOMB_X30_Y22_N12
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: FF_X30_Y22_N13
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X30_Y22_N22
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X30_Y22_N14
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X30_Y22_N15
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X30_Y22_N24
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X30_Y22_N28
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X30_Y22_N29
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X31_Y25_N8
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X31_Y25_N9
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X26_Y25_N12
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X26_Y25_N24
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X26_Y25_N25
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X26_Y24_N6
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X26_Y24_N2
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X26_Y24_N3
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: FF_X31_Y25_N5
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: FF_X30_Y25_N3
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X31_Y25_N4
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X31_Y25_N12
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X31_Y25_N13
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X31_Y25_N24
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|r_val~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X31_Y25_N25
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X30_Y21_N18
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- ((VCC)))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q\)))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart_0|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X30_Y21_N20
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (((\inst|jtag_uart_0|fifo_wr~q\) # (VCC))))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst|jtag_uart_0|fifo_wr~q\ $ 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_wr~q\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X30_Y21_N21
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X30_Y21_N22
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- ((VCC)))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart_0|fifo_wr~q\)))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst|jtag_uart_0|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X30_Y21_N23
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X30_Y21_N24
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X30_Y21_N25
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X30_Y21_N10
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X30_Y21_N28
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((!\inst|jtag_uart_0|r_val~0_combout\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst|jtag_uart_0|r_val~0_combout\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst|jtag_uart_0|fifo_wr~q\) # 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst|jtag_uart_0|fifo_wr~q\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X30_Y21_N13
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X31_Y25_N16
\inst|jtag_uart_0|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|r_val~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & ((!\inst|jtag_uart_0|r_val~q\) # 
-- (!\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart_0|r_val~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \inst|jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X30_Y21_N2
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst|jtag_uart_0|fifo_wr~q\ $ (\inst|jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|fifo_wr~q\,
	datad => \inst|jtag_uart_0|r_val~0_combout\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X30_Y21_N15
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X30_Y21_N16
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (((\inst|jtag_uart_0|fifo_wr~q\) # (VCC))))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst|jtag_uart_0|fifo_wr~q\ $ 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_wr~q\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X30_Y21_N17
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X30_Y21_N19
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X30_Y21_N30
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X30_Y21_N4
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart_0|fifo_wr~q\ & 
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart_0|fifo_wr~q\,
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X30_Y21_N8
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart_0|r_val~0_combout\ & ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart_0|r_val~0_combout\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X30_Y21_N9
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X28_Y17_N24
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X28_Y17_N25
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X28_Y17_N26
\inst|mm_interconnect_0|rsp_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\inst|sram|the_altsyncram|auto_generated|q_a\(13) & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|sram|the_altsyncram|auto_generated|q_a\(13) & (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(13),
	datac => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X28_Y17_N0
\inst|mm_interconnect_0|rsp_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X32_Y20_N20
\inst|cpu_0|av_ld_byte1_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[5]~2_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte1_data[5]~2_combout\);

-- Location: LCCOMB_X31_Y21_N8
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X31_Y21_N10
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X31_Y21_N12
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X31_Y21_N14
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X31_Y21_N16
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X31_Y21_N18
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: FF_X32_Y21_N17
\inst|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|fifo_rd~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|read_0~q\);

-- Location: FF_X31_Y21_N19
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X27_Y21_N22
\inst|mm_interconnect_0|rsp_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~27_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) 
-- & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~27_combout\);

-- Location: LCCOMB_X31_Y21_N2
\inst|jtag_uart_0|woverflow~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|woverflow~3_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\ & (!\inst|cpu_0|W_alu_result\(2) & (\inst|cpu_0|d_write~q\ & \inst|jtag_uart_0|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|d_write~q\,
	datad => \inst|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst|jtag_uart_0|woverflow~3_combout\);

-- Location: LCCOMB_X31_Y21_N4
\inst|jtag_uart_0|woverflow~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|woverflow~2_combout\ = (\inst|jtag_uart_0|woverflow~3_combout\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\inst|jtag_uart_0|woverflow~3_combout\ & 
-- ((\inst|jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst|jtag_uart_0|woverflow~q\,
	datad => \inst|jtag_uart_0|woverflow~3_combout\,
	combout => \inst|jtag_uart_0|woverflow~2_combout\);

-- Location: FF_X31_Y21_N5
\inst|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|woverflow~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|woverflow~q\);

-- Location: FF_X30_Y21_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|woverflow~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X30_Y21_N26
\inst|mm_interconnect_0|rsp_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & 
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: FF_X27_Y18_N25
\inst|cpu_0|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[30]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(14));

-- Location: LCCOMB_X27_Y18_N8
\inst|mm_interconnect_0|cmd_mux_003|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ = (\inst|cpu_0|d_writedata\(14) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(14),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\);

-- Location: M9K_X22_Y13_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y21_N30
\inst|mm_interconnect_0|rsp_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X26_Y21_N22
\inst|mm_interconnect_0|rsp_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \inst|sram|the_altsyncram|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(14),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X32_Y20_N12
\inst|cpu_0|av_ld_byte1_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[6]~1_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	datab => \inst|cpu_0|av_ld_aligning_data~q\,
	datad => \inst|cpu_0|av_fill_bit~0_combout\,
	combout => \inst|cpu_0|av_ld_byte1_data[6]~1_combout\);

-- Location: LCCOMB_X28_Y18_N20
\inst|mm_interconnect_0|cmd_mux_002|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = (\inst|cpu_0|d_writedata\(18) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(18),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: FF_X28_Y18_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(18));

-- Location: LCCOMB_X23_Y19_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[18]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[18]~25_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(18)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(18),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(18),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[18]~25_combout\);

-- Location: LCCOMB_X28_Y18_N18
\inst|mm_interconnect_0|cmd_mux_002|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(19),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: FF_X28_Y18_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(19));

-- Location: LCCOMB_X20_Y18_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(19)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(19),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(19),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X28_Y18_N0
\inst|mm_interconnect_0|cmd_mux_003|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|d_writedata\(16),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\);

-- Location: LCCOMB_X30_Y16_N22
\inst|cpu_0|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_mem_byte_en[2]~4_combout\ = (\inst|cpu_0|D_iw\(4)) # ((\inst|cpu_0|Add1~9_combout\ & ((\inst|cpu_0|D_iw\(3)) # (!\inst|cpu_0|Add1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~9_combout\,
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|Add1~7_combout\,
	combout => \inst|cpu_0|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X30_Y16_N23
\inst|cpu_0|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_mem_byte_en[2]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_byteenable\(2));

-- Location: LCCOMB_X26_Y16_N6
\inst|mm_interconnect_0|cmd_mux_003|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(34) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_byteenable\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(34));

-- Location: M9K_X33_Y20_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X31_Y21_N9
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X27_Y21_N24
\inst|mm_interconnect_0|rsp_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)) # 
-- ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X26_Y21_N18
\inst|mm_interconnect_0|rsp_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LCCOMB_X26_Y21_N20
\inst|mm_interconnect_0|rsp_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(16) & 
-- \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(16),
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X34_Y20_N22
\inst|cpu_0|av_ld_byte2_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[0]~0_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte2_data[0]~0_combout\);

-- Location: LCCOMB_X27_Y19_N4
\inst|cpu_0|av_ld_byte3_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~0_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X29_Y18_N24
\inst|cpu_0|d_writedata[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[24]~feeder_combout\ = \inst|cpu_0|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata[24]~0_combout\,
	combout => \inst|cpu_0|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N12
\inst|mm_interconnect_0|cmd_mux_002|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = (\inst|cpu_0|d_writedata\(21) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|d_writedata\(21),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: FF_X25_Y18_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(21));

-- Location: LCCOMB_X19_Y19_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~29_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(24))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X19_Y19_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X19_Y19_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[21]~22_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(21)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(21),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(21),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X20_Y19_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~20_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X20_Y19_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X35_Y18_N18
\inst|cpu_0|E_src2[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[18]~13_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|cpu_0|E_src2[18]~13_combout\);

-- Location: LCCOMB_X30_Y17_N30
\inst|cpu_0|Equal2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~14_combout\ = (!\inst|cpu_0|D_iw\(5) & (\inst|cpu_0|D_iw\(2) & \inst|cpu_0|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(5),
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|Equal2~7_combout\,
	combout => \inst|cpu_0|Equal2~14_combout\);

-- Location: LCCOMB_X30_Y17_N16
\inst|cpu_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\inst|cpu_0|Equal2~4_combout\ & (\inst|cpu_0|D_iw\(2) $ (((\inst|cpu_0|D_iw\(5)))))) # (!\inst|cpu_0|Equal2~4_combout\ & (\inst|cpu_0|Equal2~5_combout\ & (\inst|cpu_0|D_iw\(2) $ (\inst|cpu_0|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~4_combout\,
	datab => \inst|cpu_0|D_iw\(2),
	datac => \inst|cpu_0|Equal2~5_combout\,
	datad => \inst|cpu_0|D_iw\(5),
	combout => \inst|cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X30_Y17_N4
\inst|cpu_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\inst|cpu_0|Equal2~14_combout\) # ((\inst|cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((!\inst|cpu_0|D_iw\(11) & \inst|cpu_0|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~14_combout\,
	datab => \inst|cpu_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \inst|cpu_0|D_iw\(11),
	datad => \inst|cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X30_Y17_N5
\inst|cpu_0|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X34_Y18_N2
\inst|cpu_0|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_hi~0_combout\ = (\inst|cpu_0|R_ctrl_force_src2_zero~q\) # (\inst|cpu_0|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|R_ctrl_force_src2_zero~q\,
	datad => \inst|cpu_0|R_ctrl_unsigned_lo_imm16~q\,
	combout => \inst|cpu_0|R_src2_hi~0_combout\);

-- Location: LCCOMB_X31_Y18_N22
\inst|cpu_0|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_hi_imm16~0_combout\ = (!\inst|cpu_0|D_iw\(0) & (!\inst|cpu_0|D_iw\(1) & ((\inst|cpu_0|D_iw\(3)) # (\inst|cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X31_Y18_N14
\inst|cpu_0|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_hi_imm16~1_combout\ = (\inst|cpu_0|D_iw\(5) & (\inst|cpu_0|D_ctrl_hi_imm16~0_combout\ & \inst|cpu_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(5),
	datac => \inst|cpu_0|D_ctrl_hi_imm16~0_combout\,
	datad => \inst|cpu_0|D_iw\(2),
	combout => \inst|cpu_0|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X31_Y18_N15
\inst|cpu_0|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_hi_imm16~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_hi_imm16~q\);

-- Location: FF_X35_Y18_N19
\inst|cpu_0|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[18]~13_combout\,
	asdata => \inst|cpu_0|D_iw\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(18));

-- Location: LCCOMB_X38_Y17_N16
\inst|cpu_0|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~66_combout\ = \inst|cpu_0|E_src2\(18) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src2\(18),
	datac => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~66_combout\);

-- Location: LCCOMB_X28_Y17_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~24_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~24_combout\);

-- Location: FF_X28_Y17_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(19));

-- Location: FF_X28_Y17_N5
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: FF_X31_Y21_N15
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X28_Y17_N20
\inst|mm_interconnect_0|rsp_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~31_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(19))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datac => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~31_combout\);

-- Location: LCCOMB_X28_Y17_N4
\inst|mm_interconnect_0|rsp_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~32_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~31_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~31_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~32_combout\);

-- Location: LCCOMB_X32_Y20_N28
\inst|cpu_0|av_ld_byte2_data[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[3]~5_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~32_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte2_data[3]~5_combout\);

-- Location: LCCOMB_X27_Y20_N26
\inst|cpu_0|av_ld_byte3_data_nxt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~13_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(27) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCCOMB_X29_Y18_N2
\inst|cpu_0|d_writedata[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[27]~feeder_combout\ = \inst|cpu_0|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata[27]~3_combout\,
	combout => \inst|cpu_0|d_writedata[27]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N6
\inst|mm_interconnect_0|cmd_mux_002|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = (\inst|cpu_0|d_writedata\(23) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(23),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: FF_X34_Y18_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(23));

-- Location: LCCOMB_X21_Y18_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[23]~5_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(23)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(23),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(23),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[23]~5_combout\);

-- Location: LCCOMB_X26_Y16_N12
\inst|mm_interconnect_0|cmd_mux_002|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(34) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_byteenable\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: FF_X26_Y16_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X26_Y16_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(2),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X22_Y19_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"15851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D",
	mem_init1 => X"0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5A0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D468A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6",
	mem_init0 => X"FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E52394F8C81F9917ACB0896008447CB8CAE480C2E0F2D62508C66234D2FC901E24169B812693B5565243205B66B4D391D01C79A90CA7B04834089C6EA9456744828858F475135D28B273DDFA4D288D056BA3F8F95EA35982D50016D14D2ED77E91924314A15150CF3593912032680C7C13721FCF4436991DE86445BED9851582B5E23270B9CACE35D2D172070097CB2227A044562D2A908A47C0683D28C549188FC0500BA59A257626426F32438DB8350F9C428414B850C2037BA7946D0182189A620E98D1685680A9B2282196D4C0930B11FAD15525532F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_cpu_0:cpu_0|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2h81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y20_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~23_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~23_combout\);

-- Location: FF_X25_Y20_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(20));

-- Location: FF_X29_Y20_N17
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: FF_X31_Y21_N17
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X28_Y18_N28
\inst|mm_interconnect_0|cmd_mux_003|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(20),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\);

-- Location: M9K_X22_Y22_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y20_N10
\inst|mm_interconnect_0|rsp_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~29_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|sram|the_altsyncram|auto_generated|q_a\(20) & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- (\inst|sram|the_altsyncram|auto_generated|q_a\(20) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(20),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~29_combout\);

-- Location: LCCOMB_X29_Y20_N16
\inst|mm_interconnect_0|rsp_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~30_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~29_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~29_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~30_combout\);

-- Location: LCCOMB_X34_Y20_N26
\inst|cpu_0|av_ld_byte2_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[4]~4_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|cpu_0|av_fill_bit~0_combout\)) # (!\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|mm_interconnect_0|rsp_mux|src_payload~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_aligning_data~q\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~30_combout\,
	combout => \inst|cpu_0|av_ld_byte2_data[4]~4_combout\);

-- Location: LCCOMB_X27_Y20_N28
\inst|cpu_0|av_ld_byte3_data_nxt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~10_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(28) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X25_Y18_N0
\inst|cpu_0|d_writedata[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[28]~feeder_combout\ = \inst|cpu_0|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata[28]~4_combout\,
	combout => \inst|cpu_0|d_writedata[28]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N2
\inst|cpu_0|E_src2[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[23]~1_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|cpu_0|E_src2[23]~1_combout\);

-- Location: FF_X35_Y18_N3
\inst|cpu_0|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[23]~1_combout\,
	asdata => \inst|cpu_0|D_iw\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(23));

-- Location: LCCOMB_X34_Y16_N26
\inst|cpu_0|Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~61_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(23),
	combout => \inst|cpu_0|Add1~61_combout\);

-- Location: LCCOMB_X26_Y18_N14
\inst|cpu_0|av_ld_byte3_data_nxt~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~19_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X29_Y18_N10
\inst|cpu_0|d_writedata[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[25]~feeder_combout\ = \inst|cpu_0|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata[25]~1_combout\,
	combout => \inst|cpu_0|d_writedata[25]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N22
\inst|cpu_0|av_ld_byte3_data_nxt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~17_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(26))))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCCOMB_X35_Y18_N26
\inst|cpu_0|E_src2[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[27]~5_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|cpu_0|E_src2[27]~5_combout\);

-- Location: FF_X35_Y18_N27
\inst|cpu_0|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[27]~5_combout\,
	asdata => \inst|cpu_0|D_iw\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(27));

-- Location: LCCOMB_X37_Y16_N18
\inst|cpu_0|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~57_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_src2\(27),
	combout => \inst|cpu_0|Add1~57_combout\);

-- Location: LCCOMB_X29_Y18_N28
\inst|cpu_0|d_writedata[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[29]~feeder_combout\ = \inst|cpu_0|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|d_writedata[29]~5_combout\,
	combout => \inst|cpu_0|d_writedata[29]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N8
\inst|cpu_0|av_ld_byte3_data_nxt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~5_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(30) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~5_combout\);

-- Location: LCCOMB_X27_Y20_N20
\inst|cpu_0|av_ld_byte3_data_nxt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~6_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(30))))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X27_Y20_N30
\inst|cpu_0|av_ld_byte3_data_nxt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~7_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|cpu_0|av_fill_bit~0_combout\)) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_ld_byte3_data_nxt~5_combout\) # 
-- (\inst|cpu_0|av_ld_byte3_data_nxt~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_aligning_data~q\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data_nxt~5_combout\,
	datad => \inst|cpu_0|av_ld_byte3_data_nxt~6_combout\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X27_Y20_N31
\inst|cpu_0|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(6));

-- Location: M9K_X33_Y18_N0
\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_cpu_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_cpu_0:cpu_0|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_gag1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y18_N20
\inst|cpu_0|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_hi[15]~1_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|R_ctrl_hi_imm16~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_ctrl_hi_imm16~q\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(21),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	combout => \inst|cpu_0|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X34_Y18_N12
\inst|cpu_0|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_hi[15]~2_combout\ = (!\inst|cpu_0|R_ctrl_unsigned_lo_imm16~q\ & (!\inst|cpu_0|R_ctrl_force_src2_zero~q\ & \inst|cpu_0|R_src2_hi[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_unsigned_lo_imm16~q\,
	datac => \inst|cpu_0|R_ctrl_force_src2_zero~q\,
	datad => \inst|cpu_0|R_src2_hi[15]~1_combout\,
	combout => \inst|cpu_0|R_src2_hi[15]~2_combout\);

-- Location: FF_X34_Y18_N13
\inst|cpu_0|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_hi[15]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(31));

-- Location: M9K_X33_Y17_N0
\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_cpu_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_cpu_0:cpu_0|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_fag1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y17_N14
\inst|cpu_0|R_src1[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[31]~40_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[31]~40_combout\);

-- Location: FF_X36_Y17_N15
\inst|cpu_0|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[31]~40_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(31));

-- Location: LCCOMB_X34_Y16_N8
\inst|cpu_0|E_logic_result[31]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[31]~18_combout\ = (\inst|cpu_0|E_src2\(31) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(31)))))) # (!\inst|cpu_0|E_src2\(31) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(31)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|E_src2\(31),
	datac => \inst|cpu_0|R_logic_op\(0),
	datad => \inst|cpu_0|E_src1\(31),
	combout => \inst|cpu_0|E_logic_result[31]~18_combout\);

-- Location: LCCOMB_X30_Y16_N12
\inst|cpu_0|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_invert_arith_src_msb~0_combout\ = (\inst|cpu_0|D_iw\(2) & (((\inst|cpu_0|Equal2~2_combout\) # (\inst|cpu_0|Equal2~3_combout\)))) # (!\inst|cpu_0|D_iw\(2) & (!\inst|cpu_0|D_ctrl_logic~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_logic~9_combout\,
	datab => \inst|cpu_0|Equal2~2_combout\,
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|Equal2~3_combout\,
	combout => \inst|cpu_0|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X34_Y16_N4
\inst|cpu_0|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_invert_arith_src_msb~1_combout\ = (\inst|cpu_0|R_valid~q\ & (((\inst|cpu_0|E_invert_arith_src_msb~0_combout\ & !\inst|cpu_0|D_iw\(5))) # (!\inst|cpu_0|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_invert_arith_src_msb~0_combout\,
	datab => \inst|cpu_0|R_valid~q\,
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|D_ctrl_alu_subtract~4_combout\,
	combout => \inst|cpu_0|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X34_Y16_N5
\inst|cpu_0|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_invert_arith_src_msb~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X34_Y16_N24
\inst|cpu_0|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_arith_src1\(31) = \inst|cpu_0|E_invert_arith_src_msb~q\ $ (\inst|cpu_0|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_invert_arith_src_msb~q\,
	datad => \inst|cpu_0|E_src1\(31),
	combout => \inst|cpu_0|E_arith_src1\(31));

-- Location: LCCOMB_X34_Y16_N6
\inst|cpu_0|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~53_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_invert_arith_src_msb~q\ $ (\inst|cpu_0|E_src2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_invert_arith_src_msb~q\,
	datad => \inst|cpu_0|E_src2\(31),
	combout => \inst|cpu_0|Add1~53_combout\);

-- Location: LCCOMB_X36_Y15_N2
\inst|cpu_0|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~54_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(30),
	combout => \inst|cpu_0|Add1~54_combout\);

-- Location: LCCOMB_X36_Y17_N8
\inst|cpu_0|R_src1[30]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[30]~41_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[30]~41_combout\);

-- Location: FF_X36_Y17_N9
\inst|cpu_0|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[30]~41_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(30));

-- Location: LCCOMB_X35_Y18_N22
\inst|cpu_0|E_src2[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[29]~3_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|cpu_0|E_src2[29]~3_combout\);

-- Location: FF_X35_Y18_N23
\inst|cpu_0|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[29]~3_combout\,
	asdata => \inst|cpu_0|D_iw\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(29));

-- Location: LCCOMB_X36_Y16_N16
\inst|cpu_0|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~55_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_src2\(29),
	combout => \inst|cpu_0|Add1~55_combout\);

-- Location: LCCOMB_X36_Y17_N2
\inst|cpu_0|R_src1[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[29]~42_combout\ = (!\inst|cpu_0|R_src1~35_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|cpu_0|R_src1[29]~42_combout\);

-- Location: FF_X36_Y17_N3
\inst|cpu_0|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[29]~42_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(29));

-- Location: LCCOMB_X35_Y18_N0
\inst|cpu_0|E_src2[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[28]~4_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|cpu_0|E_src2[28]~4_combout\);

-- Location: FF_X35_Y18_N1
\inst|cpu_0|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[28]~4_combout\,
	asdata => \inst|cpu_0|D_iw\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(28));

-- Location: LCCOMB_X36_Y16_N10
\inst|cpu_0|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~56_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(28),
	combout => \inst|cpu_0|Add1~56_combout\);

-- Location: LCCOMB_X36_Y17_N0
\inst|cpu_0|R_src1[26]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[26]~45_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[26]~45_combout\);

-- Location: FF_X36_Y17_N1
\inst|cpu_0|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[26]~45_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(26));

-- Location: LCCOMB_X35_Y18_N4
\inst|cpu_0|E_src2[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[26]~6_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(21)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst|cpu_0|D_iw\(21),
	combout => \inst|cpu_0|E_src2[26]~6_combout\);

-- Location: FF_X35_Y18_N5
\inst|cpu_0|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[26]~6_combout\,
	asdata => \inst|cpu_0|D_iw\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(26));

-- Location: LCCOMB_X36_Y16_N4
\inst|cpu_0|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~58_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(26),
	combout => \inst|cpu_0|Add1~58_combout\);

-- Location: LCCOMB_X36_Y17_N18
\inst|cpu_0|R_src1[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[25]~46_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[25]~46_combout\);

-- Location: FF_X36_Y17_N19
\inst|cpu_0|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[25]~46_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(25));

-- Location: LCCOMB_X35_Y18_N14
\inst|cpu_0|E_src2[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[25]~7_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|cpu_0|E_src2[25]~7_combout\);

-- Location: FF_X35_Y18_N15
\inst|cpu_0|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[25]~7_combout\,
	asdata => \inst|cpu_0|D_iw\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(25));

-- Location: LCCOMB_X37_Y16_N28
\inst|cpu_0|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~59_combout\ = \inst|cpu_0|E_src2\(25) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(25),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~59_combout\);

-- Location: LCCOMB_X35_Y18_N8
\inst|cpu_0|E_src2[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[24]~8_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|cpu_0|E_src2[24]~8_combout\);

-- Location: FF_X35_Y18_N9
\inst|cpu_0|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[24]~8_combout\,
	asdata => \inst|cpu_0|D_iw\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(24));

-- Location: LCCOMB_X37_Y16_N30
\inst|cpu_0|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~60_combout\ = \inst|cpu_0|E_src2\(24) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_src2\(24),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~60_combout\);

-- Location: LCCOMB_X35_Y18_N10
\inst|cpu_0|E_src2[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[22]~9_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(21)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|R_src2_use_imm~q\,
	combout => \inst|cpu_0|E_src2[22]~9_combout\);

-- Location: FF_X35_Y18_N11
\inst|cpu_0|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[22]~9_combout\,
	asdata => \inst|cpu_0|D_iw\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(22));

-- Location: LCCOMB_X36_Y19_N28
\inst|cpu_0|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~62_combout\ = \inst|cpu_0|E_src2\(22) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_src2\(22),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~62_combout\);

-- Location: LCCOMB_X35_Y18_N12
\inst|cpu_0|E_src2[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[21]~10_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|cpu_0|E_src2[21]~10_combout\);

-- Location: FF_X35_Y18_N13
\inst|cpu_0|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[21]~10_combout\,
	asdata => \inst|cpu_0|D_iw\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(21));

-- Location: LCCOMB_X36_Y19_N6
\inst|cpu_0|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~63_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(21),
	combout => \inst|cpu_0|Add1~63_combout\);

-- Location: LCCOMB_X35_Y18_N30
\inst|cpu_0|E_src2[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[20]~11_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|cpu_0|E_src2[20]~11_combout\);

-- Location: FF_X35_Y18_N31
\inst|cpu_0|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[20]~11_combout\,
	asdata => \inst|cpu_0|D_iw\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(20));

-- Location: LCCOMB_X38_Y17_N20
\inst|cpu_0|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~64_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(20),
	combout => \inst|cpu_0|Add1~64_combout\);

-- Location: LCCOMB_X36_Y17_N10
\inst|cpu_0|R_src1[20]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[20]~50_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[20]~50_combout\);

-- Location: FF_X36_Y17_N11
\inst|cpu_0|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[20]~50_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(20));

-- Location: LCCOMB_X35_Y18_N24
\inst|cpu_0|E_src2[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[19]~12_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|cpu_0|E_src2[19]~12_combout\);

-- Location: LCCOMB_X27_Y18_N28
\inst|mm_interconnect_0|cmd_mux_002|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = (\inst|cpu_0|d_writedata\(14) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(14),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: FF_X27_Y18_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(14));

-- Location: LCCOMB_X26_Y18_N18
\inst|mm_interconnect_0|cmd_mux_002|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(15),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: FF_X26_Y18_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(15));

-- Location: LCCOMB_X19_Y18_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[15]~13_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(15)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(15),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(15),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[15]~13_combout\);

-- Location: LCCOMB_X29_Y18_N16
\inst|mm_interconnect_0|cmd_mux_002|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(24),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: FF_X29_Y18_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(24));

-- Location: LCCOMB_X21_Y18_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~8_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(26) & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X21_Y18_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X21_Y18_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~15_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(29))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X21_Y18_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X21_Y18_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(26))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(26),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(26),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X20_Y22_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~38_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(28) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~37_combout\) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(28) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(28),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~37_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X20_Y22_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(27));

-- Location: FF_X19_Y21_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X19_Y19_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~16_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X19_Y19_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X20_Y19_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[24]~6_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(24)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(24),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[24]~6_combout\);

-- Location: LCCOMB_X29_Y18_N26
\inst|mm_interconnect_0|cmd_mux_002|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(25),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: FF_X29_Y18_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(25));

-- Location: LCCOMB_X20_Y19_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~13_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X20_Y19_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X20_Y19_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[25]~7_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(25)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(25),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(25),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[25]~7_combout\);

-- Location: LCCOMB_X29_Y18_N20
\inst|mm_interconnect_0|cmd_mux_002|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(26),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: FF_X29_Y18_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(26));

-- Location: LCCOMB_X21_Y18_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[26]~8_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(26)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(26),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(26),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[26]~8_combout\);

-- Location: LCCOMB_X26_Y19_N16
\inst|mm_interconnect_0|cmd_mux_002|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(27),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: FF_X26_Y19_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(27));

-- Location: LCCOMB_X19_Y19_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(27))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(27),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(27),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X26_Y19_N26
\inst|mm_interconnect_0|cmd_mux_002|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\inst|cpu_0|d_writedata\(28) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|d_writedata\(28),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: FF_X26_Y19_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(28));

-- Location: LCCOMB_X20_Y19_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(28))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(28),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(28),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X29_Y18_N30
\inst|mm_interconnect_0|cmd_mux_002|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(29),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: FF_X29_Y18_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(29));

-- Location: LCCOMB_X19_Y18_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~3_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y18_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[29]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[29]~7_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~3_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[29]~7_combout\);

-- Location: FF_X21_Y18_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[29]~7_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X21_Y18_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(29)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(29),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(29),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X25_Y18_N22
\inst|mm_interconnect_0|cmd_mux_002|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = (\inst|cpu_0|d_writedata\(30) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|d_writedata\(30),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: FF_X25_Y18_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(30));

-- Location: LCCOMB_X21_Y21_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(30))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(30),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(30),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X18_Y18_N4
\inst|mm_interconnect_0|cmd_mux_002|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\ = (\inst|cpu_0|d_writedata\(31) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|d_writedata\(31),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\);

-- Location: FF_X18_Y18_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(31));

-- Location: LCCOMB_X20_Y19_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(31))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(31),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(31),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X30_Y16_N8
\inst|cpu_0|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_mem_byte_en[3]~5_combout\ = (\inst|cpu_0|D_iw\(4)) # ((\inst|cpu_0|Add1~9_combout\ & ((\inst|cpu_0|D_iw\(3)) # (\inst|cpu_0|Add1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~9_combout\,
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|Add1~7_combout\,
	combout => \inst|cpu_0|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X30_Y16_N9
\inst|cpu_0|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_mem_byte_en[3]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_byteenable\(3));

-- Location: LCCOMB_X26_Y16_N24
\inst|mm_interconnect_0|cmd_mux_002|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(35) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\inst|cpu_0|d_byteenable\(3) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_byteenable\(3),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: FF_X26_Y16_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X26_Y16_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[3]~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X22_Y19_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C4459",
	mem_init1 => X"31C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C6402299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA570399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1",
	mem_init0 => X"735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE255018F2EA62B98CAA82EB247EE2150CD7CDB573648CCE4AB25305D78BBD1CEF0F0EC3CCF0291C400673274AC424F0347CB73C3517CC94CAF864322298D18C71FADD3E5C04184FE7F56BD020984A2889EB42D89110397AA75D6EC751D5C6E5201A4B85A08BDCAE4168B35C4B5610A07E51160800E8102921C4FC70A6C3AE67F1605E9963399FC9A0B325344F641ACBA0468BB48AD507888CC5D752508AA35DB9C764B12109B8D1223D054293E928820A261913010151B88EB53D34CA2D8340510CDF58AB438AE5E239A23005B798CAA5B24C641455B95107A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_cpu_0:cpu_0|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2h81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~24_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X20_Y18_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X20_Y18_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[14]~14_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(14)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(14),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(14),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[14]~14_combout\);

-- Location: LCCOMB_X26_Y18_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~20_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~20_combout\);

-- Location: FF_X26_Y18_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(9));

-- Location: FF_X27_Y19_N15
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X27_Y19_N16
\inst|cpu_0|F_iw[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[9]~30_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[9]~30_combout\);

-- Location: LCCOMB_X27_Y19_N30
\inst|cpu_0|F_iw[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[9]~31_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[9]~30_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(9),
	datad => \inst|cpu_0|F_iw[9]~30_combout\,
	combout => \inst|cpu_0|F_iw[9]~31_combout\);

-- Location: FF_X27_Y19_N31
\inst|cpu_0|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[9]~31_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(9));

-- Location: FF_X35_Y18_N25
\inst|cpu_0|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[19]~12_combout\,
	asdata => \inst|cpu_0|D_iw\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(19));

-- Location: LCCOMB_X38_Y17_N30
\inst|cpu_0|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~65_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(19),
	combout => \inst|cpu_0|Add1~65_combout\);

-- Location: LCCOMB_X36_Y17_N28
\inst|cpu_0|R_src1[19]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[19]~51_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[19]~51_combout\);

-- Location: FF_X36_Y17_N29
\inst|cpu_0|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[19]~51_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(19));

-- Location: LCCOMB_X36_Y17_N12
\inst|cpu_0|R_src1[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[17]~38_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[17]~38_combout\);

-- Location: FF_X36_Y17_N13
\inst|cpu_0|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[17]~38_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(17));

-- Location: LCCOMB_X35_Y18_N28
\inst|cpu_0|E_src2[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[17]~14_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|cpu_0|E_src2[17]~14_combout\);

-- Location: LCCOMB_X26_Y17_N2
\inst|cpu_0|F_iw[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[7]~32_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(7) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|F_iw[7]~32_combout\);

-- Location: LCCOMB_X26_Y17_N0
\inst|cpu_0|F_iw[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[7]~33_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[7]~32_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(7) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(7),
	datab => \inst|cpu_0|D_iw[5]~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|cpu_0|F_iw[7]~32_combout\,
	combout => \inst|cpu_0|F_iw[7]~33_combout\);

-- Location: FF_X26_Y17_N1
\inst|cpu_0|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[7]~33_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(7));

-- Location: FF_X35_Y18_N29
\inst|cpu_0|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[17]~14_combout\,
	asdata => \inst|cpu_0|D_iw\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(17));

-- Location: LCCOMB_X38_Y17_N26
\inst|cpu_0|Add1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~67_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_src2\(17),
	combout => \inst|cpu_0|Add1~67_combout\);

-- Location: LCCOMB_X25_Y21_N28
\inst|mm_interconnect_0|rsp_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ = (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(20) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(20),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X29_Y20_N4
\inst|cpu_0|F_iw[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[20]~37_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\) # (((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(20))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \inst|cpu_0|D_iw[5]~0_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst|cpu_0|F_iw[20]~37_combout\);

-- Location: FF_X29_Y20_N5
\inst|cpu_0|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[20]~37_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(20));

-- Location: LCCOMB_X34_Y17_N18
\inst|cpu_0|E_src1[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[16]~0_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src1~34_combout\,
	datab => \inst|cpu_0|D_iw\(20),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|cpu_0|E_src1[16]~0_combout\);

-- Location: LCCOMB_X34_Y19_N22
\inst|cpu_0|Equal101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal101~4_combout\ = (\inst|cpu_0|Equal2~9_combout\ & (!\inst|cpu_0|D_iw\(16) & (\inst|cpu_0|D_iw\(11) & \inst|cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~9_combout\,
	datab => \inst|cpu_0|D_iw\(16),
	datac => \inst|cpu_0|D_iw\(11),
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|Equal101~4_combout\);

-- Location: LCCOMB_X32_Y16_N22
\inst|cpu_0|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_uncond_cti_non_br~0_combout\ = (!\inst|cpu_0|D_iw\(12) & (\inst|cpu_0|Equal101~4_combout\ & ((\inst|cpu_0|D_iw\(15)) # (\inst|cpu_0|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|D_iw\(13),
	datac => \inst|cpu_0|D_iw\(12),
	datad => \inst|cpu_0|Equal101~4_combout\,
	combout => \inst|cpu_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X32_Y16_N26
\inst|cpu_0|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_uncond_cti_non_br~1_combout\ = (\inst|cpu_0|D_ctrl_jmp_direct~0_combout\) # ((\inst|cpu_0|D_ctrl_uncond_cti_non_br~0_combout\) # (\inst|cpu_0|Equal101~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_ctrl_jmp_direct~0_combout\,
	datac => \inst|cpu_0|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \inst|cpu_0|Equal101~5_combout\,
	combout => \inst|cpu_0|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X32_Y16_N27
\inst|cpu_0|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X34_Y19_N6
\inst|cpu_0|D_logic_op_raw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_logic_op_raw[0]~1_combout\ = (\inst|cpu_0|Equal2~9_combout\ & ((\inst|cpu_0|Equal2~0_combout\ & (\inst|cpu_0|D_iw\(14))) # (!\inst|cpu_0|Equal2~0_combout\ & ((\inst|cpu_0|D_iw\(3)))))) # (!\inst|cpu_0|Equal2~9_combout\ & 
-- (((\inst|cpu_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~9_combout\,
	datab => \inst|cpu_0|D_iw\(14),
	datac => \inst|cpu_0|D_iw\(3),
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X34_Y19_N7
\inst|cpu_0|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_logic_op_raw[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_compare_op\(0));

-- Location: LCCOMB_X34_Y19_N28
\inst|cpu_0|D_logic_op_raw[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_logic_op_raw[1]~0_combout\ = (\inst|cpu_0|Equal2~0_combout\ & ((\inst|cpu_0|Equal2~9_combout\ & (\inst|cpu_0|D_iw\(15))) # (!\inst|cpu_0|Equal2~9_combout\ & ((\inst|cpu_0|D_iw\(4)))))) # (!\inst|cpu_0|Equal2~0_combout\ & 
-- (((\inst|cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|Equal2~0_combout\,
	datac => \inst|cpu_0|Equal2~9_combout\,
	datad => \inst|cpu_0|D_iw\(4),
	combout => \inst|cpu_0|D_logic_op_raw[1]~0_combout\);

-- Location: FF_X34_Y19_N29
\inst|cpu_0|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_logic_op_raw[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_compare_op\(1));

-- Location: LCCOMB_X34_Y16_N12
\inst|cpu_0|E_logic_result[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[23]~16_combout\ = (\inst|cpu_0|E_src1\(23) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(23)))))) # (!\inst|cpu_0|E_src1\(23) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(23)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(23),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|R_logic_op\(1),
	datad => \inst|cpu_0|E_src2\(23),
	combout => \inst|cpu_0|E_logic_result[23]~16_combout\);

-- Location: LCCOMB_X34_Y16_N2
\inst|cpu_0|Equal122~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~5_combout\ = (!\inst|cpu_0|E_logic_result[23]~16_combout\ & (!\inst|cpu_0|E_logic_result[0]~17_combout\ & (!\inst|cpu_0|E_logic_result[31]~18_combout\ & !\inst|cpu_0|E_logic_result[30]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[23]~16_combout\,
	datab => \inst|cpu_0|E_logic_result[0]~17_combout\,
	datac => \inst|cpu_0|E_logic_result[31]~18_combout\,
	datad => \inst|cpu_0|E_logic_result[30]~19_combout\,
	combout => \inst|cpu_0|Equal122~5_combout\);

-- Location: LCCOMB_X37_Y16_N22
\inst|cpu_0|E_logic_result[25]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[25]~24_combout\ = (\inst|cpu_0|E_src2\(25) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(25)))))) # (!\inst|cpu_0|E_src2\(25) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(25)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src2\(25),
	datad => \inst|cpu_0|E_src1\(25),
	combout => \inst|cpu_0|E_logic_result[25]~24_combout\);

-- Location: LCCOMB_X37_Y16_N24
\inst|cpu_0|E_logic_result[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[24]~25_combout\ = (\inst|cpu_0|E_src2\(24) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(24)))))) # (!\inst|cpu_0|E_src2\(24) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(24)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|E_src2\(24),
	datac => \inst|cpu_0|R_logic_op\(0),
	datad => \inst|cpu_0|E_src1\(24),
	combout => \inst|cpu_0|E_logic_result[24]~25_combout\);

-- Location: LCCOMB_X36_Y19_N18
\inst|cpu_0|Equal122~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~7_combout\ = (!\inst|cpu_0|E_logic_result[22]~26_combout\ & (!\inst|cpu_0|E_logic_result[21]~27_combout\ & (!\inst|cpu_0|E_logic_result[25]~24_combout\ & !\inst|cpu_0|E_logic_result[24]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[22]~26_combout\,
	datab => \inst|cpu_0|E_logic_result[21]~27_combout\,
	datac => \inst|cpu_0|E_logic_result[25]~24_combout\,
	datad => \inst|cpu_0|E_logic_result[24]~25_combout\,
	combout => \inst|cpu_0|Equal122~7_combout\);

-- Location: LCCOMB_X36_Y16_N24
\inst|cpu_0|E_logic_result[29]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[29]~20_combout\ = (\inst|cpu_0|E_src1\(29) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(29)))))) # (!\inst|cpu_0|E_src1\(29) & ((\inst|cpu_0|E_src2\(29) & ((\inst|cpu_0|R_logic_op\(1)))) # 
-- (!\inst|cpu_0|E_src2\(29) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(29),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src2\(29),
	datad => \inst|cpu_0|R_logic_op\(1),
	combout => \inst|cpu_0|E_logic_result[29]~20_combout\);

-- Location: LCCOMB_X37_Y16_N20
\inst|cpu_0|E_logic_result[27]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[27]~22_combout\ = (\inst|cpu_0|E_src2\(27) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(27)))))) # (!\inst|cpu_0|E_src2\(27) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(27)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src2\(27),
	datad => \inst|cpu_0|E_src1\(27),
	combout => \inst|cpu_0|E_logic_result[27]~22_combout\);

-- Location: LCCOMB_X36_Y16_N12
\inst|cpu_0|E_logic_result[26]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[26]~23_combout\ = (\inst|cpu_0|E_src2\(26) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(26)))))) # (!\inst|cpu_0|E_src2\(26) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(26)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|E_src2\(26),
	datac => \inst|cpu_0|R_logic_op\(0),
	datad => \inst|cpu_0|E_src1\(26),
	combout => \inst|cpu_0|E_logic_result[26]~23_combout\);

-- Location: LCCOMB_X36_Y16_N22
\inst|cpu_0|Equal122~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~6_combout\ = (!\inst|cpu_0|E_logic_result[28]~21_combout\ & (!\inst|cpu_0|E_logic_result[29]~20_combout\ & (!\inst|cpu_0|E_logic_result[27]~22_combout\ & !\inst|cpu_0|E_logic_result[26]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[28]~21_combout\,
	datab => \inst|cpu_0|E_logic_result[29]~20_combout\,
	datac => \inst|cpu_0|E_logic_result[27]~22_combout\,
	datad => \inst|cpu_0|E_logic_result[26]~23_combout\,
	combout => \inst|cpu_0|Equal122~6_combout\);

-- Location: LCCOMB_X38_Y17_N10
\inst|cpu_0|E_logic_result[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[20]~28_combout\ = (\inst|cpu_0|E_src2\(20) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(20)))))) # (!\inst|cpu_0|E_src2\(20) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(20)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src2\(20),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|R_logic_op\(0),
	datad => \inst|cpu_0|E_src1\(20),
	combout => \inst|cpu_0|E_logic_result[20]~28_combout\);

-- Location: LCCOMB_X38_Y17_N28
\inst|cpu_0|E_logic_result[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[19]~29_combout\ = (\inst|cpu_0|E_src2\(19) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(19)))))) # (!\inst|cpu_0|E_src2\(19) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(19)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|E_src2\(19),
	datac => \inst|cpu_0|R_logic_op\(0),
	datad => \inst|cpu_0|E_src1\(19),
	combout => \inst|cpu_0|E_logic_result[19]~29_combout\);

-- Location: LCCOMB_X38_Y17_N24
\inst|cpu_0|E_logic_result[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[17]~31_combout\ = (\inst|cpu_0|E_src2\(17) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(17)))))) # (!\inst|cpu_0|E_src2\(17) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(17)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|E_src2\(17),
	datad => \inst|cpu_0|E_src1\(17),
	combout => \inst|cpu_0|E_logic_result[17]~31_combout\);

-- Location: LCCOMB_X38_Y17_N6
\inst|cpu_0|E_logic_result[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[18]~30_combout\ = (\inst|cpu_0|E_src2\(18) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(18)))))) # (!\inst|cpu_0|E_src2\(18) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(18)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|E_src2\(18),
	datad => \inst|cpu_0|E_src1\(18),
	combout => \inst|cpu_0|E_logic_result[18]~30_combout\);

-- Location: LCCOMB_X38_Y17_N2
\inst|cpu_0|Equal122~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~8_combout\ = (!\inst|cpu_0|E_logic_result[20]~28_combout\ & (!\inst|cpu_0|E_logic_result[19]~29_combout\ & (!\inst|cpu_0|E_logic_result[17]~31_combout\ & !\inst|cpu_0|E_logic_result[18]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[20]~28_combout\,
	datab => \inst|cpu_0|E_logic_result[19]~29_combout\,
	datac => \inst|cpu_0|E_logic_result[17]~31_combout\,
	datad => \inst|cpu_0|E_logic_result[18]~30_combout\,
	combout => \inst|cpu_0|Equal122~8_combout\);

-- Location: LCCOMB_X34_Y19_N16
\inst|cpu_0|Equal122~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~9_combout\ = (\inst|cpu_0|Equal122~5_combout\ & (\inst|cpu_0|Equal122~7_combout\ & (\inst|cpu_0|Equal122~6_combout\ & \inst|cpu_0|Equal122~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal122~5_combout\,
	datab => \inst|cpu_0|Equal122~7_combout\,
	datac => \inst|cpu_0|Equal122~6_combout\,
	datad => \inst|cpu_0|Equal122~8_combout\,
	combout => \inst|cpu_0|Equal122~9_combout\);

-- Location: LCCOMB_X36_Y18_N12
\inst|cpu_0|R_src2_lo[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[3]~2_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(9)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|D_iw\(9),
	combout => \inst|cpu_0|R_src2_lo[3]~2_combout\);

-- Location: FF_X36_Y18_N13
\inst|cpu_0|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[3]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(3));

-- Location: LCCOMB_X36_Y19_N14
\inst|cpu_0|E_logic_result[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[3]~13_combout\ = (\inst|cpu_0|E_src1\(3) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(3)))))) # (!\inst|cpu_0|E_src1\(3) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(3)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|E_src1\(3),
	datad => \inst|cpu_0|E_src2\(3),
	combout => \inst|cpu_0|E_logic_result[3]~13_combout\);

-- Location: LCCOMB_X36_Y18_N0
\inst|cpu_0|R_src2_lo[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[1]~4_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(7)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|D_iw\(7),
	combout => \inst|cpu_0|R_src2_lo[1]~4_combout\);

-- Location: FF_X36_Y18_N1
\inst|cpu_0|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[1]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(1));

-- Location: LCCOMB_X36_Y19_N2
\inst|cpu_0|E_logic_result[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[1]~15_combout\ = (\inst|cpu_0|E_src1\(1) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(1)))))) # (!\inst|cpu_0|E_src1\(1) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(1)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|E_src1\(1),
	datac => \inst|cpu_0|R_logic_op\(1),
	datad => \inst|cpu_0|E_src2\(1),
	combout => \inst|cpu_0|E_logic_result[1]~15_combout\);

-- Location: LCCOMB_X36_Y19_N4
\inst|cpu_0|Equal122~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~3_combout\ = (!\inst|cpu_0|E_logic_result[4]~0_combout\ & (!\inst|cpu_0|E_logic_result[2]~14_combout\ & (!\inst|cpu_0|E_logic_result[3]~13_combout\ & !\inst|cpu_0|E_logic_result[1]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[4]~0_combout\,
	datab => \inst|cpu_0|E_logic_result[2]~14_combout\,
	datac => \inst|cpu_0|E_logic_result[3]~13_combout\,
	datad => \inst|cpu_0|E_logic_result[1]~15_combout\,
	combout => \inst|cpu_0|Equal122~3_combout\);

-- Location: LCCOMB_X34_Y18_N8
\inst|cpu_0|R_src2_lo[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[14]~7_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(20)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_lo~0_combout\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \inst|cpu_0|R_src2_use_imm~q\,
	datad => \inst|cpu_0|D_iw\(20),
	combout => \inst|cpu_0|R_src2_lo[14]~7_combout\);

-- Location: FF_X34_Y18_N9
\inst|cpu_0|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[14]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(14));

-- Location: LCCOMB_X35_Y16_N12
\inst|cpu_0|E_logic_result[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[14]~3_combout\ = (\inst|cpu_0|E_src1\(14) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(14)))))) # (!\inst|cpu_0|E_src1\(14) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(14)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src1\(14),
	datad => \inst|cpu_0|E_src2\(14),
	combout => \inst|cpu_0|E_logic_result[14]~3_combout\);

-- Location: LCCOMB_X35_Y18_N16
\inst|cpu_0|E_src2[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[16]~0_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(21)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|R_src2_use_imm~q\,
	combout => \inst|cpu_0|E_src2[16]~0_combout\);

-- Location: FF_X35_Y18_N17
\inst|cpu_0|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[16]~0_combout\,
	asdata => \inst|cpu_0|D_iw\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(16));

-- Location: LCCOMB_X35_Y16_N16
\inst|cpu_0|E_logic_result[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[16]~1_combout\ = (\inst|cpu_0|E_src1\(16) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|E_src2\(16) & \inst|cpu_0|R_logic_op\(0)))))) # (!\inst|cpu_0|E_src1\(16) & ((\inst|cpu_0|R_logic_op\(1) & (\inst|cpu_0|E_src2\(16))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|E_src2\(16) & !\inst|cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|E_src1\(16),
	datac => \inst|cpu_0|E_src2\(16),
	datad => \inst|cpu_0|R_logic_op\(0),
	combout => \inst|cpu_0|E_logic_result[16]~1_combout\);

-- Location: LCCOMB_X35_Y17_N16
\inst|cpu_0|E_src1[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[15]~1_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(19),
	datab => \inst|cpu_0|R_src1~34_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|cpu_0|E_src1[15]~1_combout\);

-- Location: LCCOMB_X35_Y17_N24
\inst|cpu_0|F_pc_no_crst_nxt[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[13]~7_combout\ = (\inst|cpu_0|F_pc_plus_one[13]~26_combout\ & (!\inst|cpu_0|R_ctrl_break~q\ & ((\inst|cpu_0|R_ctrl_exception~q\) # (!\inst|cpu_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_plus_one[13]~26_combout\,
	datab => \inst|cpu_0|R_ctrl_exception~q\,
	datac => \inst|cpu_0|R_ctrl_break~q\,
	datad => \inst|cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[13]~7_combout\);

-- Location: LCCOMB_X35_Y17_N4
\inst|cpu_0|F_pc_no_crst_nxt[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[13]~8_combout\ = (!\inst|cpu_0|R_ctrl_exception~q\ & (!\inst|cpu_0|F_pc_no_crst_nxt[13]~7_combout\ & ((!\inst|cpu_0|Add1~49_combout\) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datab => \inst|cpu_0|R_ctrl_exception~q\,
	datac => \inst|cpu_0|Add1~49_combout\,
	datad => \inst|cpu_0|F_pc_no_crst_nxt[13]~7_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[13]~8_combout\);

-- Location: FF_X35_Y17_N5
\inst|cpu_0|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[13]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(13));

-- Location: LCCOMB_X32_Y15_N18
\inst|cpu_0|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[9]~18_combout\ = (\inst|cpu_0|F_pc\(9) & (!\inst|cpu_0|F_pc_plus_one[8]~17\)) # (!\inst|cpu_0|F_pc\(9) & ((\inst|cpu_0|F_pc_plus_one[8]~17\) # (GND)))
-- \inst|cpu_0|F_pc_plus_one[9]~19\ = CARRY((!\inst|cpu_0|F_pc_plus_one[8]~17\) # (!\inst|cpu_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|F_pc\(9),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[8]~17\,
	combout => \inst|cpu_0|F_pc_plus_one[9]~18_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X32_Y15_N20
\inst|cpu_0|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[10]~20_combout\ = (\inst|cpu_0|F_pc\(10) & (\inst|cpu_0|F_pc_plus_one[9]~19\ $ (GND))) # (!\inst|cpu_0|F_pc\(10) & (!\inst|cpu_0|F_pc_plus_one[9]~19\ & VCC))
-- \inst|cpu_0|F_pc_plus_one[10]~21\ = CARRY((\inst|cpu_0|F_pc\(10) & !\inst|cpu_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(10),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[9]~19\,
	combout => \inst|cpu_0|F_pc_plus_one[10]~20_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X32_Y15_N22
\inst|cpu_0|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[11]~22_combout\ = (\inst|cpu_0|F_pc\(11) & (!\inst|cpu_0|F_pc_plus_one[10]~21\)) # (!\inst|cpu_0|F_pc\(11) & ((\inst|cpu_0|F_pc_plus_one[10]~21\) # (GND)))
-- \inst|cpu_0|F_pc_plus_one[11]~23\ = CARRY((!\inst|cpu_0|F_pc_plus_one[10]~21\) # (!\inst|cpu_0|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(11),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[10]~21\,
	combout => \inst|cpu_0|F_pc_plus_one[11]~22_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X32_Y15_N24
\inst|cpu_0|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[12]~24_combout\ = (\inst|cpu_0|F_pc\(12) & (\inst|cpu_0|F_pc_plus_one[11]~23\ $ (GND))) # (!\inst|cpu_0|F_pc\(12) & (!\inst|cpu_0|F_pc_plus_one[11]~23\ & VCC))
-- \inst|cpu_0|F_pc_plus_one[12]~25\ = CARRY((\inst|cpu_0|F_pc\(12) & !\inst|cpu_0|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|F_pc\(12),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[11]~23\,
	combout => \inst|cpu_0|F_pc_plus_one[12]~24_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X34_Y15_N0
\inst|cpu_0|F_pc_no_crst_nxt[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[12]~9_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & (\inst|cpu_0|Add1~47_combout\)) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- ((\inst|cpu_0|F_pc_plus_one[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datab => \inst|cpu_0|Add1~47_combout\,
	datac => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \inst|cpu_0|F_pc_plus_one[12]~24_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[12]~9_combout\);

-- Location: FF_X34_Y15_N1
\inst|cpu_0|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[12]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(12));

-- Location: LCCOMB_X32_Y15_N26
\inst|cpu_0|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[13]~26_combout\ = (\inst|cpu_0|F_pc\(13) & ((\inst|cpu_0|F_pc_plus_one[12]~25\) # (GND))) # (!\inst|cpu_0|F_pc\(13) & (!\inst|cpu_0|F_pc_plus_one[12]~25\))
-- \inst|cpu_0|F_pc_plus_one[13]~27\ = CARRY((\inst|cpu_0|F_pc\(13)) # (!\inst|cpu_0|F_pc_plus_one[12]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|F_pc\(13),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[12]~25\,
	combout => \inst|cpu_0|F_pc_plus_one[13]~26_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[13]~27\);

-- Location: FF_X35_Y17_N17
\inst|cpu_0|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[15]~1_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[13]~26_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(15));

-- Location: LCCOMB_X35_Y16_N10
\inst|cpu_0|E_logic_result[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[15]~2_combout\ = (\inst|cpu_0|E_src2\(15) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(15)))))) # (!\inst|cpu_0|E_src2\(15) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(15)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src2\(15),
	datad => \inst|cpu_0|E_src1\(15),
	combout => \inst|cpu_0|E_logic_result[15]~2_combout\);

-- Location: LCCOMB_X35_Y16_N4
\inst|cpu_0|Equal122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~0_combout\ = (!\inst|cpu_0|E_logic_result[14]~3_combout\ & (!\inst|cpu_0|E_logic_result[16]~1_combout\ & (!\inst|cpu_0|E_logic_result[13]~4_combout\ & !\inst|cpu_0|E_logic_result[15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[14]~3_combout\,
	datab => \inst|cpu_0|E_logic_result[16]~1_combout\,
	datac => \inst|cpu_0|E_logic_result[13]~4_combout\,
	datad => \inst|cpu_0|E_logic_result[15]~2_combout\,
	combout => \inst|cpu_0|Equal122~0_combout\);

-- Location: LCCOMB_X34_Y17_N26
\inst|cpu_0|E_src1[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[10]~6_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src1~34_combout\,
	datab => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|cpu_0|E_src1[10]~6_combout\);

-- Location: LCCOMB_X32_Y15_N16
\inst|cpu_0|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[8]~16_combout\ = (\inst|cpu_0|F_pc\(8) & (\inst|cpu_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\inst|cpu_0|F_pc\(8) & (!\inst|cpu_0|F_pc_plus_one[7]~15\ & VCC))
-- \inst|cpu_0|F_pc_plus_one[8]~17\ = CARRY((\inst|cpu_0|F_pc\(8) & !\inst|cpu_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(8),
	datad => VCC,
	cin => \inst|cpu_0|F_pc_plus_one[7]~15\,
	combout => \inst|cpu_0|F_pc_plus_one[8]~16_combout\,
	cout => \inst|cpu_0|F_pc_plus_one[8]~17\);

-- Location: FF_X34_Y17_N27
\inst|cpu_0|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[10]~6_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[8]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(10));

-- Location: LCCOMB_X36_Y15_N4
\inst|cpu_0|E_logic_result[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[10]~7_combout\ = (\inst|cpu_0|E_src1\(10) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(10)))))) # (!\inst|cpu_0|E_src1\(10) & ((\inst|cpu_0|E_src2\(10) & ((\inst|cpu_0|R_logic_op\(1)))) # 
-- (!\inst|cpu_0|E_src2\(10) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|E_src1\(10),
	datac => \inst|cpu_0|E_src2\(10),
	datad => \inst|cpu_0|R_logic_op\(1),
	combout => \inst|cpu_0|E_logic_result[10]~7_combout\);

-- Location: LCCOMB_X32_Y14_N24
\inst|cpu_0|Equal122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~1_combout\ = (!\inst|cpu_0|E_logic_result[12]~5_combout\ & (!\inst|cpu_0|E_logic_result[10]~7_combout\ & (!\inst|cpu_0|E_logic_result[9]~8_combout\ & !\inst|cpu_0|E_logic_result[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[12]~5_combout\,
	datab => \inst|cpu_0|E_logic_result[10]~7_combout\,
	datac => \inst|cpu_0|E_logic_result[9]~8_combout\,
	datad => \inst|cpu_0|E_logic_result[11]~6_combout\,
	combout => \inst|cpu_0|Equal122~1_combout\);

-- Location: LCCOMB_X37_Y18_N6
\inst|cpu_0|E_logic_result[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[7]~10_combout\ = (\inst|cpu_0|E_src1\(7) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(7)))))) # (!\inst|cpu_0|E_src1\(7) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(7)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src1\(7),
	datad => \inst|cpu_0|E_src2\(7),
	combout => \inst|cpu_0|E_logic_result[7]~10_combout\);

-- Location: LCCOMB_X37_Y18_N4
\inst|cpu_0|Equal122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~2_combout\ = (!\inst|cpu_0|E_logic_result[7]~10_combout\ & (!\inst|cpu_0|E_logic_result[5]~12_combout\ & (!\inst|cpu_0|E_logic_result[8]~9_combout\ & !\inst|cpu_0|E_logic_result[6]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[7]~10_combout\,
	datab => \inst|cpu_0|E_logic_result[5]~12_combout\,
	datac => \inst|cpu_0|E_logic_result[8]~9_combout\,
	datad => \inst|cpu_0|E_logic_result[6]~11_combout\,
	combout => \inst|cpu_0|Equal122~2_combout\);

-- Location: LCCOMB_X35_Y19_N4
\inst|cpu_0|Equal122~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal122~4_combout\ = (\inst|cpu_0|Equal122~3_combout\ & (\inst|cpu_0|Equal122~0_combout\ & (\inst|cpu_0|Equal122~1_combout\ & \inst|cpu_0|Equal122~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal122~3_combout\,
	datab => \inst|cpu_0|Equal122~0_combout\,
	datac => \inst|cpu_0|Equal122~1_combout\,
	datad => \inst|cpu_0|Equal122~2_combout\,
	combout => \inst|cpu_0|Equal122~4_combout\);

-- Location: LCCOMB_X34_Y19_N10
\inst|cpu_0|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_cmp_result~0_combout\ = (\inst|cpu_0|R_compare_op\(0) & (\inst|cpu_0|R_compare_op\(1) & ((!\inst|cpu_0|Equal122~4_combout\) # (!\inst|cpu_0|Equal122~9_combout\)))) # (!\inst|cpu_0|R_compare_op\(0) & (!\inst|cpu_0|R_compare_op\(1) & 
-- (\inst|cpu_0|Equal122~9_combout\ & \inst|cpu_0|Equal122~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_compare_op\(0),
	datab => \inst|cpu_0|R_compare_op\(1),
	datac => \inst|cpu_0|Equal122~9_combout\,
	datad => \inst|cpu_0|Equal122~4_combout\,
	combout => \inst|cpu_0|E_cmp_result~0_combout\);

-- Location: LCCOMB_X37_Y16_N14
\inst|cpu_0|Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~96_combout\ = ((\inst|cpu_0|E_arith_src1\(31) $ (\inst|cpu_0|Add1~53_combout\ $ (!\inst|cpu_0|Add1~95\)))) # (GND)
-- \inst|cpu_0|Add1~97\ = CARRY((\inst|cpu_0|E_arith_src1\(31) & ((\inst|cpu_0|Add1~53_combout\) # (!\inst|cpu_0|Add1~95\))) # (!\inst|cpu_0|E_arith_src1\(31) & (\inst|cpu_0|Add1~53_combout\ & !\inst|cpu_0|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_arith_src1\(31),
	datab => \inst|cpu_0|Add1~53_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~95\,
	combout => \inst|cpu_0|Add1~96_combout\,
	cout => \inst|cpu_0|Add1~97\);

-- Location: LCCOMB_X37_Y16_N16
\inst|cpu_0|Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~98_combout\ = \inst|cpu_0|Add1~97\ $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|E_alu_sub~q\,
	cin => \inst|cpu_0|Add1~97\,
	combout => \inst|cpu_0|Add1~98_combout\);

-- Location: LCCOMB_X34_Y19_N12
\inst|cpu_0|E_cmp_result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_cmp_result~1_combout\ = (\inst|cpu_0|E_cmp_result~0_combout\) # ((\inst|cpu_0|R_compare_op\(1) & (\inst|cpu_0|Add1~98_combout\ & !\inst|cpu_0|R_compare_op\(0))) # (!\inst|cpu_0|R_compare_op\(1) & (!\inst|cpu_0|Add1~98_combout\ & 
-- \inst|cpu_0|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_cmp_result~0_combout\,
	datab => \inst|cpu_0|R_compare_op\(1),
	datac => \inst|cpu_0|Add1~98_combout\,
	datad => \inst|cpu_0|R_compare_op\(0),
	combout => \inst|cpu_0|E_cmp_result~1_combout\);

-- Location: FF_X34_Y19_N13
\inst|cpu_0|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_cmp_result~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_cmp_result~q\);

-- Location: LCCOMB_X35_Y17_N10
\inst|cpu_0|F_pc_sel_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_sel_nxt~0_combout\ = (\inst|cpu_0|R_ctrl_uncond_cti_non_br~q\) # ((\inst|cpu_0|R_ctrl_br~q\ & \inst|cpu_0|W_cmp_result~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_br~q\,
	datab => \inst|cpu_0|R_ctrl_uncond_cti_non_br~q\,
	datad => \inst|cpu_0|W_cmp_result~q\,
	combout => \inst|cpu_0|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X35_Y17_N6
\inst|cpu_0|F_pc_no_crst_nxt[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[14]~5_combout\ = (!\inst|cpu_0|R_ctrl_exception~q\ & ((\inst|cpu_0|F_pc_plus_one[14]~28_combout\) # ((\inst|cpu_0|R_ctrl_break~q\) # (\inst|cpu_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_plus_one[14]~28_combout\,
	datab => \inst|cpu_0|R_ctrl_exception~q\,
	datac => \inst|cpu_0|R_ctrl_break~q\,
	datad => \inst|cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[14]~5_combout\);

-- Location: LCCOMB_X36_Y19_N20
\inst|cpu_0|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~17_combout\ = \inst|cpu_0|E_src2\(16) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(16),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~17_combout\);

-- Location: LCCOMB_X36_Y16_N30
\inst|cpu_0|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~19_combout\ = \inst|cpu_0|E_src2\(14) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(14),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~19_combout\);

-- Location: LCCOMB_X36_Y18_N2
\inst|cpu_0|R_src2_lo[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[13]~8_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(19)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|D_iw\(19),
	combout => \inst|cpu_0|R_src2_lo[13]~8_combout\);

-- Location: FF_X36_Y18_N3
\inst|cpu_0|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[13]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(13));

-- Location: LCCOMB_X35_Y16_N14
\inst|cpu_0|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~20_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(13),
	combout => \inst|cpu_0|Add1~20_combout\);

-- Location: LCCOMB_X36_Y15_N12
\inst|cpu_0|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~21_combout\ = \inst|cpu_0|E_src2\(12) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(12),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~21_combout\);

-- Location: LCCOMB_X36_Y18_N28
\inst|cpu_0|R_src2_lo[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[11]~10_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(17)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst|cpu_0|R_src2_lo~0_combout\,
	datac => \inst|cpu_0|D_iw\(17),
	datad => \inst|cpu_0|R_src2_use_imm~q\,
	combout => \inst|cpu_0|R_src2_lo[11]~10_combout\);

-- Location: FF_X36_Y18_N29
\inst|cpu_0|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[11]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(11));

-- Location: LCCOMB_X36_Y18_N30
\inst|cpu_0|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~22_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(11),
	combout => \inst|cpu_0|Add1~22_combout\);

-- Location: LCCOMB_X37_Y17_N2
\inst|cpu_0|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~37_combout\ = ((\inst|cpu_0|E_src1\(9) $ (\inst|cpu_0|Add1~24_combout\ $ (!\inst|cpu_0|Add1~36\)))) # (GND)
-- \inst|cpu_0|Add1~38\ = CARRY((\inst|cpu_0|E_src1\(9) & ((\inst|cpu_0|Add1~24_combout\) # (!\inst|cpu_0|Add1~36\))) # (!\inst|cpu_0|E_src1\(9) & (\inst|cpu_0|Add1~24_combout\ & !\inst|cpu_0|Add1~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(9),
	datab => \inst|cpu_0|Add1~24_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~36\,
	combout => \inst|cpu_0|Add1~37_combout\,
	cout => \inst|cpu_0|Add1~38\);

-- Location: LCCOMB_X37_Y17_N4
\inst|cpu_0|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~39_combout\ = (\inst|cpu_0|Add1~23_combout\ & ((\inst|cpu_0|E_src1\(10) & (\inst|cpu_0|Add1~38\ & VCC)) # (!\inst|cpu_0|E_src1\(10) & (!\inst|cpu_0|Add1~38\)))) # (!\inst|cpu_0|Add1~23_combout\ & ((\inst|cpu_0|E_src1\(10) & 
-- (!\inst|cpu_0|Add1~38\)) # (!\inst|cpu_0|E_src1\(10) & ((\inst|cpu_0|Add1~38\) # (GND)))))
-- \inst|cpu_0|Add1~40\ = CARRY((\inst|cpu_0|Add1~23_combout\ & (!\inst|cpu_0|E_src1\(10) & !\inst|cpu_0|Add1~38\)) # (!\inst|cpu_0|Add1~23_combout\ & ((!\inst|cpu_0|Add1~38\) # (!\inst|cpu_0|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~23_combout\,
	datab => \inst|cpu_0|E_src1\(10),
	datad => VCC,
	cin => \inst|cpu_0|Add1~38\,
	combout => \inst|cpu_0|Add1~39_combout\,
	cout => \inst|cpu_0|Add1~40\);

-- Location: LCCOMB_X37_Y17_N6
\inst|cpu_0|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~41_combout\ = ((\inst|cpu_0|Add1~22_combout\ $ (\inst|cpu_0|E_src1\(11) $ (!\inst|cpu_0|Add1~40\)))) # (GND)
-- \inst|cpu_0|Add1~42\ = CARRY((\inst|cpu_0|Add1~22_combout\ & ((\inst|cpu_0|E_src1\(11)) # (!\inst|cpu_0|Add1~40\))) # (!\inst|cpu_0|Add1~22_combout\ & (\inst|cpu_0|E_src1\(11) & !\inst|cpu_0|Add1~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~22_combout\,
	datab => \inst|cpu_0|E_src1\(11),
	datad => VCC,
	cin => \inst|cpu_0|Add1~40\,
	combout => \inst|cpu_0|Add1~41_combout\,
	cout => \inst|cpu_0|Add1~42\);

-- Location: LCCOMB_X37_Y17_N8
\inst|cpu_0|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~43_combout\ = (\inst|cpu_0|E_src1\(12) & ((\inst|cpu_0|Add1~21_combout\ & (\inst|cpu_0|Add1~42\ & VCC)) # (!\inst|cpu_0|Add1~21_combout\ & (!\inst|cpu_0|Add1~42\)))) # (!\inst|cpu_0|E_src1\(12) & ((\inst|cpu_0|Add1~21_combout\ & 
-- (!\inst|cpu_0|Add1~42\)) # (!\inst|cpu_0|Add1~21_combout\ & ((\inst|cpu_0|Add1~42\) # (GND)))))
-- \inst|cpu_0|Add1~44\ = CARRY((\inst|cpu_0|E_src1\(12) & (!\inst|cpu_0|Add1~21_combout\ & !\inst|cpu_0|Add1~42\)) # (!\inst|cpu_0|E_src1\(12) & ((!\inst|cpu_0|Add1~42\) # (!\inst|cpu_0|Add1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(12),
	datab => \inst|cpu_0|Add1~21_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~42\,
	combout => \inst|cpu_0|Add1~43_combout\,
	cout => \inst|cpu_0|Add1~44\);

-- Location: LCCOMB_X37_Y17_N10
\inst|cpu_0|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~45_combout\ = ((\inst|cpu_0|Add1~20_combout\ $ (\inst|cpu_0|E_src1\(13) $ (!\inst|cpu_0|Add1~44\)))) # (GND)
-- \inst|cpu_0|Add1~46\ = CARRY((\inst|cpu_0|Add1~20_combout\ & ((\inst|cpu_0|E_src1\(13)) # (!\inst|cpu_0|Add1~44\))) # (!\inst|cpu_0|Add1~20_combout\ & (\inst|cpu_0|E_src1\(13) & !\inst|cpu_0|Add1~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~20_combout\,
	datab => \inst|cpu_0|E_src1\(13),
	datad => VCC,
	cin => \inst|cpu_0|Add1~44\,
	combout => \inst|cpu_0|Add1~45_combout\,
	cout => \inst|cpu_0|Add1~46\);

-- Location: LCCOMB_X37_Y17_N12
\inst|cpu_0|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~47_combout\ = (\inst|cpu_0|E_src1\(14) & ((\inst|cpu_0|Add1~19_combout\ & (\inst|cpu_0|Add1~46\ & VCC)) # (!\inst|cpu_0|Add1~19_combout\ & (!\inst|cpu_0|Add1~46\)))) # (!\inst|cpu_0|E_src1\(14) & ((\inst|cpu_0|Add1~19_combout\ & 
-- (!\inst|cpu_0|Add1~46\)) # (!\inst|cpu_0|Add1~19_combout\ & ((\inst|cpu_0|Add1~46\) # (GND)))))
-- \inst|cpu_0|Add1~48\ = CARRY((\inst|cpu_0|E_src1\(14) & (!\inst|cpu_0|Add1~19_combout\ & !\inst|cpu_0|Add1~46\)) # (!\inst|cpu_0|E_src1\(14) & ((!\inst|cpu_0|Add1~46\) # (!\inst|cpu_0|Add1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(14),
	datab => \inst|cpu_0|Add1~19_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~46\,
	combout => \inst|cpu_0|Add1~47_combout\,
	cout => \inst|cpu_0|Add1~48\);

-- Location: LCCOMB_X37_Y17_N14
\inst|cpu_0|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~49_combout\ = ((\inst|cpu_0|Add1~18_combout\ $ (\inst|cpu_0|E_src1\(15) $ (!\inst|cpu_0|Add1~48\)))) # (GND)
-- \inst|cpu_0|Add1~50\ = CARRY((\inst|cpu_0|Add1~18_combout\ & ((\inst|cpu_0|E_src1\(15)) # (!\inst|cpu_0|Add1~48\))) # (!\inst|cpu_0|Add1~18_combout\ & (\inst|cpu_0|E_src1\(15) & !\inst|cpu_0|Add1~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~18_combout\,
	datab => \inst|cpu_0|E_src1\(15),
	datad => VCC,
	cin => \inst|cpu_0|Add1~48\,
	combout => \inst|cpu_0|Add1~49_combout\,
	cout => \inst|cpu_0|Add1~50\);

-- Location: LCCOMB_X37_Y17_N16
\inst|cpu_0|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~51_combout\ = (\inst|cpu_0|E_src1\(16) & ((\inst|cpu_0|Add1~17_combout\ & (\inst|cpu_0|Add1~50\ & VCC)) # (!\inst|cpu_0|Add1~17_combout\ & (!\inst|cpu_0|Add1~50\)))) # (!\inst|cpu_0|E_src1\(16) & ((\inst|cpu_0|Add1~17_combout\ & 
-- (!\inst|cpu_0|Add1~50\)) # (!\inst|cpu_0|Add1~17_combout\ & ((\inst|cpu_0|Add1~50\) # (GND)))))
-- \inst|cpu_0|Add1~52\ = CARRY((\inst|cpu_0|E_src1\(16) & (!\inst|cpu_0|Add1~17_combout\ & !\inst|cpu_0|Add1~50\)) # (!\inst|cpu_0|E_src1\(16) & ((!\inst|cpu_0|Add1~50\) # (!\inst|cpu_0|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(16),
	datab => \inst|cpu_0|Add1~17_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~50\,
	combout => \inst|cpu_0|Add1~51_combout\,
	cout => \inst|cpu_0|Add1~52\);

-- Location: LCCOMB_X35_Y17_N2
\inst|cpu_0|F_pc_no_crst_nxt[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[14]~6_combout\ = (\inst|cpu_0|F_pc_no_crst_nxt[14]~5_combout\ & ((\inst|cpu_0|Add1~51_combout\) # ((\inst|cpu_0|R_ctrl_break~q\) # (!\inst|cpu_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_no_crst_nxt[14]~5_combout\,
	datab => \inst|cpu_0|Add1~51_combout\,
	datac => \inst|cpu_0|R_ctrl_break~q\,
	datad => \inst|cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[14]~6_combout\);

-- Location: FF_X35_Y17_N3
\inst|cpu_0|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[14]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(14));

-- Location: LCCOMB_X32_Y15_N28
\inst|cpu_0|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_plus_one[14]~28_combout\ = \inst|cpu_0|F_pc_plus_one[13]~27\ $ (!\inst|cpu_0|F_pc\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|F_pc\(14),
	cin => \inst|cpu_0|F_pc_plus_one[13]~27\,
	combout => \inst|cpu_0|F_pc_plus_one[14]~28_combout\);

-- Location: FF_X34_Y17_N19
\inst|cpu_0|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[16]~0_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[14]~28_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(16));

-- Location: LCCOMB_X37_Y17_N18
\inst|cpu_0|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~68_combout\ = ((\inst|cpu_0|E_src1\(17) $ (\inst|cpu_0|Add1~67_combout\ $ (!\inst|cpu_0|Add1~52\)))) # (GND)
-- \inst|cpu_0|Add1~69\ = CARRY((\inst|cpu_0|E_src1\(17) & ((\inst|cpu_0|Add1~67_combout\) # (!\inst|cpu_0|Add1~52\))) # (!\inst|cpu_0|E_src1\(17) & (\inst|cpu_0|Add1~67_combout\ & !\inst|cpu_0|Add1~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(17),
	datab => \inst|cpu_0|Add1~67_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~52\,
	combout => \inst|cpu_0|Add1~68_combout\,
	cout => \inst|cpu_0|Add1~69\);

-- Location: LCCOMB_X37_Y17_N20
\inst|cpu_0|Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~70_combout\ = (\inst|cpu_0|Add1~66_combout\ & ((\inst|cpu_0|E_src1\(18) & (\inst|cpu_0|Add1~69\ & VCC)) # (!\inst|cpu_0|E_src1\(18) & (!\inst|cpu_0|Add1~69\)))) # (!\inst|cpu_0|Add1~66_combout\ & ((\inst|cpu_0|E_src1\(18) & 
-- (!\inst|cpu_0|Add1~69\)) # (!\inst|cpu_0|E_src1\(18) & ((\inst|cpu_0|Add1~69\) # (GND)))))
-- \inst|cpu_0|Add1~71\ = CARRY((\inst|cpu_0|Add1~66_combout\ & (!\inst|cpu_0|E_src1\(18) & !\inst|cpu_0|Add1~69\)) # (!\inst|cpu_0|Add1~66_combout\ & ((!\inst|cpu_0|Add1~69\) # (!\inst|cpu_0|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~66_combout\,
	datab => \inst|cpu_0|E_src1\(18),
	datad => VCC,
	cin => \inst|cpu_0|Add1~69\,
	combout => \inst|cpu_0|Add1~70_combout\,
	cout => \inst|cpu_0|Add1~71\);

-- Location: LCCOMB_X37_Y17_N22
\inst|cpu_0|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~72_combout\ = ((\inst|cpu_0|Add1~65_combout\ $ (\inst|cpu_0|E_src1\(19) $ (!\inst|cpu_0|Add1~71\)))) # (GND)
-- \inst|cpu_0|Add1~73\ = CARRY((\inst|cpu_0|Add1~65_combout\ & ((\inst|cpu_0|E_src1\(19)) # (!\inst|cpu_0|Add1~71\))) # (!\inst|cpu_0|Add1~65_combout\ & (\inst|cpu_0|E_src1\(19) & !\inst|cpu_0|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~65_combout\,
	datab => \inst|cpu_0|E_src1\(19),
	datad => VCC,
	cin => \inst|cpu_0|Add1~71\,
	combout => \inst|cpu_0|Add1~72_combout\,
	cout => \inst|cpu_0|Add1~73\);

-- Location: LCCOMB_X37_Y17_N24
\inst|cpu_0|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~74_combout\ = (\inst|cpu_0|Add1~64_combout\ & ((\inst|cpu_0|E_src1\(20) & (\inst|cpu_0|Add1~73\ & VCC)) # (!\inst|cpu_0|E_src1\(20) & (!\inst|cpu_0|Add1~73\)))) # (!\inst|cpu_0|Add1~64_combout\ & ((\inst|cpu_0|E_src1\(20) & 
-- (!\inst|cpu_0|Add1~73\)) # (!\inst|cpu_0|E_src1\(20) & ((\inst|cpu_0|Add1~73\) # (GND)))))
-- \inst|cpu_0|Add1~75\ = CARRY((\inst|cpu_0|Add1~64_combout\ & (!\inst|cpu_0|E_src1\(20) & !\inst|cpu_0|Add1~73\)) # (!\inst|cpu_0|Add1~64_combout\ & ((!\inst|cpu_0|Add1~73\) # (!\inst|cpu_0|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~64_combout\,
	datab => \inst|cpu_0|E_src1\(20),
	datad => VCC,
	cin => \inst|cpu_0|Add1~73\,
	combout => \inst|cpu_0|Add1~74_combout\,
	cout => \inst|cpu_0|Add1~75\);

-- Location: LCCOMB_X37_Y17_N26
\inst|cpu_0|Add1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~76_combout\ = ((\inst|cpu_0|Add1~63_combout\ $ (\inst|cpu_0|E_src1\(21) $ (!\inst|cpu_0|Add1~75\)))) # (GND)
-- \inst|cpu_0|Add1~77\ = CARRY((\inst|cpu_0|Add1~63_combout\ & ((\inst|cpu_0|E_src1\(21)) # (!\inst|cpu_0|Add1~75\))) # (!\inst|cpu_0|Add1~63_combout\ & (\inst|cpu_0|E_src1\(21) & !\inst|cpu_0|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~63_combout\,
	datab => \inst|cpu_0|E_src1\(21),
	datad => VCC,
	cin => \inst|cpu_0|Add1~75\,
	combout => \inst|cpu_0|Add1~76_combout\,
	cout => \inst|cpu_0|Add1~77\);

-- Location: LCCOMB_X37_Y17_N28
\inst|cpu_0|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~78_combout\ = (\inst|cpu_0|E_src1\(22) & ((\inst|cpu_0|Add1~62_combout\ & (\inst|cpu_0|Add1~77\ & VCC)) # (!\inst|cpu_0|Add1~62_combout\ & (!\inst|cpu_0|Add1~77\)))) # (!\inst|cpu_0|E_src1\(22) & ((\inst|cpu_0|Add1~62_combout\ & 
-- (!\inst|cpu_0|Add1~77\)) # (!\inst|cpu_0|Add1~62_combout\ & ((\inst|cpu_0|Add1~77\) # (GND)))))
-- \inst|cpu_0|Add1~79\ = CARRY((\inst|cpu_0|E_src1\(22) & (!\inst|cpu_0|Add1~62_combout\ & !\inst|cpu_0|Add1~77\)) # (!\inst|cpu_0|E_src1\(22) & ((!\inst|cpu_0|Add1~77\) # (!\inst|cpu_0|Add1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(22),
	datab => \inst|cpu_0|Add1~62_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~77\,
	combout => \inst|cpu_0|Add1~78_combout\,
	cout => \inst|cpu_0|Add1~79\);

-- Location: LCCOMB_X37_Y17_N30
\inst|cpu_0|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~80_combout\ = ((\inst|cpu_0|Add1~61_combout\ $ (\inst|cpu_0|E_src1\(23) $ (!\inst|cpu_0|Add1~79\)))) # (GND)
-- \inst|cpu_0|Add1~81\ = CARRY((\inst|cpu_0|Add1~61_combout\ & ((\inst|cpu_0|E_src1\(23)) # (!\inst|cpu_0|Add1~79\))) # (!\inst|cpu_0|Add1~61_combout\ & (\inst|cpu_0|E_src1\(23) & !\inst|cpu_0|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~61_combout\,
	datab => \inst|cpu_0|E_src1\(23),
	datad => VCC,
	cin => \inst|cpu_0|Add1~79\,
	combout => \inst|cpu_0|Add1~80_combout\,
	cout => \inst|cpu_0|Add1~81\);

-- Location: LCCOMB_X37_Y16_N0
\inst|cpu_0|Add1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~82_combout\ = (\inst|cpu_0|E_src1\(24) & ((\inst|cpu_0|Add1~60_combout\ & (\inst|cpu_0|Add1~81\ & VCC)) # (!\inst|cpu_0|Add1~60_combout\ & (!\inst|cpu_0|Add1~81\)))) # (!\inst|cpu_0|E_src1\(24) & ((\inst|cpu_0|Add1~60_combout\ & 
-- (!\inst|cpu_0|Add1~81\)) # (!\inst|cpu_0|Add1~60_combout\ & ((\inst|cpu_0|Add1~81\) # (GND)))))
-- \inst|cpu_0|Add1~83\ = CARRY((\inst|cpu_0|E_src1\(24) & (!\inst|cpu_0|Add1~60_combout\ & !\inst|cpu_0|Add1~81\)) # (!\inst|cpu_0|E_src1\(24) & ((!\inst|cpu_0|Add1~81\) # (!\inst|cpu_0|Add1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(24),
	datab => \inst|cpu_0|Add1~60_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~81\,
	combout => \inst|cpu_0|Add1~82_combout\,
	cout => \inst|cpu_0|Add1~83\);

-- Location: LCCOMB_X37_Y16_N2
\inst|cpu_0|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~84_combout\ = ((\inst|cpu_0|E_src1\(25) $ (\inst|cpu_0|Add1~59_combout\ $ (!\inst|cpu_0|Add1~83\)))) # (GND)
-- \inst|cpu_0|Add1~85\ = CARRY((\inst|cpu_0|E_src1\(25) & ((\inst|cpu_0|Add1~59_combout\) # (!\inst|cpu_0|Add1~83\))) # (!\inst|cpu_0|E_src1\(25) & (\inst|cpu_0|Add1~59_combout\ & !\inst|cpu_0|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(25),
	datab => \inst|cpu_0|Add1~59_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~83\,
	combout => \inst|cpu_0|Add1~84_combout\,
	cout => \inst|cpu_0|Add1~85\);

-- Location: LCCOMB_X37_Y16_N4
\inst|cpu_0|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~86_combout\ = (\inst|cpu_0|E_src1\(26) & ((\inst|cpu_0|Add1~58_combout\ & (\inst|cpu_0|Add1~85\ & VCC)) # (!\inst|cpu_0|Add1~58_combout\ & (!\inst|cpu_0|Add1~85\)))) # (!\inst|cpu_0|E_src1\(26) & ((\inst|cpu_0|Add1~58_combout\ & 
-- (!\inst|cpu_0|Add1~85\)) # (!\inst|cpu_0|Add1~58_combout\ & ((\inst|cpu_0|Add1~85\) # (GND)))))
-- \inst|cpu_0|Add1~87\ = CARRY((\inst|cpu_0|E_src1\(26) & (!\inst|cpu_0|Add1~58_combout\ & !\inst|cpu_0|Add1~85\)) # (!\inst|cpu_0|E_src1\(26) & ((!\inst|cpu_0|Add1~85\) # (!\inst|cpu_0|Add1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(26),
	datab => \inst|cpu_0|Add1~58_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~85\,
	combout => \inst|cpu_0|Add1~86_combout\,
	cout => \inst|cpu_0|Add1~87\);

-- Location: LCCOMB_X37_Y16_N6
\inst|cpu_0|Add1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~88_combout\ = ((\inst|cpu_0|Add1~57_combout\ $ (\inst|cpu_0|E_src1\(27) $ (!\inst|cpu_0|Add1~87\)))) # (GND)
-- \inst|cpu_0|Add1~89\ = CARRY((\inst|cpu_0|Add1~57_combout\ & ((\inst|cpu_0|E_src1\(27)) # (!\inst|cpu_0|Add1~87\))) # (!\inst|cpu_0|Add1~57_combout\ & (\inst|cpu_0|E_src1\(27) & !\inst|cpu_0|Add1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~57_combout\,
	datab => \inst|cpu_0|E_src1\(27),
	datad => VCC,
	cin => \inst|cpu_0|Add1~87\,
	combout => \inst|cpu_0|Add1~88_combout\,
	cout => \inst|cpu_0|Add1~89\);

-- Location: LCCOMB_X37_Y16_N8
\inst|cpu_0|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~90_combout\ = (\inst|cpu_0|Add1~56_combout\ & ((\inst|cpu_0|E_src1\(28) & (\inst|cpu_0|Add1~89\ & VCC)) # (!\inst|cpu_0|E_src1\(28) & (!\inst|cpu_0|Add1~89\)))) # (!\inst|cpu_0|Add1~56_combout\ & ((\inst|cpu_0|E_src1\(28) & 
-- (!\inst|cpu_0|Add1~89\)) # (!\inst|cpu_0|E_src1\(28) & ((\inst|cpu_0|Add1~89\) # (GND)))))
-- \inst|cpu_0|Add1~91\ = CARRY((\inst|cpu_0|Add1~56_combout\ & (!\inst|cpu_0|E_src1\(28) & !\inst|cpu_0|Add1~89\)) # (!\inst|cpu_0|Add1~56_combout\ & ((!\inst|cpu_0|Add1~89\) # (!\inst|cpu_0|E_src1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~56_combout\,
	datab => \inst|cpu_0|E_src1\(28),
	datad => VCC,
	cin => \inst|cpu_0|Add1~89\,
	combout => \inst|cpu_0|Add1~90_combout\,
	cout => \inst|cpu_0|Add1~91\);

-- Location: LCCOMB_X37_Y16_N10
\inst|cpu_0|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~92_combout\ = ((\inst|cpu_0|Add1~55_combout\ $ (\inst|cpu_0|E_src1\(29) $ (!\inst|cpu_0|Add1~91\)))) # (GND)
-- \inst|cpu_0|Add1~93\ = CARRY((\inst|cpu_0|Add1~55_combout\ & ((\inst|cpu_0|E_src1\(29)) # (!\inst|cpu_0|Add1~91\))) # (!\inst|cpu_0|Add1~55_combout\ & (\inst|cpu_0|E_src1\(29) & !\inst|cpu_0|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~55_combout\,
	datab => \inst|cpu_0|E_src1\(29),
	datad => VCC,
	cin => \inst|cpu_0|Add1~91\,
	combout => \inst|cpu_0|Add1~92_combout\,
	cout => \inst|cpu_0|Add1~93\);

-- Location: LCCOMB_X37_Y16_N12
\inst|cpu_0|Add1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~94_combout\ = (\inst|cpu_0|Add1~54_combout\ & ((\inst|cpu_0|E_src1\(30) & (\inst|cpu_0|Add1~93\ & VCC)) # (!\inst|cpu_0|E_src1\(30) & (!\inst|cpu_0|Add1~93\)))) # (!\inst|cpu_0|Add1~54_combout\ & ((\inst|cpu_0|E_src1\(30) & 
-- (!\inst|cpu_0|Add1~93\)) # (!\inst|cpu_0|E_src1\(30) & ((\inst|cpu_0|Add1~93\) # (GND)))))
-- \inst|cpu_0|Add1~95\ = CARRY((\inst|cpu_0|Add1~54_combout\ & (!\inst|cpu_0|E_src1\(30) & !\inst|cpu_0|Add1~93\)) # (!\inst|cpu_0|Add1~54_combout\ & ((!\inst|cpu_0|Add1~93\) # (!\inst|cpu_0|E_src1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~54_combout\,
	datab => \inst|cpu_0|E_src1\(30),
	datad => VCC,
	cin => \inst|cpu_0|Add1~93\,
	combout => \inst|cpu_0|Add1~94_combout\,
	cout => \inst|cpu_0|Add1~95\);

-- Location: LCCOMB_X34_Y16_N10
\inst|cpu_0|W_alu_result[31]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[31]~19_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[31]~18_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|E_logic_result[31]~18_combout\,
	datad => \inst|cpu_0|Add1~96_combout\,
	combout => \inst|cpu_0|W_alu_result[31]~19_combout\);

-- Location: FF_X34_Y16_N11
\inst|cpu_0|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[31]~19_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(31));

-- Location: LCCOMB_X23_Y19_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~31_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~31_combout\);

-- Location: FF_X23_Y19_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(31));

-- Location: FF_X26_Y20_N25
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X26_Y20_N24
\inst|cpu_0|av_ld_byte3_data_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~3_combout\ = (\inst|sram|the_altsyncram|auto_generated|q_a\(31) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\inst|sram|the_altsyncram|auto_generated|q_a\(31) & (((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(31),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~3_combout\);

-- Location: LCCOMB_X27_Y20_N12
\inst|cpu_0|av_ld_byte3_data_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~4_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|cpu_0|av_fill_bit~0_combout\)) # (!\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte3_data_nxt~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datac => \inst|cpu_0|av_ld_aligning_data~q\,
	datad => \inst|cpu_0|av_ld_byte3_data_nxt~3_combout\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~4_combout\);

-- Location: FF_X27_Y20_N13
\inst|cpu_0|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(7));

-- Location: LCCOMB_X34_Y16_N28
\inst|cpu_0|W_rf_wr_data[31]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[31]~22_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte3_data\(7))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(31) & ((!\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(31),
	datab => \inst|cpu_0|R_ctrl_ld~q\,
	datac => \inst|cpu_0|av_ld_byte3_data\(7),
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[31]~22_combout\);

-- Location: LCCOMB_X35_Y18_N20
\inst|cpu_0|E_src2[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src2[30]~2_combout\ = (\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|D_iw\(21),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst|cpu_0|E_src2[30]~2_combout\);

-- Location: FF_X35_Y18_N21
\inst|cpu_0|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src2[30]~2_combout\,
	asdata => \inst|cpu_0|D_iw\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|R_src2_hi~0_combout\,
	sload => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(30));

-- Location: LCCOMB_X37_Y16_N26
\inst|cpu_0|E_logic_result[30]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[30]~19_combout\ = (\inst|cpu_0|E_src2\(30) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(30)))))) # (!\inst|cpu_0|E_src2\(30) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(30)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src2\(30),
	datad => \inst|cpu_0|E_src1\(30),
	combout => \inst|cpu_0|E_logic_result[30]~19_combout\);

-- Location: LCCOMB_X34_Y16_N20
\inst|cpu_0|W_alu_result[30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[30]~20_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[30]~19_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|E_logic_result[30]~19_combout\,
	datad => \inst|cpu_0|Add1~94_combout\,
	combout => \inst|cpu_0|W_alu_result[30]~20_combout\);

-- Location: FF_X34_Y16_N21
\inst|cpu_0|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[30]~20_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(30));

-- Location: LCCOMB_X34_Y16_N30
\inst|cpu_0|W_rf_wr_data[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[30]~23_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte3_data\(6))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_alu_result\(30) & !\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data\(6),
	datab => \inst|cpu_0|W_alu_result\(30),
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[30]~23_combout\);

-- Location: FF_X29_Y18_N29
\inst|cpu_0|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[29]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(29));

-- Location: LCCOMB_X29_Y18_N14
\inst|mm_interconnect_0|cmd_mux_003|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(29),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\);

-- Location: LCCOMB_X26_Y16_N16
\inst|mm_interconnect_0|cmd_mux_003|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(35) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_byteenable\(3),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(35));

-- Location: M9K_X33_Y24_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y20_N10
\inst|cpu_0|av_ld_byte3_data_nxt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~8_combout\ = (\inst|sram|the_altsyncram|auto_generated|q_a\(29) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\inst|sram|the_altsyncram|auto_generated|q_a\(29) & (((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(29),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X27_Y20_N16
\inst|cpu_0|av_ld_byte3_data_nxt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~9_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|cpu_0|av_ld_byte3_data_nxt~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data_nxt~8_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X27_Y20_N17
\inst|cpu_0|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(5));

-- Location: LCCOMB_X36_Y16_N6
\inst|cpu_0|W_alu_result[29]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[29]~21_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[29]~20_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|Add1~92_combout\,
	datad => \inst|cpu_0|E_logic_result[29]~20_combout\,
	combout => \inst|cpu_0|W_alu_result[29]~21_combout\);

-- Location: FF_X36_Y16_N7
\inst|cpu_0|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[29]~21_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(29));

-- Location: LCCOMB_X32_Y20_N10
\inst|cpu_0|W_rf_wr_data[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[29]~24_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte3_data\(5))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & ((\inst|cpu_0|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|E_alu_result~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data\(5),
	datad => \inst|cpu_0|W_alu_result\(29),
	combout => \inst|cpu_0|W_rf_wr_data[29]~24_combout\);

-- Location: LCCOMB_X36_Y17_N4
\inst|cpu_0|R_src1[28]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[28]~43_combout\ = (!\inst|cpu_0|R_src1~35_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|cpu_0|R_src1[28]~43_combout\);

-- Location: FF_X36_Y17_N5
\inst|cpu_0|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[28]~43_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(28));

-- Location: LCCOMB_X36_Y16_N26
\inst|cpu_0|E_logic_result[28]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[28]~21_combout\ = (\inst|cpu_0|E_src1\(28) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(28)))))) # (!\inst|cpu_0|E_src1\(28) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(28)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src1\(28),
	datad => \inst|cpu_0|E_src2\(28),
	combout => \inst|cpu_0|E_logic_result[28]~21_combout\);

-- Location: LCCOMB_X36_Y16_N0
\inst|cpu_0|W_alu_result[28]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[28]~22_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[28]~21_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[28]~21_combout\,
	datab => \inst|cpu_0|Add1~90_combout\,
	datad => \inst|cpu_0|R_ctrl_logic~q\,
	combout => \inst|cpu_0|W_alu_result[28]~22_combout\);

-- Location: FF_X36_Y16_N1
\inst|cpu_0|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[28]~22_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(28));

-- Location: LCCOMB_X34_Y20_N16
\inst|cpu_0|W_rf_wr_data[28]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[28]~25_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte3_data\(4))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(28) & (!\inst|cpu_0|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|W_alu_result\(28),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|av_ld_byte3_data\(4),
	combout => \inst|cpu_0|W_rf_wr_data[28]~25_combout\);

-- Location: LCCOMB_X36_Y17_N30
\inst|cpu_0|R_src1[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[27]~44_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[27]~44_combout\);

-- Location: FF_X36_Y17_N31
\inst|cpu_0|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[27]~44_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(27));

-- Location: LCCOMB_X36_Y16_N18
\inst|cpu_0|W_alu_result[27]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[27]~23_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[27]~22_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~88_combout\,
	datab => \inst|cpu_0|E_logic_result[27]~22_combout\,
	datad => \inst|cpu_0|R_ctrl_logic~q\,
	combout => \inst|cpu_0|W_alu_result[27]~23_combout\);

-- Location: FF_X36_Y16_N19
\inst|cpu_0|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[27]~23_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(27));

-- Location: LCCOMB_X35_Y16_N22
\inst|cpu_0|W_rf_wr_data[27]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[27]~26_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte3_data\(3))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((!\inst|cpu_0|E_alu_result~0_combout\ & \inst|cpu_0|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data\(3),
	datab => \inst|cpu_0|E_alu_result~0_combout\,
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|W_alu_result\(27),
	combout => \inst|cpu_0|W_rf_wr_data[27]~26_combout\);

-- Location: LCCOMB_X29_Y18_N8
\inst|cpu_0|d_writedata[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[29]~5_combout\ = (\inst|cpu_0|Equal133~0_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst|cpu_0|Equal133~0_combout\,
	combout => \inst|cpu_0|d_writedata[29]~5_combout\);

-- Location: FF_X29_Y18_N9
\inst|cpu_0|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[29]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(13));

-- Location: LCCOMB_X25_Y18_N2
\inst|mm_interconnect_0|cmd_mux_002|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(13),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: FF_X25_Y18_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(13));

-- Location: LCCOMB_X18_Y22_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[13]~17_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(13))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(13),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(13),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[13]~17_combout\);

-- Location: LCCOMB_X23_Y19_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~6_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~6_combout\);

-- Location: FF_X23_Y19_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(26));

-- Location: FF_X27_Y19_N25
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X27_Y19_N24
\inst|cpu_0|av_ld_byte3_data_nxt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~16_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(26) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X27_Y20_N24
\inst|cpu_0|av_ld_byte3_data_nxt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~18_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_fill_bit~0_combout\)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte3_data_nxt~17_combout\) # 
-- ((\inst|cpu_0|av_ld_byte3_data_nxt~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data_nxt~17_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data_nxt~16_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~18_combout\);

-- Location: FF_X27_Y20_N25
\inst|cpu_0|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(2));

-- Location: LCCOMB_X36_Y16_N20
\inst|cpu_0|W_alu_result[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[26]~24_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[26]~23_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~86_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|E_logic_result[26]~23_combout\,
	combout => \inst|cpu_0|W_alu_result[26]~24_combout\);

-- Location: FF_X36_Y16_N21
\inst|cpu_0|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[26]~24_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(26));

-- Location: LCCOMB_X32_Y20_N26
\inst|cpu_0|W_rf_wr_data[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[26]~27_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte3_data\(2))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & ((\inst|cpu_0|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|E_alu_result~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data\(2),
	datad => \inst|cpu_0|W_alu_result\(26),
	combout => \inst|cpu_0|W_rf_wr_data[26]~27_combout\);

-- Location: FF_X29_Y18_N11
\inst|cpu_0|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[25]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(25));

-- Location: LCCOMB_X29_Y18_N0
\inst|mm_interconnect_0|cmd_mux_003|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(25),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\);

-- Location: M9K_X33_Y19_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N10
\inst|cpu_0|av_ld_byte3_data_nxt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~20_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\inst|sram|the_altsyncram|auto_generated|q_a\(25) & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|sram|the_altsyncram|auto_generated|q_a\(25) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(25),
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCCOMB_X27_Y20_N10
\inst|cpu_0|av_ld_byte3_data_nxt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~21_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_fill_bit~0_combout\)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte3_data_nxt~19_combout\) # 
-- ((\inst|cpu_0|av_ld_byte3_data_nxt~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data_nxt~19_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data_nxt~20_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~21_combout\);

-- Location: FF_X27_Y20_N11
\inst|cpu_0|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~21_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(1));

-- Location: LCCOMB_X36_Y19_N12
\inst|cpu_0|W_alu_result[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[25]~25_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[25]~24_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[25]~24_combout\,
	datab => \inst|cpu_0|Add1~84_combout\,
	datad => \inst|cpu_0|R_ctrl_logic~q\,
	combout => \inst|cpu_0|W_alu_result[25]~25_combout\);

-- Location: FF_X36_Y19_N13
\inst|cpu_0|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[25]~25_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(25));

-- Location: LCCOMB_X34_Y20_N0
\inst|cpu_0|W_rf_wr_data[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[25]~28_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte3_data\(1))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((!\inst|cpu_0|E_alu_result~0_combout\ & \inst|cpu_0|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte3_data\(1),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|W_alu_result\(25),
	combout => \inst|cpu_0|W_rf_wr_data[25]~28_combout\);

-- Location: LCCOMB_X36_Y17_N20
\inst|cpu_0|R_src1[24]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[24]~47_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[24]~47_combout\);

-- Location: FF_X36_Y17_N21
\inst|cpu_0|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[24]~47_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(24));

-- Location: LCCOMB_X36_Y19_N22
\inst|cpu_0|W_alu_result[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[24]~26_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[24]~25_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~82_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|E_logic_result[24]~25_combout\,
	combout => \inst|cpu_0|W_alu_result[24]~26_combout\);

-- Location: FF_X36_Y19_N23
\inst|cpu_0|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[24]~26_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(24));

-- Location: LCCOMB_X34_Y20_N18
\inst|cpu_0|W_rf_wr_data[24]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[24]~29_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte3_data\(0))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((!\inst|cpu_0|E_alu_result~0_combout\ & \inst|cpu_0|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte3_data\(0),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|W_alu_result\(24),
	combout => \inst|cpu_0|W_rf_wr_data[24]~29_combout\);

-- Location: LCCOMB_X35_Y17_N18
\inst|cpu_0|R_src1[23]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[23]~39_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[23]~39_combout\);

-- Location: FF_X35_Y17_N19
\inst|cpu_0|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[23]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(23));

-- Location: LCCOMB_X34_Y16_N16
\inst|cpu_0|W_alu_result[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[23]~18_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[23]~16_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|Add1~80_combout\,
	datad => \inst|cpu_0|E_logic_result[23]~16_combout\,
	combout => \inst|cpu_0|W_alu_result[23]~18_combout\);

-- Location: FF_X34_Y16_N17
\inst|cpu_0|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[23]~18_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(23));

-- Location: LCCOMB_X34_Y20_N12
\inst|cpu_0|W_rf_wr_data[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[23]~21_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte2_data\(7))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(23) & (!\inst|cpu_0|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|W_alu_result\(23),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|av_ld_byte2_data\(7),
	combout => \inst|cpu_0|W_rf_wr_data[23]~21_combout\);

-- Location: LCCOMB_X36_Y17_N22
\inst|cpu_0|R_src1[22]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[22]~48_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[22]~48_combout\);

-- Location: FF_X36_Y17_N23
\inst|cpu_0|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[22]~48_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(22));

-- Location: LCCOMB_X36_Y19_N30
\inst|cpu_0|E_logic_result[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[22]~26_combout\ = (\inst|cpu_0|E_src1\(22) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(22)))))) # (!\inst|cpu_0|E_src1\(22) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(22)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|E_src1\(22),
	datad => \inst|cpu_0|E_src2\(22),
	combout => \inst|cpu_0|E_logic_result[22]~26_combout\);

-- Location: LCCOMB_X36_Y19_N0
\inst|cpu_0|W_alu_result[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[22]~27_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[22]~26_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[22]~26_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|Add1~78_combout\,
	combout => \inst|cpu_0|W_alu_result[22]~27_combout\);

-- Location: FF_X36_Y19_N1
\inst|cpu_0|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[22]~27_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(22));

-- Location: LCCOMB_X32_Y20_N4
\inst|cpu_0|W_rf_wr_data[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[22]~30_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte2_data\(6))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(22) & ((!\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|W_alu_result\(22),
	datac => \inst|cpu_0|av_ld_byte2_data\(6),
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[22]~30_combout\);

-- Location: LCCOMB_X36_Y17_N24
\inst|cpu_0|R_src1[21]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[21]~49_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[21]~49_combout\);

-- Location: FF_X36_Y17_N25
\inst|cpu_0|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[21]~49_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(21));

-- Location: LCCOMB_X36_Y19_N8
\inst|cpu_0|E_logic_result[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[21]~27_combout\ = (\inst|cpu_0|E_src1\(21) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(21)))))) # (!\inst|cpu_0|E_src1\(21) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(21)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|E_src1\(21),
	datac => \inst|cpu_0|R_logic_op\(1),
	datad => \inst|cpu_0|E_src2\(21),
	combout => \inst|cpu_0|E_logic_result[21]~27_combout\);

-- Location: LCCOMB_X36_Y19_N10
\inst|cpu_0|W_alu_result[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[21]~28_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[21]~27_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|E_logic_result[21]~27_combout\,
	datad => \inst|cpu_0|Add1~76_combout\,
	combout => \inst|cpu_0|W_alu_result[21]~28_combout\);

-- Location: FF_X36_Y19_N11
\inst|cpu_0|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[21]~28_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(21));

-- Location: LCCOMB_X32_Y20_N30
\inst|cpu_0|W_rf_wr_data[21]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[21]~31_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte2_data\(5))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & ((\inst|cpu_0|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|E_alu_result~0_combout\,
	datac => \inst|cpu_0|av_ld_byte2_data\(5),
	datad => \inst|cpu_0|W_alu_result\(21),
	combout => \inst|cpu_0|W_rf_wr_data[21]~31_combout\);

-- Location: FF_X25_Y18_N1
\inst|cpu_0|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[28]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(28));

-- Location: LCCOMB_X26_Y19_N14
\inst|mm_interconnect_0|cmd_mux_003|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|d_writedata\(28),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\);

-- Location: M9K_X22_Y20_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N12
\inst|cpu_0|av_ld_byte3_data_nxt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~11_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(28))))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X27_Y20_N18
\inst|cpu_0|av_ld_byte3_data_nxt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~12_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_fill_bit~0_combout\)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte3_data_nxt~10_combout\) # 
-- ((\inst|cpu_0|av_ld_byte3_data_nxt~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data_nxt~11_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~12_combout\);

-- Location: FF_X27_Y20_N19
\inst|cpu_0|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(4));

-- Location: FF_X34_Y20_N27
\inst|cpu_0|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[4]~4_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(4));

-- Location: LCCOMB_X38_Y17_N4
\inst|cpu_0|W_alu_result[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[20]~29_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[20]~28_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[20]~28_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|Add1~74_combout\,
	combout => \inst|cpu_0|W_alu_result[20]~29_combout\);

-- Location: FF_X38_Y17_N5
\inst|cpu_0|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[20]~29_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(20));

-- Location: LCCOMB_X34_Y20_N28
\inst|cpu_0|W_rf_wr_data[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[20]~32_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte2_data\(4))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & ((\inst|cpu_0|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_result~0_combout\,
	datab => \inst|cpu_0|av_ld_byte2_data\(4),
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|W_alu_result\(20),
	combout => \inst|cpu_0|W_rf_wr_data[20]~32_combout\);

-- Location: FF_X29_Y18_N3
\inst|cpu_0|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[27]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(27));

-- Location: LCCOMB_X29_Y18_N4
\inst|mm_interconnect_0|cmd_mux_003|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(27),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\);

-- Location: M9K_X33_Y26_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N30
\inst|cpu_0|av_ld_byte3_data_nxt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~14_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(27))))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X27_Y20_N4
\inst|cpu_0|av_ld_byte3_data_nxt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~15_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_fill_bit~0_combout\)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte3_data_nxt~13_combout\) # 
-- ((\inst|cpu_0|av_ld_byte3_data_nxt~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data_nxt~13_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data_nxt~14_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X27_Y20_N5
\inst|cpu_0|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(3));

-- Location: FF_X32_Y20_N29
\inst|cpu_0|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[3]~5_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X38_Y17_N14
\inst|cpu_0|W_alu_result[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[19]~30_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[19]~29_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|Add1~72_combout\,
	datad => \inst|cpu_0|E_logic_result[19]~29_combout\,
	combout => \inst|cpu_0|W_alu_result[19]~30_combout\);

-- Location: FF_X38_Y17_N15
\inst|cpu_0|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[19]~30_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(19));

-- Location: LCCOMB_X38_Y17_N12
\inst|cpu_0|W_rf_wr_data[19]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[19]~33_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte2_data\(3))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_alu_result\(19) & !\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte2_data\(3),
	datac => \inst|cpu_0|W_alu_result\(19),
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[19]~33_combout\);

-- Location: LCCOMB_X36_Y17_N6
\inst|cpu_0|R_src1[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[18]~52_combout\ = (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & (!\inst|cpu_0|R_src1~35_combout\ & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|E_valid~q\,
	combout => \inst|cpu_0|R_src1[18]~52_combout\);

-- Location: FF_X36_Y17_N7
\inst|cpu_0|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[18]~52_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(18));

-- Location: LCCOMB_X38_Y17_N8
\inst|cpu_0|W_alu_result[18]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[18]~31_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[18]~30_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~70_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|E_logic_result[18]~30_combout\,
	combout => \inst|cpu_0|W_alu_result[18]~31_combout\);

-- Location: FF_X38_Y17_N9
\inst|cpu_0|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[18]~31_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(18));

-- Location: LCCOMB_X23_Y19_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~25_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~25_combout\);

-- Location: FF_X23_Y19_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(18));

-- Location: FF_X26_Y20_N3
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X26_Y20_N2
\inst|mm_interconnect_0|rsp_mux|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~33_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~33_combout\);

-- Location: FF_X31_Y21_N13
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X27_Y21_N26
\inst|mm_interconnect_0|rsp_mux|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~34_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) 
-- & (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~34_combout\);

-- Location: LCCOMB_X27_Y20_N14
\inst|mm_interconnect_0|rsp_mux|src_payload~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~35_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~33_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~34_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \inst|sram|the_altsyncram|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~33_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~34_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~35_combout\);

-- Location: LCCOMB_X32_Y20_N22
\inst|cpu_0|av_ld_byte2_data[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[2]~6_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~35_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte2_data[2]~6_combout\);

-- Location: FF_X32_Y20_N23
\inst|cpu_0|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[2]~6_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X38_Y17_N22
\inst|cpu_0|W_rf_wr_data[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[18]~34_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte2_data\(2))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & (\inst|cpu_0|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_result~0_combout\,
	datab => \inst|cpu_0|R_ctrl_ld~q\,
	datac => \inst|cpu_0|W_alu_result\(18),
	datad => \inst|cpu_0|av_ld_byte2_data\(2),
	combout => \inst|cpu_0|W_rf_wr_data[18]~34_combout\);

-- Location: LCCOMB_X27_Y18_N12
\inst|cpu_0|E_st_data[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[22]~0_combout\ = (\inst|cpu_0|D_iw\(4) & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\inst|cpu_0|D_iw\(4) & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(4),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|cpu_0|E_st_data[22]~0_combout\);

-- Location: FF_X27_Y18_N13
\inst|cpu_0|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[22]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(22));

-- Location: LCCOMB_X27_Y18_N2
\inst|mm_interconnect_0|cmd_mux_002|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(22),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: FF_X27_Y18_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(22));

-- Location: LCCOMB_X21_Y19_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[22]~4_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(22))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(22),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(22),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[22]~4_combout\);

-- Location: LCCOMB_X26_Y18_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~26_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~26_combout\);

-- Location: FF_X26_Y18_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(17));

-- Location: FF_X29_Y20_N21
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X28_Y18_N4
\inst|mm_interconnect_0|cmd_mux_003|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(17),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\);

-- Location: M9K_X33_Y12_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: FF_X31_Y21_N11
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X29_Y20_N12
\inst|mm_interconnect_0|rsp_mux|src_payload~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~36_combout\ = (\inst|sram|the_altsyncram|auto_generated|q_a\(17) & ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|sram|the_altsyncram|auto_generated|q_a\(17) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(17),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~36_combout\);

-- Location: LCCOMB_X29_Y20_N20
\inst|mm_interconnect_0|rsp_mux|src_payload~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~37_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~36_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~36_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~37_combout\);

-- Location: LCCOMB_X34_Y20_N4
\inst|cpu_0|av_ld_byte2_data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[1]~7_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~37_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte2_data[1]~7_combout\);

-- Location: FF_X34_Y20_N5
\inst|cpu_0|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[1]~7_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(1));

-- Location: LCCOMB_X38_Y17_N18
\inst|cpu_0|W_alu_result[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[17]~17_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[17]~31_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|Add1~68_combout\,
	datad => \inst|cpu_0|E_logic_result[17]~31_combout\,
	combout => \inst|cpu_0|W_alu_result[17]~17_combout\);

-- Location: FF_X38_Y17_N19
\inst|cpu_0|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[17]~17_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(17));

-- Location: LCCOMB_X34_Y20_N20
\inst|cpu_0|W_rf_wr_data[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[17]~20_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte2_data\(1))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & ((\inst|cpu_0|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_result~0_combout\,
	datab => \inst|cpu_0|av_ld_byte2_data\(1),
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|W_alu_result\(17),
	combout => \inst|cpu_0|W_rf_wr_data[17]~20_combout\);

-- Location: FF_X29_Y18_N25
\inst|cpu_0|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[24]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(24));

-- Location: LCCOMB_X29_Y18_N6
\inst|mm_interconnect_0|cmd_mux_003|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(24),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\);

-- Location: M9K_X33_Y13_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N28
\inst|cpu_0|av_ld_byte3_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~1_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(24))))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(24),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~1_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst|cpu_0|av_ld_byte3_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte3_data_nxt~2_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_fill_bit~0_combout\)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte3_data_nxt~0_combout\) # 
-- ((\inst|cpu_0|av_ld_byte3_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte3_data_nxt~0_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datac => \inst|cpu_0|av_ld_byte3_data_nxt~1_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte3_data_nxt~2_combout\);

-- Location: FF_X27_Y20_N3
\inst|cpu_0|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte3_data_nxt~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte3_data\(0));

-- Location: FF_X34_Y20_N23
\inst|cpu_0|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[0]~0_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(0));

-- Location: LCCOMB_X32_Y17_N0
\inst|cpu_0|E_wrctl_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_wrctl_status~0_combout\ = (!\inst|cpu_0|D_iw\(7) & !\inst|cpu_0|D_iw\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|D_iw\(7),
	datad => \inst|cpu_0|D_iw\(6),
	combout => \inst|cpu_0|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X31_Y17_N16
\inst|cpu_0|Equal101~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal101~6_combout\ = (\inst|cpu_0|D_iw\(14) & (\inst|cpu_0|Equal101~1_combout\ & (\inst|cpu_0|D_ctrl_retaddr~0_combout\ & \inst|cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(14),
	datab => \inst|cpu_0|Equal101~1_combout\,
	datac => \inst|cpu_0|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu_0|D_iw\(12),
	combout => \inst|cpu_0|Equal101~6_combout\);

-- Location: FF_X31_Y17_N17
\inst|cpu_0|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|Equal101~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X32_Y17_N6
\inst|cpu_0|W_ienable_reg_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_ienable_reg_nxt~1_combout\ = (!\inst|cpu_0|D_iw\(8) & (\inst|cpu_0|D_iw\(7) & (\inst|cpu_0|R_ctrl_wrctl_inst~q\ & \inst|cpu_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(8),
	datab => \inst|cpu_0|D_iw\(7),
	datac => \inst|cpu_0|R_ctrl_wrctl_inst~q\,
	datad => \inst|cpu_0|D_iw\(6),
	combout => \inst|cpu_0|W_ienable_reg_nxt~1_combout\);

-- Location: LCCOMB_X35_Y17_N28
\inst|cpu_0|W_ienable_reg[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_ienable_reg[16]~0_combout\ = (\inst|cpu_0|W_ienable_reg_nxt~1_combout\ & ((\inst|cpu_0|E_valid~q\ & ((\inst|cpu_0|E_src1\(16)))) # (!\inst|cpu_0|E_valid~q\ & (\inst|cpu_0|W_ienable_reg\(16))))) # (!\inst|cpu_0|W_ienable_reg_nxt~1_combout\ & 
-- (((\inst|cpu_0|W_ienable_reg\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_ienable_reg_nxt~1_combout\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|W_ienable_reg\(16),
	datad => \inst|cpu_0|E_src1\(16),
	combout => \inst|cpu_0|W_ienable_reg[16]~0_combout\);

-- Location: FF_X35_Y17_N29
\inst|cpu_0|W_ienable_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_ienable_reg[16]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_ienable_reg\(16));

-- Location: LCCOMB_X32_Y17_N22
\inst|cpu_0|E_control_rd_data[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_control_rd_data[16]~2_combout\ = (!\inst|cpu_0|D_iw\(8) & (\inst|cpu_0|D_iw\(6) & (\inst|cpu_0|D_iw\(7) & \inst|cpu_0|W_ienable_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(8),
	datab => \inst|cpu_0|D_iw\(6),
	datac => \inst|cpu_0|D_iw\(7),
	datad => \inst|cpu_0|W_ienable_reg\(16),
	combout => \inst|cpu_0|E_control_rd_data[16]~2_combout\);

-- Location: LCCOMB_X32_Y17_N12
\inst|cpu_0|E_control_rd_data[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_control_rd_data[16]~3_combout\ = (\inst|cpu_0|E_control_rd_data[16]~2_combout\) # ((\inst|cpu_0|W_ipending_reg\(16) & (\inst|cpu_0|E_wrctl_status~0_combout\ & \inst|cpu_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_ipending_reg\(16),
	datab => \inst|cpu_0|E_wrctl_status~0_combout\,
	datac => \inst|cpu_0|E_control_rd_data[16]~2_combout\,
	datad => \inst|cpu_0|D_iw\(8),
	combout => \inst|cpu_0|E_control_rd_data[16]~3_combout\);

-- Location: FF_X32_Y17_N13
\inst|cpu_0|W_control_rd_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_control_rd_data[16]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_control_rd_data\(16));

-- Location: LCCOMB_X35_Y16_N24
\inst|cpu_0|W_alu_result[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[16]~0_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[16]~1_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|E_logic_result[16]~1_combout\,
	datad => \inst|cpu_0|Add1~51_combout\,
	combout => \inst|cpu_0|W_alu_result[16]~0_combout\);

-- Location: FF_X35_Y16_N25
\inst|cpu_0|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[16]~0_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(16));

-- Location: LCCOMB_X35_Y16_N0
\inst|cpu_0|W_rf_wr_data[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[16]~10_combout\ = (!\inst|cpu_0|R_ctrl_br_cmp~q\ & ((\inst|cpu_0|R_ctrl_rdctl_inst~q\ & (\inst|cpu_0|W_control_rd_data\(16))) # (!\inst|cpu_0|R_ctrl_rdctl_inst~q\ & ((\inst|cpu_0|W_alu_result\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_rdctl_inst~q\,
	datab => \inst|cpu_0|R_ctrl_br_cmp~q\,
	datac => \inst|cpu_0|W_control_rd_data\(16),
	datad => \inst|cpu_0|W_alu_result\(16),
	combout => \inst|cpu_0|W_rf_wr_data[16]~10_combout\);

-- Location: LCCOMB_X34_Y20_N24
\inst|cpu_0|W_rf_wr_data[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[16]~11_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte2_data\(0))) # (!\inst|cpu_0|R_ctrl_ld~q\ & ((\inst|cpu_0|W_rf_wr_data[16]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte2_data\(0),
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|W_rf_wr_data[16]~10_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[16]~11_combout\);

-- Location: LCCOMB_X28_Y18_N10
\inst|cpu_0|E_st_data[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[20]~4_combout\ = (\inst|cpu_0|D_iw\(4) & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\inst|cpu_0|D_iw\(4) & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(4),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|cpu_0|E_st_data[20]~4_combout\);

-- Location: FF_X28_Y18_N11
\inst|cpu_0|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[20]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(20));

-- Location: LCCOMB_X28_Y18_N8
\inst|mm_interconnect_0|cmd_mux_002|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(20),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: FF_X28_Y18_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(20));

-- Location: LCCOMB_X20_Y19_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~21_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X20_Y19_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X20_Y19_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(22)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(22),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(22),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X20_Y22_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~62_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(24)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~61_combout\ & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~61_combout\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~61_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X20_Y22_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X19_Y22_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(23),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X19_Y22_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X21_Y18_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~18_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X21_Y18_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X21_Y18_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[20]~23_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(20)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(20),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(20),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[20]~23_combout\);

-- Location: LCCOMB_X23_Y19_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~22_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~22_combout\);

-- Location: FF_X23_Y19_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(21));

-- Location: FF_X27_Y20_N1
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X25_Y21_N2
\inst|mm_interconnect_0|rsp_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|sram|the_altsyncram|auto_generated|q_a\(21) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(21),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X27_Y17_N18
\inst|cpu_0|F_iw[21]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[21]~36_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\) # (((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(21) & \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\,
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[21]~36_combout\);

-- Location: FF_X27_Y17_N19
\inst|cpu_0|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[21]~36_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(21));

-- Location: LCCOMB_X34_Y18_N14
\inst|cpu_0|R_src2_lo[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[15]~6_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(21))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(21),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|cpu_0|R_src2_lo~0_combout\,
	combout => \inst|cpu_0|R_src2_lo[15]~6_combout\);

-- Location: FF_X34_Y18_N15
\inst|cpu_0|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[15]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(15));

-- Location: LCCOMB_X35_Y16_N20
\inst|cpu_0|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~18_combout\ = \inst|cpu_0|E_src2\(15) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(15),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~18_combout\);

-- Location: LCCOMB_X35_Y16_N26
\inst|cpu_0|W_alu_result[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[15]~1_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[15]~2_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|Add1~49_combout\,
	datad => \inst|cpu_0|E_logic_result[15]~2_combout\,
	combout => \inst|cpu_0|W_alu_result[15]~1_combout\);

-- Location: FF_X35_Y16_N27
\inst|cpu_0|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[15]~1_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(15));

-- Location: LCCOMB_X35_Y16_N2
\inst|cpu_0|W_rf_wr_data[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[15]~12_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte1_data\(7))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(15) & ((!\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(15),
	datab => \inst|cpu_0|av_ld_byte1_data\(7),
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[15]~12_combout\);

-- Location: LCCOMB_X28_Y18_N2
\inst|cpu_0|E_st_data[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[17]~7_combout\ = (\inst|cpu_0|D_iw\(4) & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (!\inst|cpu_0|D_iw\(4) & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(4),
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|cpu_0|E_st_data[17]~7_combout\);

-- Location: FF_X28_Y18_N3
\inst|cpu_0|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[17]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(17));

-- Location: LCCOMB_X28_Y18_N14
\inst|mm_interconnect_0|cmd_mux_002|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(17),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: FF_X28_Y18_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(17));

-- Location: LCCOMB_X20_Y18_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~30_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(20))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X20_Y18_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X21_Y18_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[17]~26_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(17)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(17),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(17),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[17]~26_combout\);

-- Location: LCCOMB_X23_Y19_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~2_combout\);

-- Location: FF_X23_Y19_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(22));

-- Location: FF_X28_Y17_N17
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X31_Y21_N20
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X31_Y21_N21
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X28_Y17_N10
\inst|mm_interconnect_0|rsp_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~24_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(22))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~24_combout\);

-- Location: LCCOMB_X28_Y17_N16
\inst|mm_interconnect_0|rsp_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~25_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~24_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~24_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~25_combout\);

-- Location: LCCOMB_X32_Y20_N8
\inst|cpu_0|av_ld_byte2_data[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[6]~2_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~25_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte2_data[6]~2_combout\);

-- Location: FF_X32_Y20_N9
\inst|cpu_0|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[6]~2_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(6));

-- Location: LCCOMB_X32_Y19_N22
\inst|cpu_0|av_ld_byte1_data_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data_en~2_combout\ = ((\inst|cpu_0|av_ld_rshift8~0_combout\) # ((\inst|cpu_0|D_iw\(4)) # (!\inst|cpu_0|D_iw\(3)))) # (!\inst|cpu_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_aligning_data~q\,
	datab => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(3),
	combout => \inst|cpu_0|av_ld_byte1_data_en~2_combout\);

-- Location: FF_X32_Y20_N13
\inst|cpu_0|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[6]~1_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(6));

-- Location: LCCOMB_X32_Y18_N26
\inst|cpu_0|W_rf_wr_data[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[14]~13_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte1_data\(6))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_alu_result\(14) & !\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte1_data\(6),
	datac => \inst|cpu_0|W_alu_result\(14),
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[14]~13_combout\);

-- Location: LCCOMB_X25_Y18_N4
\inst|cpu_0|E_st_data[21]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[21]~3_combout\ = (\inst|cpu_0|D_iw\(4) & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\inst|cpu_0|D_iw\(4) & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(4),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|cpu_0|E_st_data[21]~3_combout\);

-- Location: FF_X25_Y18_N5
\inst|cpu_0|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[21]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(21));

-- Location: LCCOMB_X25_Y18_N14
\inst|mm_interconnect_0|cmd_mux_003|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|d_writedata\(21),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\);

-- Location: M9K_X22_Y21_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N0
\inst|mm_interconnect_0|rsp_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~26_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(21) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~26_combout\);

-- Location: LCCOMB_X27_Y21_N0
\inst|mm_interconnect_0|rsp_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~28_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~27_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~26_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \inst|sram|the_altsyncram|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~27_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~26_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~28_combout\);

-- Location: LCCOMB_X32_Y20_N6
\inst|cpu_0|av_ld_byte2_data[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[5]~3_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~28_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte2_data[5]~3_combout\);

-- Location: FF_X32_Y20_N7
\inst|cpu_0|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[5]~3_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(5));

-- Location: FF_X32_Y20_N21
\inst|cpu_0|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[5]~2_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(5));

-- Location: LCCOMB_X32_Y18_N12
\inst|cpu_0|W_rf_wr_data[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[13]~14_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte1_data\(5))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_alu_result\(13) & !\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte1_data\(5),
	datac => \inst|cpu_0|W_alu_result\(13),
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[13]~14_combout\);

-- Location: LCCOMB_X34_Y18_N22
\inst|cpu_0|E_st_data[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[23]~1_combout\ = (\inst|cpu_0|D_iw\(4) & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\inst|cpu_0|D_iw\(4) & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|cpu_0|E_st_data[23]~1_combout\);

-- Location: FF_X34_Y18_N23
\inst|cpu_0|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[23]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(23));

-- Location: LCCOMB_X34_Y21_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(23),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\);

-- Location: M9K_X33_Y21_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N2
\inst|mm_interconnect_0|rsp_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~22_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(23))))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~22_combout\);

-- Location: LCCOMB_X26_Y21_N28
\inst|mm_interconnect_0|rsp_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~23_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~22_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~22_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~23_combout\);

-- Location: LCCOMB_X32_Y20_N14
\inst|cpu_0|av_ld_byte2_data[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte2_data[7]~1_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~23_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte2_data[7]~1_combout\);

-- Location: FF_X32_Y20_N15
\inst|cpu_0|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte2_data[7]~1_combout\,
	asdata => \inst|cpu_0|av_ld_byte3_data\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte2_data\(7));

-- Location: FF_X32_Y20_N17
\inst|cpu_0|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[7]~0_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X31_Y19_N22
\inst|cpu_0|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_fill_bit~0_combout\ = (\inst|cpu_0|R_ctrl_ld_signed~q\ & ((\inst|cpu_0|Equal1~0_combout\ & ((\inst|cpu_0|av_ld_byte1_data\(7)))) # (!\inst|cpu_0|Equal1~0_combout\ & (\inst|cpu_0|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data\(7),
	datab => \inst|cpu_0|R_ctrl_ld_signed~q\,
	datac => \inst|cpu_0|av_ld_byte1_data\(7),
	datad => \inst|cpu_0|Equal1~0_combout\,
	combout => \inst|cpu_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X34_Y20_N8
\inst|cpu_0|av_ld_byte1_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[4]~3_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte1_data[4]~3_combout\);

-- Location: FF_X34_Y20_N9
\inst|cpu_0|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[4]~3_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X34_Y20_N14
\inst|cpu_0|W_rf_wr_data[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[12]~15_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte1_data\(4))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & ((\inst|cpu_0|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_result~0_combout\,
	datab => \inst|cpu_0|av_ld_byte1_data\(4),
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|W_alu_result\(12),
	combout => \inst|cpu_0|W_rf_wr_data[12]~15_combout\);

-- Location: LCCOMB_X27_Y18_N26
\inst|cpu_0|d_writedata[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[27]~3_combout\ = (\inst|cpu_0|Equal133~0_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|Equal133~0_combout\,
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|cpu_0|d_writedata[27]~3_combout\);

-- Location: FF_X27_Y18_N27
\inst|cpu_0|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[27]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(11));

-- Location: LCCOMB_X24_Y18_N4
\inst|mm_interconnect_0|cmd_mux_003|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ = (\inst|cpu_0|d_writedata\(11) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(11),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\);

-- Location: M9K_X22_Y23_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N18
\inst|mm_interconnect_0|rsp_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(11))))) # (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X23_Y17_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~16_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~16_combout\);

-- Location: FF_X23_Y17_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(11));

-- Location: FF_X28_Y17_N19
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X28_Y17_N18
\inst|mm_interconnect_0|rsp_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X32_Y20_N18
\inst|cpu_0|av_ld_byte1_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[3]~4_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte1_data[3]~4_combout\);

-- Location: FF_X32_Y20_N19
\inst|cpu_0|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[3]~4_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(3));

-- Location: LCCOMB_X32_Y14_N22
\inst|cpu_0|W_rf_wr_data[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[11]~16_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte1_data\(3))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(11) & (!\inst|cpu_0|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(11),
	datab => \inst|cpu_0|E_alu_result~0_combout\,
	datac => \inst|cpu_0|av_ld_byte1_data\(3),
	datad => \inst|cpu_0|R_ctrl_ld~q\,
	combout => \inst|cpu_0|W_rf_wr_data[11]~16_combout\);

-- Location: LCCOMB_X28_Y18_N22
\inst|cpu_0|E_st_data[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[18]~6_combout\ = (\inst|cpu_0|D_iw\(4) & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\inst|cpu_0|D_iw\(4) & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datac => \inst|cpu_0|D_iw\(4),
	combout => \inst|cpu_0|E_st_data[18]~6_combout\);

-- Location: FF_X28_Y18_N23
\inst|cpu_0|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[18]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(18));

-- Location: LCCOMB_X28_Y18_N24
\inst|mm_interconnect_0|cmd_mux_003|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ = (\inst|cpu_0|d_writedata\(18) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|d_writedata\(18),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\);

-- Location: M9K_X33_Y16_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y20_N2
\inst|cpu_0|F_iw[18]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[18]~39_combout\ = (\inst|sram|the_altsyncram|auto_generated|q_a\(18) & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(18))))) # (!\inst|sram|the_altsyncram|auto_generated|q_a\(18) & (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(18),
	datab => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|cpu_0|F_iw[18]~39_combout\);

-- Location: LCCOMB_X29_Y20_N14
\inst|cpu_0|F_iw[18]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[18]~40_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[18]~39_combout\) # ((!\inst|cpu_0|hbreak_enabled~q\ & \inst|cpu_0|hbreak_req~0_combout\)))) # (!\inst|cpu_0|D_iw[5]~0_combout\ & (!\inst|cpu_0|hbreak_enabled~q\ & 
-- (\inst|cpu_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|cpu_0|hbreak_enabled~q\,
	datac => \inst|cpu_0|hbreak_req~0_combout\,
	datad => \inst|cpu_0|F_iw[18]~39_combout\,
	combout => \inst|cpu_0|F_iw[18]~40_combout\);

-- Location: FF_X29_Y20_N15
\inst|cpu_0|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[18]~40_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(18));

-- Location: LCCOMB_X34_Y17_N4
\inst|cpu_0|E_src1[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[14]~2_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src1~34_combout\,
	datab => \inst|cpu_0|D_iw\(18),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|cpu_0|E_src1[14]~2_combout\);

-- Location: FF_X34_Y17_N5
\inst|cpu_0|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[14]~2_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[12]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(14));

-- Location: LCCOMB_X35_Y16_N28
\inst|cpu_0|W_alu_result[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[14]~2_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[14]~3_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|Add1~47_combout\,
	datad => \inst|cpu_0|E_logic_result[14]~3_combout\,
	combout => \inst|cpu_0|W_alu_result[14]~2_combout\);

-- Location: FF_X35_Y16_N29
\inst|cpu_0|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[14]~2_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(14));

-- Location: LCCOMB_X32_Y18_N30
\inst|mm_interconnect_0|cmd_mux_003|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(50) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|cpu_0|F_pc\(12)) # ((\inst|cpu_0|W_alu_result\(14) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|cpu_0|W_alu_result\(14) & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|cpu_0|W_alu_result\(14),
	datac => \inst|cpu_0|F_pc\(12),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(50));

-- Location: M9K_X22_Y9_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y17_N10
\inst|mm_interconnect_0|rsp_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X26_Y17_N14
\inst|mm_interconnect_0|rsp_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \inst|sram|the_altsyncram|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(10),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X32_Y20_N24
\inst|cpu_0|av_ld_byte1_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[2]~5_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte1_data[2]~5_combout\);

-- Location: FF_X32_Y20_N25
\inst|cpu_0|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[2]~5_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(2));

-- Location: LCCOMB_X29_Y17_N22
\inst|cpu_0|W_rf_wr_data[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[10]~17_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte1_data\(2))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(10) & ((!\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(10),
	datab => \inst|cpu_0|av_ld_byte1_data\(2),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|R_ctrl_ld~q\,
	combout => \inst|cpu_0|W_rf_wr_data[10]~17_combout\);

-- Location: LCCOMB_X34_Y15_N24
\inst|cpu_0|E_src1[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[4]~12_combout\ = (\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst|cpu_0|D_iw\(8),
	datad => \inst|cpu_0|R_src1~34_combout\,
	combout => \inst|cpu_0|E_src1[4]~12_combout\);

-- Location: FF_X34_Y15_N25
\inst|cpu_0|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[4]~12_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[2]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(4));

-- Location: LCCOMB_X35_Y19_N0
\inst|cpu_0|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~1_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_src2\(3),
	combout => \inst|cpu_0|Add1~1_combout\);

-- Location: LCCOMB_X35_Y19_N2
\inst|cpu_0|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~2_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_src2\(2),
	combout => \inst|cpu_0|Add1~2_combout\);

-- Location: LCCOMB_X35_Y19_N28
\inst|cpu_0|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~3_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_src2\(1),
	combout => \inst|cpu_0|Add1~3_combout\);

-- Location: LCCOMB_X35_Y19_N30
\inst|cpu_0|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~4_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_alu_sub~q\,
	datac => \inst|cpu_0|E_src2\(0),
	combout => \inst|cpu_0|Add1~4_combout\);

-- Location: LCCOMB_X37_Y18_N14
\inst|cpu_0|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~6_cout\ = CARRY(\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_sub~q\,
	datad => VCC,
	cout => \inst|cpu_0|Add1~6_cout\);

-- Location: LCCOMB_X37_Y18_N16
\inst|cpu_0|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~7_combout\ = (\inst|cpu_0|E_src1\(0) & ((\inst|cpu_0|Add1~4_combout\ & (\inst|cpu_0|Add1~6_cout\ & VCC)) # (!\inst|cpu_0|Add1~4_combout\ & (!\inst|cpu_0|Add1~6_cout\)))) # (!\inst|cpu_0|E_src1\(0) & ((\inst|cpu_0|Add1~4_combout\ & 
-- (!\inst|cpu_0|Add1~6_cout\)) # (!\inst|cpu_0|Add1~4_combout\ & ((\inst|cpu_0|Add1~6_cout\) # (GND)))))
-- \inst|cpu_0|Add1~8\ = CARRY((\inst|cpu_0|E_src1\(0) & (!\inst|cpu_0|Add1~4_combout\ & !\inst|cpu_0|Add1~6_cout\)) # (!\inst|cpu_0|E_src1\(0) & ((!\inst|cpu_0|Add1~6_cout\) # (!\inst|cpu_0|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(0),
	datab => \inst|cpu_0|Add1~4_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~6_cout\,
	combout => \inst|cpu_0|Add1~7_combout\,
	cout => \inst|cpu_0|Add1~8\);

-- Location: LCCOMB_X37_Y18_N18
\inst|cpu_0|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~9_combout\ = ((\inst|cpu_0|E_src1\(1) $ (\inst|cpu_0|Add1~3_combout\ $ (!\inst|cpu_0|Add1~8\)))) # (GND)
-- \inst|cpu_0|Add1~10\ = CARRY((\inst|cpu_0|E_src1\(1) & ((\inst|cpu_0|Add1~3_combout\) # (!\inst|cpu_0|Add1~8\))) # (!\inst|cpu_0|E_src1\(1) & (\inst|cpu_0|Add1~3_combout\ & !\inst|cpu_0|Add1~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(1),
	datab => \inst|cpu_0|Add1~3_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~8\,
	combout => \inst|cpu_0|Add1~9_combout\,
	cout => \inst|cpu_0|Add1~10\);

-- Location: LCCOMB_X37_Y18_N20
\inst|cpu_0|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~11_combout\ = (\inst|cpu_0|E_src1\(2) & ((\inst|cpu_0|Add1~2_combout\ & (\inst|cpu_0|Add1~10\ & VCC)) # (!\inst|cpu_0|Add1~2_combout\ & (!\inst|cpu_0|Add1~10\)))) # (!\inst|cpu_0|E_src1\(2) & ((\inst|cpu_0|Add1~2_combout\ & 
-- (!\inst|cpu_0|Add1~10\)) # (!\inst|cpu_0|Add1~2_combout\ & ((\inst|cpu_0|Add1~10\) # (GND)))))
-- \inst|cpu_0|Add1~12\ = CARRY((\inst|cpu_0|E_src1\(2) & (!\inst|cpu_0|Add1~2_combout\ & !\inst|cpu_0|Add1~10\)) # (!\inst|cpu_0|E_src1\(2) & ((!\inst|cpu_0|Add1~10\) # (!\inst|cpu_0|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(2),
	datab => \inst|cpu_0|Add1~2_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~10\,
	combout => \inst|cpu_0|Add1~11_combout\,
	cout => \inst|cpu_0|Add1~12\);

-- Location: LCCOMB_X37_Y18_N22
\inst|cpu_0|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~13_combout\ = ((\inst|cpu_0|E_src1\(3) $ (\inst|cpu_0|Add1~1_combout\ $ (!\inst|cpu_0|Add1~12\)))) # (GND)
-- \inst|cpu_0|Add1~14\ = CARRY((\inst|cpu_0|E_src1\(3) & ((\inst|cpu_0|Add1~1_combout\) # (!\inst|cpu_0|Add1~12\))) # (!\inst|cpu_0|E_src1\(3) & (\inst|cpu_0|Add1~1_combout\ & !\inst|cpu_0|Add1~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(3),
	datab => \inst|cpu_0|Add1~1_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~12\,
	combout => \inst|cpu_0|Add1~13_combout\,
	cout => \inst|cpu_0|Add1~14\);

-- Location: LCCOMB_X37_Y18_N24
\inst|cpu_0|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~15_combout\ = (\inst|cpu_0|Add1~0_combout\ & ((\inst|cpu_0|E_src1\(4) & (\inst|cpu_0|Add1~14\ & VCC)) # (!\inst|cpu_0|E_src1\(4) & (!\inst|cpu_0|Add1~14\)))) # (!\inst|cpu_0|Add1~0_combout\ & ((\inst|cpu_0|E_src1\(4) & 
-- (!\inst|cpu_0|Add1~14\)) # (!\inst|cpu_0|E_src1\(4) & ((\inst|cpu_0|Add1~14\) # (GND)))))
-- \inst|cpu_0|Add1~16\ = CARRY((\inst|cpu_0|Add1~0_combout\ & (!\inst|cpu_0|E_src1\(4) & !\inst|cpu_0|Add1~14\)) # (!\inst|cpu_0|Add1~0_combout\ & ((!\inst|cpu_0|Add1~14\) # (!\inst|cpu_0|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~0_combout\,
	datab => \inst|cpu_0|E_src1\(4),
	datad => VCC,
	cin => \inst|cpu_0|Add1~14\,
	combout => \inst|cpu_0|Add1~15_combout\,
	cout => \inst|cpu_0|Add1~16\);

-- Location: LCCOMB_X37_Y18_N26
\inst|cpu_0|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~29_combout\ = ((\inst|cpu_0|E_src1\(5) $ (\inst|cpu_0|Add1~28_combout\ $ (!\inst|cpu_0|Add1~16\)))) # (GND)
-- \inst|cpu_0|Add1~30\ = CARRY((\inst|cpu_0|E_src1\(5) & ((\inst|cpu_0|Add1~28_combout\) # (!\inst|cpu_0|Add1~16\))) # (!\inst|cpu_0|E_src1\(5) & (\inst|cpu_0|Add1~28_combout\ & !\inst|cpu_0|Add1~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(5),
	datab => \inst|cpu_0|Add1~28_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~16\,
	combout => \inst|cpu_0|Add1~29_combout\,
	cout => \inst|cpu_0|Add1~30\);

-- Location: LCCOMB_X37_Y18_N28
\inst|cpu_0|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~31_combout\ = (\inst|cpu_0|Add1~27_combout\ & ((\inst|cpu_0|E_src1\(6) & (\inst|cpu_0|Add1~30\ & VCC)) # (!\inst|cpu_0|E_src1\(6) & (!\inst|cpu_0|Add1~30\)))) # (!\inst|cpu_0|Add1~27_combout\ & ((\inst|cpu_0|E_src1\(6) & 
-- (!\inst|cpu_0|Add1~30\)) # (!\inst|cpu_0|E_src1\(6) & ((\inst|cpu_0|Add1~30\) # (GND)))))
-- \inst|cpu_0|Add1~32\ = CARRY((\inst|cpu_0|Add1~27_combout\ & (!\inst|cpu_0|E_src1\(6) & !\inst|cpu_0|Add1~30\)) # (!\inst|cpu_0|Add1~27_combout\ & ((!\inst|cpu_0|Add1~30\) # (!\inst|cpu_0|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~27_combout\,
	datab => \inst|cpu_0|E_src1\(6),
	datad => VCC,
	cin => \inst|cpu_0|Add1~30\,
	combout => \inst|cpu_0|Add1~31_combout\,
	cout => \inst|cpu_0|Add1~32\);

-- Location: LCCOMB_X37_Y18_N30
\inst|cpu_0|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~33_combout\ = ((\inst|cpu_0|E_src1\(7) $ (\inst|cpu_0|Add1~26_combout\ $ (!\inst|cpu_0|Add1~32\)))) # (GND)
-- \inst|cpu_0|Add1~34\ = CARRY((\inst|cpu_0|E_src1\(7) & ((\inst|cpu_0|Add1~26_combout\) # (!\inst|cpu_0|Add1~32\))) # (!\inst|cpu_0|E_src1\(7) & (\inst|cpu_0|Add1~26_combout\ & !\inst|cpu_0|Add1~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(7),
	datab => \inst|cpu_0|Add1~26_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~32\,
	combout => \inst|cpu_0|Add1~33_combout\,
	cout => \inst|cpu_0|Add1~34\);

-- Location: LCCOMB_X37_Y17_N0
\inst|cpu_0|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~35_combout\ = (\inst|cpu_0|E_src1\(8) & ((\inst|cpu_0|Add1~25_combout\ & (\inst|cpu_0|Add1~34\ & VCC)) # (!\inst|cpu_0|Add1~25_combout\ & (!\inst|cpu_0|Add1~34\)))) # (!\inst|cpu_0|E_src1\(8) & ((\inst|cpu_0|Add1~25_combout\ & 
-- (!\inst|cpu_0|Add1~34\)) # (!\inst|cpu_0|Add1~25_combout\ & ((\inst|cpu_0|Add1~34\) # (GND)))))
-- \inst|cpu_0|Add1~36\ = CARRY((\inst|cpu_0|E_src1\(8) & (!\inst|cpu_0|Add1~25_combout\ & !\inst|cpu_0|Add1~34\)) # (!\inst|cpu_0|E_src1\(8) & ((!\inst|cpu_0|Add1~34\) # (!\inst|cpu_0|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(8),
	datab => \inst|cpu_0|Add1~25_combout\,
	datad => VCC,
	cin => \inst|cpu_0|Add1~34\,
	combout => \inst|cpu_0|Add1~35_combout\,
	cout => \inst|cpu_0|Add1~36\);

-- Location: LCCOMB_X34_Y15_N30
\inst|cpu_0|F_pc_no_crst_nxt[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[7]~14_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~37_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[7]~14_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~37_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[7]~14_combout\);

-- Location: FF_X34_Y15_N31
\inst|cpu_0|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[7]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(7));

-- Location: LCCOMB_X25_Y19_N30
\inst|mm_interconnect_0|cmd_mux_003|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(45) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|cpu_0|F_pc\(7)) # ((\inst|cpu_0|W_alu_result\(9) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|cpu_0|W_alu_result\(9) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|cpu_0|W_alu_result\(9),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|F_pc\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(45));

-- Location: M9K_X22_Y14_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N14
\inst|mm_interconnect_0|rsp_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: LCCOMB_X30_Y21_N6
\inst|jtag_uart_0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan0~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \inst|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y21_N0
\inst|jtag_uart_0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan0~1_combout\ = (!\inst|jtag_uart_0|LessThan0~0_combout\ & (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|LessThan0~0_combout\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X30_Y21_N1
\inst|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LessThan0~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|fifo_AE~q\);

-- Location: FF_X28_Y21_N21
\inst|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|d_writedata\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|jtag_uart_0|ien_AF~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X28_Y21_N6
\inst|jtag_uart_0|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata\(9) = (\inst|jtag_uart_0|fifo_AE~q\ & \inst|jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|fifo_AE~q\,
	datad => \inst|jtag_uart_0|ien_AE~q\,
	combout => \inst|jtag_uart_0|av_readdata\(9));

-- Location: FF_X28_Y21_N7
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X27_Y21_N14
\inst|mm_interconnect_0|rsp_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: LCCOMB_X27_Y21_N16
\inst|mm_interconnect_0|rsp_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\) # ((\inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(9) & 
-- \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(9),
	datab => \inst|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: LCCOMB_X34_Y20_N30
\inst|cpu_0|av_ld_byte1_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[1]~6_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte1_data[1]~6_combout\);

-- Location: FF_X34_Y20_N31
\inst|cpu_0|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[1]~6_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X34_Y20_N2
\inst|cpu_0|W_rf_wr_data[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[9]~18_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte1_data\(1))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (!\inst|cpu_0|E_alu_result~0_combout\ & ((\inst|cpu_0|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_result~0_combout\,
	datab => \inst|cpu_0|R_ctrl_ld~q\,
	datac => \inst|cpu_0|av_ld_byte1_data\(1),
	datad => \inst|cpu_0|W_alu_result\(9),
	combout => \inst|cpu_0|W_rf_wr_data[9]~18_combout\);

-- Location: LCCOMB_X34_Y18_N10
\inst|cpu_0|R_src2_lo[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[8]~13_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(14)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_lo~0_combout\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|cpu_0|R_src2_use_imm~q\,
	datad => \inst|cpu_0|D_iw\(14),
	combout => \inst|cpu_0|R_src2_lo[8]~13_combout\);

-- Location: FF_X34_Y18_N11
\inst|cpu_0|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[8]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(8));

-- Location: LCCOMB_X36_Y15_N24
\inst|cpu_0|E_logic_result[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[8]~9_combout\ = (\inst|cpu_0|E_src1\(8) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(8)))))) # (!\inst|cpu_0|E_src1\(8) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(8)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|E_src1\(8),
	datac => \inst|cpu_0|R_logic_op\(1),
	datad => \inst|cpu_0|E_src2\(8),
	combout => \inst|cpu_0|E_logic_result[8]~9_combout\);

-- Location: LCCOMB_X36_Y16_N2
\inst|cpu_0|W_alu_result[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[8]~8_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[8]~9_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[8]~9_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|Add1~35_combout\,
	combout => \inst|cpu_0|W_alu_result[8]~8_combout\);

-- Location: FF_X36_Y16_N3
\inst|cpu_0|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[8]~8_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(8));

-- Location: LCCOMB_X34_Y20_N6
\inst|cpu_0|W_rf_wr_data[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[8]~19_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte1_data\(0))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(8) & (!\inst|cpu_0|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|W_alu_result\(8),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|av_ld_byte1_data\(0),
	combout => \inst|cpu_0|W_rf_wr_data[8]~19_combout\);

-- Location: LCCOMB_X34_Y15_N4
\inst|cpu_0|E_src1[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[8]~8_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(12),
	datab => \inst|cpu_0|R_src1~34_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|cpu_0|E_src1[8]~8_combout\);

-- Location: FF_X34_Y15_N5
\inst|cpu_0|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[8]~8_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[6]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(8));

-- Location: LCCOMB_X34_Y15_N16
\inst|cpu_0|F_pc_no_crst_nxt[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[6]~15_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~35_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[6]~12_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~35_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[6]~15_combout\);

-- Location: FF_X34_Y15_N17
\inst|cpu_0|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[6]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(6));

-- Location: LCCOMB_X25_Y19_N4
\inst|mm_interconnect_0|cmd_mux_003|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(44) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\inst|cpu_0|F_pc\(6)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|W_alu_result\(8))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \inst|cpu_0|F_pc\(6),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(8),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(44));

-- Location: LCCOMB_X26_Y16_N4
\inst|mm_interconnect_0|cmd_mux_003|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(32) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_byteenable\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(32));

-- Location: M9K_X22_Y17_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y22_N20
\inst|leds|readdata[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(7) = (!\inst|cpu_0|W_alu_result\(2) & (!\inst|cpu_0|W_alu_result\(3) & \inst|leds|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|W_alu_result\(3),
	datad => \inst|leds|data_out\(7),
	combout => \inst|leds|readdata\(7));

-- Location: FF_X26_Y22_N21
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7));

-- Location: FF_X30_Y25_N5
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X32_Y25_N2
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y25_N3
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X32_Y25_N4
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y25_N5
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X32_Y25_N6
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y25_N7
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X32_Y25_N8
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y25_N9
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X32_Y25_N10
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y25_N11
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X32_Y25_N12
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X32_Y25_N13
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X34_Y25_N4
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X34_Y25_N5
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X34_Y25_N6
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X34_Y25_N7
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X34_Y25_N8
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X34_Y25_N9
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X34_Y25_N10
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X34_Y25_N11
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X34_Y25_N12
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X34_Y25_N13
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X34_Y25_N14
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X34_Y25_N15
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X30_Y25_N11
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X30_Y25_N8
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X30_Y25_N9
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X30_Y25_N22
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X30_Y25_N23
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X30_Y25_N28
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X30_Y25_N29
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X30_Y25_N27
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: FF_X30_Y25_N1
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X30_Y25_N7
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X33_Y25_N0
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "monsopc:inst|monsopc_jtag_uart_0:jtag_uart_0|monsopc_jtag_uart_0_scfifo_r:the_monsopc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \inst|jtag_uart_0|fifo_rd~0_combout\,
	portadatain => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y21_N16
\inst|jtag_uart_0|av_readdata[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[7]~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) & \inst|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	datad => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[7]~0_combout\);

-- Location: FF_X28_Y21_N17
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[7]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X27_Y21_N8
\inst|cpu_0|av_ld_byte0_data_nxt[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[7]~11_combout\ = (\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # 
-- (!\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[7]~11_combout\);

-- Location: LCCOMB_X26_Y17_N28
\inst|cpu_0|av_ld_byte0_data_nxt[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[7]~12_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[7]~11_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(7) & \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(7),
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[7]~11_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[7]~12_combout\);

-- Location: LCCOMB_X31_Y19_N12
\inst|cpu_0|av_ld_byte0_data_nxt[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[7]~13_combout\ = (\inst|cpu_0|av_ld_rshift8~1_combout\ & (((\inst|cpu_0|av_ld_byte1_data\(7))))) # (!\inst|cpu_0|av_ld_rshift8~1_combout\ & ((\inst|cpu_0|av_ld_byte0_data_nxt[7]~10_combout\) # 
-- ((\inst|cpu_0|av_ld_byte0_data_nxt[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data_nxt[7]~10_combout\,
	datab => \inst|cpu_0|av_ld_byte0_data_nxt[7]~12_combout\,
	datac => \inst|cpu_0|av_ld_byte1_data\(7),
	datad => \inst|cpu_0|av_ld_rshift8~1_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[7]~13_combout\);

-- Location: LCCOMB_X32_Y19_N20
\inst|cpu_0|av_ld_byte0_data[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data[4]~0_combout\ = (\inst|cpu_0|av_ld_rshift8~0_combout\) # (!\inst|cpu_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\);

-- Location: FF_X31_Y19_N13
\inst|cpu_0|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[7]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X32_Y18_N18
\inst|cpu_0|W_rf_wr_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[7]~0_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte0_data\(7))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((!\inst|cpu_0|E_alu_result~0_combout\ & \inst|cpu_0|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte0_data\(7),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|W_alu_result\(7),
	combout => \inst|cpu_0|W_rf_wr_data[7]~0_combout\);

-- Location: LCCOMB_X28_Y18_N30
\inst|cpu_0|E_st_data[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[16]~2_combout\ = (\inst|cpu_0|D_iw\(4) & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\inst|cpu_0|D_iw\(4) & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(4),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|cpu_0|E_st_data[16]~2_combout\);

-- Location: FF_X28_Y18_N31
\inst|cpu_0|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[16]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(16));

-- Location: LCCOMB_X28_Y18_N6
\inst|mm_interconnect_0|cmd_mux_002|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\inst|cpu_0|d_writedata\(16) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(16),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: FF_X28_Y18_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(16));

-- Location: LCCOMB_X20_Y18_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~12_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X20_Y18_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~12_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X19_Y18_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[16]~16_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(16)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(16),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(16),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[16]~16_combout\);

-- Location: LCCOMB_X18_Y21_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~29_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(10) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X18_Y21_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X18_Y22_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~77_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(10))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(10),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(10),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X18_Y22_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~78_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(12))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~77_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~77_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(12),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X18_Y22_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(11));

-- Location: FF_X19_Y21_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X18_Y21_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~30_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X18_Y21_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X18_Y22_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~79_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(11)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(11),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(11),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X18_Y22_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~80_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(13))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~79_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~79_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(13),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X18_Y22_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(12));

-- Location: FF_X19_Y21_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X18_Y18_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~27_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X18_Y18_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X18_Y21_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~25_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X18_Y21_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X17_Y21_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(9)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(9),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X17_Y21_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~70_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(11))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~69_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~69_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(11),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X17_Y21_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X19_Y21_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(10),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X19_Y21_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X21_Y21_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~17_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X21_Y21_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X19_Y21_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(7))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(7),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X17_Y21_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~66_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(9))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~65_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X17_Y21_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X19_Y21_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X19_Y21_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X18_Y21_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~31_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X18_Y21_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X19_Y18_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[8]~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2) & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[8]~1_combout\);

-- Location: LCCOMB_X19_Y18_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[8]~1_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\);

-- Location: LCCOMB_X17_Y22_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~23_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) 
-- # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd_d1~q\ & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~23_combout\);

-- Location: FF_X19_Y18_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[8]~6_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X18_Y21_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~81_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(8))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X17_Y21_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~82_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(10))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~81_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~81_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(10),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X17_Y21_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~82_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(9));

-- Location: FF_X18_Y21_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(9),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X21_Y21_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~28_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(9))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X21_Y21_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X26_Y22_N2
\inst|mm_interconnect_0|cmd_mux_002|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = (\inst|cpu_0|d_writedata\(6) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|d_writedata\(6),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: FF_X26_Y22_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(6));

-- Location: LCCOMB_X26_Y22_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[6]~21_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(6))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(6),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(6),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[6]~21_combout\);

-- Location: LCCOMB_X19_Y18_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~1_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2) & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y18_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[5]~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~1_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[5]~2_combout\);

-- Location: FF_X20_Y18_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[5]~2_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X25_Y18_N24
\inst|mm_interconnect_0|cmd_mux_002|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(5),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: FF_X25_Y18_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(5));

-- Location: LCCOMB_X24_Y18_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[5]~12_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(5))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(5),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(5),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[5]~12_combout\);

-- Location: LCCOMB_X23_Y19_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~21_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~21_combout\);

-- Location: FF_X23_Y19_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(6));

-- Location: FF_X27_Y19_N19
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X27_Y19_N18
\inst|cpu_0|av_ld_byte0_data_nxt[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[6]~14_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(6) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[6]~14_combout\);

-- Location: LCCOMB_X29_Y22_N24
\inst|jtag_uart_0|av_readdata[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[6]~2_combout\ = (\inst|jtag_uart_0|read_0~q\ & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|read_0~q\,
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \inst|jtag_uart_0|av_readdata[6]~2_combout\);

-- Location: FF_X29_Y22_N25
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[6]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X26_Y22_N18
\inst|leds|data_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|data_out[6]~feeder_combout\ = \inst|cpu_0|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata\(6),
	combout => \inst|leds|data_out[6]~feeder_combout\);

-- Location: FF_X26_Y22_N19
\inst|leds|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|data_out[6]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(6));

-- Location: LCCOMB_X29_Y19_N24
\inst|leds|readdata[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(6) = (!\inst|cpu_0|W_alu_result\(3) & (!\inst|cpu_0|W_alu_result\(2) & \inst|leds|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|W_alu_result\(2),
	datad => \inst|leds|data_out\(6),
	combout => \inst|leds|readdata\(6));

-- Location: FF_X29_Y19_N25
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y19_N20
\inst|cpu_0|av_ld_byte0_data_nxt[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[6]~15_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & 
-- (((\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[6]~15_combout\);

-- Location: LCCOMB_X28_Y19_N22
\inst|cpu_0|av_ld_byte0_data_nxt[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[6]~16_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[6]~14_combout\) # ((\inst|cpu_0|av_ld_byte0_data_nxt[6]~15_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \inst|sram|the_altsyncram|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|cpu_0|av_ld_byte0_data_nxt[6]~14_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(6),
	datad => \inst|cpu_0|av_ld_byte0_data_nxt[6]~15_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[6]~16_combout\);

-- Location: LCCOMB_X32_Y19_N30
\inst|cpu_0|av_ld_byte0_data_nxt[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[6]~37_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_rshift8~0_combout\ & ((\inst|cpu_0|av_ld_byte1_data\(6)))) # (!\inst|cpu_0|av_ld_rshift8~0_combout\ & 
-- (\inst|cpu_0|av_ld_byte0_data_nxt[6]~16_combout\)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_ld_byte0_data_nxt[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_aligning_data~q\,
	datab => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[6]~16_combout\,
	datad => \inst|cpu_0|av_ld_byte1_data\(6),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[6]~37_combout\);

-- Location: FF_X32_Y19_N31
\inst|cpu_0|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[6]~37_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(6));

-- Location: LCCOMB_X32_Y18_N20
\inst|cpu_0|W_rf_wr_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[6]~1_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte0_data\(6))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(6) & ((!\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|W_alu_result\(6),
	datac => \inst|cpu_0|av_ld_byte0_data\(6),
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[6]~1_combout\);

-- Location: LCCOMB_X26_Y18_N24
\inst|cpu_0|d_writedata[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[28]~4_combout\ = (\inst|cpu_0|Equal133~0_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|cpu_0|Equal133~0_combout\,
	combout => \inst|cpu_0|d_writedata[28]~4_combout\);

-- Location: FF_X26_Y18_N25
\inst|cpu_0|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[28]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(12));

-- Location: LCCOMB_X26_Y18_N30
\inst|mm_interconnect_0|cmd_mux_002|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(12),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: FF_X26_Y18_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(12));

-- Location: LCCOMB_X21_Y21_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[12]~18_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(12)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(12),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(12),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[12]~18_combout\);

-- Location: LCCOMB_X18_Y26_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(16),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X18_Y26_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X18_Y22_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~26_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X18_Y22_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X18_Y22_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(13))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(13),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(13),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X18_Y22_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~74_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(15))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~73_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~73_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(15),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X18_Y22_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~74_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(14));

-- Location: FF_X19_Y22_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(14),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X18_Y22_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~25_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(14))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X18_Y22_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X26_Y18_N4
\inst|mm_interconnect_0|cmd_mux_002|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\inst|cpu_0|d_writedata\(11) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata\(11),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: FF_X26_Y18_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(11));

-- Location: LCCOMB_X18_Y22_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[11]~15_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(11))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(11),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(11),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[11]~15_combout\);

-- Location: LCCOMB_X19_Y18_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~3_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|cfgrom_readdata[15]~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~3_combout\);

-- Location: FF_X19_Y18_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~3_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[15]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X19_Y18_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(15))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(15),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(15),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X20_Y22_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~64_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(17)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~63_combout\ & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~63_combout\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~63_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(17),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X20_Y22_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X17_Y26_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~83_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~83_combout\);

-- Location: FF_X17_Y26_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~83_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X18_Y26_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.010~q\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.010~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(16),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|DRsize.010~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X18_Y21_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~28_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X18_Y21_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X18_Y26_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~75_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(14))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(14),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(14),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X18_Y26_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~76_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(15))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(15),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~75_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X18_Y26_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~76_combout\,
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(15));

-- Location: FF_X19_Y22_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(15),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: FF_X21_Y21_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[12]~4_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X18_Y21_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~26_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X18_Y21_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X19_Y21_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(12)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(12),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(12),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X18_Y22_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~72_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(14))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~71_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~71_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(14),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X18_Y22_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~72_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X19_Y21_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(13),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X19_Y21_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X21_Y21_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~22_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(13))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X21_Y21_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X18_Y22_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[10]~9_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(10)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(10),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(10),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[10]~9_combout\);

-- Location: LCCOMB_X25_Y17_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~7_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~7_combout\);

-- Location: FF_X25_Y17_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(10));

-- Location: FF_X26_Y17_N11
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X26_Y17_N12
\inst|cpu_0|F_iw[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[10]~10_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(10) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[10]~10_combout\);

-- Location: LCCOMB_X26_Y17_N18
\inst|cpu_0|F_iw[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[10]~11_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[10]~10_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[10]~10_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(10),
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[10]~11_combout\);

-- Location: FF_X26_Y17_N19
\inst|cpu_0|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[10]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(10));

-- Location: LCCOMB_X34_Y15_N8
\inst|cpu_0|E_src1[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[6]~10_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(10),
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|cpu_0|R_src1~34_combout\,
	combout => \inst|cpu_0|E_src1[6]~10_combout\);

-- Location: FF_X34_Y15_N9
\inst|cpu_0|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[6]~10_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[4]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(6));

-- Location: FF_X38_Y16_N29
\inst|cpu_0|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[6]~11_combout\,
	asdata => \inst|cpu_0|E_src1\(6),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(6));

-- Location: LCCOMB_X38_Y16_N10
\inst|cpu_0|E_shift_rot_result_nxt[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[7]~10_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(8))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(8),
	datad => \inst|cpu_0|E_shift_rot_result\(6),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[7]~10_combout\);

-- Location: FF_X38_Y16_N11
\inst|cpu_0|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[7]~10_combout\,
	asdata => \inst|cpu_0|E_src1\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(7));

-- Location: LCCOMB_X36_Y15_N6
\inst|cpu_0|E_shift_rot_result_nxt[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[8]~9_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(9)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_result\(7),
	datab => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu_0|E_shift_rot_result\(9),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[8]~9_combout\);

-- Location: FF_X36_Y15_N7
\inst|cpu_0|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[8]~9_combout\,
	asdata => \inst|cpu_0|E_src1\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(8));

-- Location: LCCOMB_X36_Y15_N20
\inst|cpu_0|E_shift_rot_result_nxt[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[9]~8_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(10)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_result\(8),
	datab => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu_0|E_shift_rot_result\(10),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[9]~8_combout\);

-- Location: FF_X36_Y15_N21
\inst|cpu_0|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[9]~8_combout\,
	asdata => \inst|cpu_0|E_src1\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(9));

-- Location: LCCOMB_X36_Y15_N10
\inst|cpu_0|E_shift_rot_result_nxt[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[10]~7_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(11)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_result\(9),
	datab => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu_0|E_shift_rot_result\(11),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[10]~7_combout\);

-- Location: FF_X36_Y15_N11
\inst|cpu_0|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[10]~7_combout\,
	asdata => \inst|cpu_0|E_src1\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(10));

-- Location: LCCOMB_X36_Y15_N0
\inst|cpu_0|E_shift_rot_result_nxt[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[11]~6_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(12))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_result\(12),
	datab => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datad => \inst|cpu_0|E_shift_rot_result\(10),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[11]~6_combout\);

-- Location: FF_X36_Y15_N1
\inst|cpu_0|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[11]~6_combout\,
	asdata => \inst|cpu_0|E_src1\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(11));

-- Location: LCCOMB_X39_Y16_N16
\inst|cpu_0|E_shift_rot_result_nxt[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[12]~5_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(13)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(11),
	datad => \inst|cpu_0|E_shift_rot_result\(13),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[12]~5_combout\);

-- Location: FF_X39_Y16_N17
\inst|cpu_0|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[12]~5_combout\,
	asdata => \inst|cpu_0|E_src1\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(12));

-- Location: LCCOMB_X39_Y16_N30
\inst|cpu_0|E_shift_rot_result_nxt[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[13]~4_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(14))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(14),
	datad => \inst|cpu_0|E_shift_rot_result\(12),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[13]~4_combout\);

-- Location: FF_X39_Y16_N31
\inst|cpu_0|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[13]~4_combout\,
	asdata => \inst|cpu_0|E_src1\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(13));

-- Location: LCCOMB_X39_Y16_N20
\inst|cpu_0|E_shift_rot_result_nxt[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[14]~3_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(15)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(13),
	datad => \inst|cpu_0|E_shift_rot_result\(15),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[14]~3_combout\);

-- Location: FF_X39_Y16_N21
\inst|cpu_0|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[14]~3_combout\,
	asdata => \inst|cpu_0|E_src1\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(14));

-- Location: LCCOMB_X39_Y16_N26
\inst|cpu_0|E_shift_rot_result_nxt[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[15]~2_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(16))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(16),
	datad => \inst|cpu_0|E_shift_rot_result\(14),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[15]~2_combout\);

-- Location: FF_X39_Y16_N27
\inst|cpu_0|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[15]~2_combout\,
	asdata => \inst|cpu_0|E_src1\(15),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(15));

-- Location: LCCOMB_X39_Y16_N8
\inst|cpu_0|E_shift_rot_result_nxt[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[16]~1_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(17)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(15),
	datad => \inst|cpu_0|E_shift_rot_result\(17),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[16]~1_combout\);

-- Location: FF_X39_Y16_N9
\inst|cpu_0|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[16]~1_combout\,
	asdata => \inst|cpu_0|E_src1\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(16));

-- Location: LCCOMB_X39_Y16_N10
\inst|cpu_0|E_shift_rot_result_nxt[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[17]~15_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(18)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(16),
	datad => \inst|cpu_0|E_shift_rot_result\(18),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[17]~15_combout\);

-- Location: FF_X39_Y16_N11
\inst|cpu_0|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[17]~15_combout\,
	asdata => \inst|cpu_0|E_src1\(17),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(17));

-- Location: LCCOMB_X39_Y16_N12
\inst|cpu_0|E_shift_rot_result_nxt[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[18]~17_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(19))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(19),
	datad => \inst|cpu_0|E_shift_rot_result\(17),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[18]~17_combout\);

-- Location: FF_X39_Y16_N13
\inst|cpu_0|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[18]~17_combout\,
	asdata => \inst|cpu_0|E_src1\(18),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(18));

-- Location: LCCOMB_X39_Y16_N22
\inst|cpu_0|E_shift_rot_result_nxt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[19]~19_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(20))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(20),
	datad => \inst|cpu_0|E_shift_rot_result\(18),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[19]~19_combout\);

-- Location: FF_X39_Y16_N23
\inst|cpu_0|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[19]~19_combout\,
	asdata => \inst|cpu_0|E_src1\(19),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(19));

-- Location: LCCOMB_X39_Y16_N24
\inst|cpu_0|E_shift_rot_result_nxt[20]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[20]~21_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(21))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(21),
	datad => \inst|cpu_0|E_shift_rot_result\(19),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[20]~21_combout\);

-- Location: FF_X39_Y16_N25
\inst|cpu_0|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[20]~21_combout\,
	asdata => \inst|cpu_0|E_src1\(20),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X39_Y16_N18
\inst|cpu_0|E_shift_rot_result_nxt[21]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[21]~23_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(22))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(22),
	datad => \inst|cpu_0|E_shift_rot_result\(20),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[21]~23_combout\);

-- Location: FF_X39_Y16_N19
\inst|cpu_0|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[21]~23_combout\,
	asdata => \inst|cpu_0|E_src1\(21),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X39_Y16_N14
\inst|cpu_0|E_shift_rot_result_nxt[22]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[22]~31_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(23)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(21),
	datad => \inst|cpu_0|E_shift_rot_result\(23),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[22]~31_combout\);

-- Location: FF_X39_Y16_N15
\inst|cpu_0|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[22]~31_combout\,
	asdata => \inst|cpu_0|E_src1\(22),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X39_Y16_N28
\inst|cpu_0|E_shift_rot_result_nxt[23]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[23]~25_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(24)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_result\(22),
	datab => \inst|cpu_0|E_shift_rot_result\(24),
	datad => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu_0|E_shift_rot_result_nxt[23]~25_combout\);

-- Location: FF_X39_Y16_N29
\inst|cpu_0|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[23]~25_combout\,
	asdata => \inst|cpu_0|E_src1\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X39_Y16_N4
\inst|cpu_0|E_shift_rot_result_nxt[24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[24]~30_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(25)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(23),
	datad => \inst|cpu_0|E_shift_rot_result\(25),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[24]~30_combout\);

-- Location: FF_X39_Y16_N5
\inst|cpu_0|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[24]~30_combout\,
	asdata => \inst|cpu_0|E_src1\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(24));

-- Location: LCCOMB_X39_Y16_N2
\inst|cpu_0|E_shift_rot_result_nxt[25]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[25]~29_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(26)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(24),
	datad => \inst|cpu_0|E_shift_rot_result\(26),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[25]~29_combout\);

-- Location: FF_X39_Y16_N3
\inst|cpu_0|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[25]~29_combout\,
	asdata => \inst|cpu_0|E_src1\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(25));

-- Location: LCCOMB_X39_Y16_N0
\inst|cpu_0|E_shift_rot_result_nxt[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[26]~28_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(27)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(25),
	datad => \inst|cpu_0|E_shift_rot_result\(27),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[26]~28_combout\);

-- Location: FF_X39_Y16_N1
\inst|cpu_0|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[26]~28_combout\,
	asdata => \inst|cpu_0|E_src1\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X39_Y16_N6
\inst|cpu_0|E_shift_rot_result_nxt[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[27]~27_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(28))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(28),
	datad => \inst|cpu_0|E_shift_rot_result\(26),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[27]~27_combout\);

-- Location: FF_X39_Y16_N7
\inst|cpu_0|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[27]~27_combout\,
	asdata => \inst|cpu_0|E_src1\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(27));

-- Location: LCCOMB_X38_Y16_N22
\inst|cpu_0|E_shift_rot_result_nxt[28]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[28]~26_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(29)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(27),
	datad => \inst|cpu_0|E_shift_rot_result\(29),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[28]~26_combout\);

-- Location: FF_X38_Y16_N23
\inst|cpu_0|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[28]~26_combout\,
	asdata => \inst|cpu_0|E_src1\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(28));

-- Location: LCCOMB_X38_Y16_N12
\inst|cpu_0|E_shift_rot_result_nxt[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[29]~24_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(30))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_result\(30),
	datab => \inst|cpu_0|E_shift_rot_result\(28),
	datad => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu_0|E_shift_rot_result_nxt[29]~24_combout\);

-- Location: FF_X38_Y16_N13
\inst|cpu_0|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[29]~24_combout\,
	asdata => \inst|cpu_0|E_src1\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X38_Y16_N26
\inst|cpu_0|E_shift_rot_result_nxt[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[30]~22_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(31))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(31),
	datad => \inst|cpu_0|E_shift_rot_result\(29),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[30]~22_combout\);

-- Location: FF_X38_Y16_N27
\inst|cpu_0|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[30]~22_combout\,
	asdata => \inst|cpu_0|E_src1\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X38_Y16_N24
\inst|cpu_0|E_shift_rot_result_nxt[31]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[31]~20_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_fill_bit~0_combout\))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_result\(30),
	datab => \inst|cpu_0|E_shift_rot_fill_bit~0_combout\,
	datad => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	combout => \inst|cpu_0|E_shift_rot_result_nxt[31]~20_combout\);

-- Location: FF_X38_Y16_N25
\inst|cpu_0|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[31]~20_combout\,
	asdata => \inst|cpu_0|E_src1\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X38_Y16_N2
\inst|cpu_0|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_fill_bit~0_combout\ = (!\inst|cpu_0|R_ctrl_shift_logical~q\ & ((\inst|cpu_0|R_ctrl_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(0))) # (!\inst|cpu_0|R_ctrl_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_rot_right~q\,
	datab => \inst|cpu_0|R_ctrl_shift_logical~q\,
	datac => \inst|cpu_0|E_shift_rot_result\(0),
	datad => \inst|cpu_0|E_shift_rot_result\(31),
	combout => \inst|cpu_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X38_Y16_N14
\inst|cpu_0|E_shift_rot_result_nxt[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[0]~18_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(1)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_fill_bit~0_combout\,
	datad => \inst|cpu_0|E_shift_rot_result\(1),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[0]~18_combout\);

-- Location: FF_X38_Y16_N15
\inst|cpu_0|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[0]~18_combout\,
	asdata => \inst|cpu_0|E_src1\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(0));

-- Location: LCCOMB_X38_Y16_N20
\inst|cpu_0|E_shift_rot_result_nxt[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[1]~16_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(2))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(2),
	datad => \inst|cpu_0|E_shift_rot_result\(0),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[1]~16_combout\);

-- Location: FF_X38_Y16_N21
\inst|cpu_0|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[1]~16_combout\,
	asdata => \inst|cpu_0|E_src1\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(1));

-- Location: LCCOMB_X38_Y16_N18
\inst|cpu_0|E_shift_rot_result_nxt[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[2]~14_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(3))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(3),
	datad => \inst|cpu_0|E_shift_rot_result\(1),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[2]~14_combout\);

-- Location: FF_X38_Y16_N19
\inst|cpu_0|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[2]~14_combout\,
	asdata => \inst|cpu_0|E_src1\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(2));

-- Location: LCCOMB_X38_Y16_N0
\inst|cpu_0|E_shift_rot_result_nxt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[3]~13_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(4))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(4),
	datad => \inst|cpu_0|E_shift_rot_result\(2),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[3]~13_combout\);

-- Location: FF_X38_Y16_N1
\inst|cpu_0|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[3]~13_combout\,
	asdata => \inst|cpu_0|E_src1\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(3));

-- Location: LCCOMB_X38_Y16_N8
\inst|cpu_0|E_shift_rot_result_nxt[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[4]~0_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(5)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(3),
	datad => \inst|cpu_0|E_shift_rot_result\(5),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[4]~0_combout\);

-- Location: FF_X38_Y16_N9
\inst|cpu_0|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[4]~0_combout\,
	asdata => \inst|cpu_0|E_src1\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X38_Y16_N30
\inst|cpu_0|E_shift_rot_result_nxt[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_result_nxt[5]~12_combout\ = (\inst|cpu_0|R_ctrl_shift_rot_right~q\ & ((\inst|cpu_0|E_shift_rot_result\(6)))) # (!\inst|cpu_0|R_ctrl_shift_rot_right~q\ & (\inst|cpu_0|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot_right~q\,
	datab => \inst|cpu_0|E_shift_rot_result\(4),
	datad => \inst|cpu_0|E_shift_rot_result\(6),
	combout => \inst|cpu_0|E_shift_rot_result_nxt[5]~12_combout\);

-- Location: FF_X38_Y16_N31
\inst|cpu_0|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_result_nxt[5]~12_combout\,
	asdata => \inst|cpu_0|E_src1\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_result\(5));

-- Location: FF_X38_Y18_N1
\inst|cpu_0|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[5]~11_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(5));

-- Location: LCCOMB_X30_Y20_N26
\inst|leds|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|always0~1_combout\ = (\inst|cpu_0|W_alu_result\(4) & (\inst|leds|always0~0_combout\ & (!\inst|cpu_0|W_alu_result\(5) & \inst|mm_interconnect_0|router|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(4),
	datab => \inst|leds|always0~0_combout\,
	datac => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|mm_interconnect_0|router|Equal3~2_combout\,
	combout => \inst|leds|always0~1_combout\);

-- Location: LCCOMB_X29_Y19_N30
\inst|leds|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|always0~3_combout\ = (\inst|leds|always0~2_combout\ & \inst|leds|always0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|leds|always0~2_combout\,
	datad => \inst|leds|always0~1_combout\,
	combout => \inst|leds|always0~3_combout\);

-- Location: FF_X25_Y18_N19
\inst|leds|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|data_out[5]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(5));

-- Location: LCCOMB_X25_Y18_N6
\inst|leds|readdata[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(5) = (\inst|leds|data_out\(5) & (!\inst|cpu_0|W_alu_result\(3) & !\inst|cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|leds|data_out\(5),
	datac => \inst|cpu_0|W_alu_result\(3),
	datad => \inst|cpu_0|W_alu_result\(2),
	combout => \inst|leds|readdata\(5));

-- Location: FF_X25_Y18_N7
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X32_Y22_N26
\inst|jtag_uart_0|av_readdata[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[5]~3_combout\ = (\inst|jtag_uart_0|read_0~q\ & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|read_0~q\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst|jtag_uart_0|av_readdata[5]~3_combout\);

-- Location: FF_X32_Y22_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[5]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X32_Y18_N22
\inst|cpu_0|av_ld_byte0_data_nxt[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[5]~18_combout\ = (\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5) & ((\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datad => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[5]~18_combout\);

-- Location: LCCOMB_X32_Y18_N24
\inst|cpu_0|av_ld_byte0_data_nxt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[5]~19_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[5]~18_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[5]~18_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[5]~19_combout\);

-- Location: LCCOMB_X23_Y19_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~12_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~12_combout\);

-- Location: FF_X23_Y19_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(5));

-- Location: FF_X26_Y21_N13
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(5),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X26_Y21_N12
\inst|cpu_0|av_ld_byte0_data_nxt[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[5]~17_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(5) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[5]~17_combout\);

-- Location: LCCOMB_X32_Y18_N14
\inst|cpu_0|av_ld_byte0_data_nxt[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[5]~20_combout\ = (\inst|cpu_0|av_ld_rshift8~1_combout\ & (((\inst|cpu_0|av_ld_byte1_data\(5))))) # (!\inst|cpu_0|av_ld_rshift8~1_combout\ & ((\inst|cpu_0|av_ld_byte0_data_nxt[5]~19_combout\) # 
-- ((\inst|cpu_0|av_ld_byte0_data_nxt[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_rshift8~1_combout\,
	datab => \inst|cpu_0|av_ld_byte0_data_nxt[5]~19_combout\,
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[5]~17_combout\,
	datad => \inst|cpu_0|av_ld_byte1_data\(5),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[5]~20_combout\);

-- Location: FF_X32_Y18_N15
\inst|cpu_0|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[5]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X32_Y18_N8
\inst|cpu_0|W_rf_wr_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[5]~2_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte0_data\(5))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_alu_result\(5) & !\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte0_data\(5),
	datac => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[5]~2_combout\);

-- Location: FF_X26_Y18_N3
\inst|cpu_0|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(4));

-- Location: LCCOMB_X29_Y19_N14
\inst|mm_interconnect_0|cmd_mux_002|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = (\inst|cpu_0|d_writedata\(4) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|d_writedata\(4),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: FF_X29_Y19_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(4));

-- Location: LCCOMB_X21_Y21_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[4]~10_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(4)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(4),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[4]~10_combout\);

-- Location: LCCOMB_X21_Y21_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~11_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(6))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X21_Y21_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~11_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X21_Y20_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[3]~11_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(3)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(3),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[3]~11_combout\);

-- Location: LCCOMB_X20_Y18_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~10_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(5))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~10_combout\);

-- Location: FF_X20_Y18_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~10_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X17_Y21_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(2))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(2),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X17_Y21_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~17_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(4))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~16_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~16_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X17_Y21_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(3));

-- Location: FF_X19_Y21_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(3),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X18_Y21_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~3_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(3) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X18_Y21_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X17_Y21_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(3))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X17_Y21_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~19_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(5))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~18_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~18_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X17_Y21_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~19_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X18_Y23_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X18_Y23_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X21_Y21_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~9_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(4))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X21_Y21_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~9_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X21_Y20_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(1))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(1),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X20_Y18_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~19_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(22))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X20_Y18_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X20_Y18_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~43_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(19))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(19),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(19),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X20_Y22_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~44_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(21) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~43_combout\) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(21) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~43_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(21),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X20_Y22_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(20));

-- Location: FF_X19_Y22_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X20_Y18_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~10_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X20_Y18_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X21_Y18_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~41_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(20))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(20),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(20),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X20_Y22_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~42_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(22)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~41_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(22),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~41_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X20_Y22_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X19_Y22_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(21),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X19_Y22_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCCOMB_X19_Y22_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(20) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X19_Y23_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~1_combout\,
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X21_Y20_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(3)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(3),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X21_Y20_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X21_Y20_N22
\inst|cpu_0|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|wait_for_one_post_bret_inst~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\ & ((\inst|cpu_0|hbreak_enabled~q\) # ((!\inst|cpu_0|F_valid~0_combout\ & 
-- \inst|cpu_0|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|hbreak_enabled~q\,
	datab => \inst|cpu_0|F_valid~0_combout\,
	datac => \inst|cpu_0|wait_for_one_post_bret_inst~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst|cpu_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X21_Y20_N23
\inst|cpu_0|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|wait_for_one_post_bret_inst~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X21_Y20_N20
\inst|cpu_0|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|hbreak_pending_nxt~0_combout\ = (!\inst|cpu_0|hbreak_enabled~q\ & ((\inst|cpu_0|hbreak_pending~q\) # (\inst|cpu_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|hbreak_enabled~q\,
	datac => \inst|cpu_0|hbreak_pending~q\,
	datad => \inst|cpu_0|hbreak_req~0_combout\,
	combout => \inst|cpu_0|hbreak_pending_nxt~0_combout\);

-- Location: FF_X21_Y20_N21
\inst|cpu_0|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|hbreak_pending_nxt~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|hbreak_pending~q\);

-- Location: LCCOMB_X21_Y20_N16
\inst|cpu_0|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|hbreak_req~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\ & ((\inst|cpu_0|W_valid~q\) # ((!\inst|cpu_0|wait_for_one_post_bret_inst~q\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\ & (\inst|cpu_0|hbreak_pending~q\ & ((\inst|cpu_0|W_valid~q\) # (!\inst|cpu_0|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|jtag_break~q\,
	datab => \inst|cpu_0|W_valid~q\,
	datac => \inst|cpu_0|wait_for_one_post_bret_inst~q\,
	datad => \inst|cpu_0|hbreak_pending~q\,
	combout => \inst|cpu_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X29_Y20_N30
\inst|cpu_0|F_iw[17]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[17]~41_combout\ = (\inst|sram|the_altsyncram|auto_generated|q_a\(17) & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\inst|sram|the_altsyncram|auto_generated|q_a\(17) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(17),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \inst|cpu_0|F_iw[17]~41_combout\);

-- Location: LCCOMB_X29_Y20_N24
\inst|cpu_0|F_iw[17]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[17]~42_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & (((\inst|cpu_0|F_iw[17]~41_combout\)))) # (!\inst|cpu_0|D_iw[5]~0_combout\ & (((\inst|cpu_0|hbreak_enabled~q\)) # (!\inst|cpu_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|hbreak_req~0_combout\,
	datab => \inst|cpu_0|hbreak_enabled~q\,
	datac => \inst|cpu_0|F_iw[17]~41_combout\,
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[17]~42_combout\);

-- Location: FF_X29_Y20_N25
\inst|cpu_0|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[17]~42_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(17));

-- Location: LCCOMB_X34_Y17_N6
\inst|cpu_0|E_src1[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[13]~3_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src1~34_combout\,
	datab => \inst|cpu_0|D_iw\(17),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|cpu_0|E_src1[13]~3_combout\);

-- Location: FF_X34_Y17_N7
\inst|cpu_0|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[13]~3_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[11]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(13));

-- Location: LCCOMB_X35_Y16_N30
\inst|cpu_0|E_logic_result[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[13]~4_combout\ = (\inst|cpu_0|E_src1\(13) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(13)))))) # (!\inst|cpu_0|E_src1\(13) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(13)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(1),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|E_src1\(13),
	datad => \inst|cpu_0|E_src2\(13),
	combout => \inst|cpu_0|E_logic_result[13]~4_combout\);

-- Location: LCCOMB_X35_Y16_N6
\inst|cpu_0|W_alu_result[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[13]~3_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[13]~4_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[13]~4_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|Add1~45_combout\,
	combout => \inst|cpu_0|W_alu_result[13]~3_combout\);

-- Location: FF_X35_Y16_N7
\inst|cpu_0|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[13]~3_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(13),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(13));

-- Location: LCCOMB_X35_Y16_N8
\inst|mm_interconnect_0|router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal1~0_combout\ = (!\inst|cpu_0|W_alu_result\(13) & (\inst|cpu_0|W_alu_result\(16) & (!\inst|cpu_0|W_alu_result\(15) & !\inst|cpu_0|W_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(13),
	datab => \inst|cpu_0|W_alu_result\(16),
	datac => \inst|cpu_0|W_alu_result\(15),
	datad => \inst|cpu_0|W_alu_result\(14),
	combout => \inst|mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y19_N16
\inst|mm_interconnect_0|router|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal3~1_combout\ = (!\inst|cpu_0|W_alu_result\(7) & (!\inst|cpu_0|W_alu_result\(6) & !\inst|cpu_0|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(7),
	datab => \inst|cpu_0|W_alu_result\(6),
	datad => \inst|cpu_0|W_alu_result\(8),
	combout => \inst|mm_interconnect_0|router|Equal3~1_combout\);

-- Location: LCCOMB_X32_Y19_N4
\inst|mm_interconnect_0|router|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal4~1_combout\ = (\inst|mm_interconnect_0|router|Equal3~0_combout\ & (\inst|mm_interconnect_0|router|Equal1~0_combout\ & (\inst|mm_interconnect_0|router|Equal3~1_combout\ & 
-- \inst|mm_interconnect_0|router|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal3~0_combout\,
	datab => \inst|mm_interconnect_0|router|Equal1~0_combout\,
	datac => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	datad => \inst|mm_interconnect_0|router|Equal4~0_combout\,
	combout => \inst|mm_interconnect_0|router|Equal4~1_combout\);

-- Location: LCCOMB_X32_Y21_N20
\inst|jtag_uart_0|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_waitrequest~1_combout\ = (\inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ & (!\inst|cpu_0|W_alu_result\(3) & (\inst|jtag_uart_0|av_waitrequest~0_combout\ & \inst|mm_interconnect_0|router|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|jtag_uart_0|av_waitrequest~0_combout\,
	datad => \inst|mm_interconnect_0|router|Equal4~1_combout\,
	combout => \inst|jtag_uart_0|av_waitrequest~1_combout\);

-- Location: FF_X32_Y21_N21
\inst|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_waitrequest~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X31_Y20_N16
\inst|mm_interconnect_0|cmd_demux|sink_ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ = (!\inst|cpu_0|W_alu_result\(3) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_0|av_waitrequest~q\ & 
-- \inst|mm_interconnect_0|router|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(3),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|av_waitrequest~q\,
	datad => \inst|mm_interconnect_0|router|Equal4~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\);

-- Location: LCCOMB_X31_Y20_N26
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & (\inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ & 
-- (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \inst|cpu_0|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datab => \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|cpu_0|d_read~q\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X31_Y20_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X30_Y20_N28
\inst|mm_interconnect_0|router|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal4~2_combout\ = (!\inst|cpu_0|W_alu_result\(4) & (!\inst|cpu_0|W_alu_result\(3) & (\inst|cpu_0|W_alu_result\(5) & \inst|mm_interconnect_0|router|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(4),
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|mm_interconnect_0|router|Equal3~2_combout\,
	combout => \inst|mm_interconnect_0|router|Equal4~2_combout\);

-- Location: LCCOMB_X31_Y20_N0
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & (\inst|cpu_0|d_read~q\ & (\inst|jtag_uart_0|av_waitrequest~q\ & 
-- \inst|mm_interconnect_0|router|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datab => \inst|cpu_0|d_read~q\,
	datac => \inst|jtag_uart_0|av_waitrequest~q\,
	datad => \inst|mm_interconnect_0|router|Equal4~2_combout\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X31_Y20_N8
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X31_Y20_N6
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~5_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\) # 
-- ((!\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & (\inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ & \inst|cpu_0|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datab => \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	datad => \inst|cpu_0|d_read~q\,
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X31_Y20_N7
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y20_N14
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\) # 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X31_Y20_N15
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y20_N2
\inst|jtag_uart_0|av_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_waitrequest~2_combout\ = (!\inst|cpu_0|W_alu_result\(3) & (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (!\inst|jtag_uart_0|av_waitrequest~q\ & 
-- \inst|mm_interconnect_0|router|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(3),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|av_waitrequest~q\,
	datad => \inst|mm_interconnect_0|router|Equal4~1_combout\,
	combout => \inst|jtag_uart_0|av_waitrequest~2_combout\);

-- Location: LCCOMB_X31_Y21_N6
\inst|jtag_uart_0|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|fifo_rd~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\inst|cpu_0|W_alu_result\(2) & (\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ & 
-- \inst|jtag_uart_0|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	datad => \inst|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst|jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X31_Y21_N26
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart_0|fifo_rd~0_combout\ & ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart_0|fifo_rd~0_combout\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X31_Y21_N27
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X32_Y21_N19
\inst|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X31_Y25_N20
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datac => \inst|jtag_uart_0|t_dav~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X31_Y25_N0
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X31_Y25_N1
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\);

-- Location: LCCOMB_X32_Y21_N28
\inst|jtag_uart_0|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|wr_rfifo~combout\ = (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\ & !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X28_Y21_N28
\inst|jtag_uart_0|av_readdata[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[4]~4_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) & \inst|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	datad => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[4]~4_combout\);

-- Location: FF_X28_Y21_N29
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[4]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X27_Y21_N4
\inst|cpu_0|av_ld_byte0_data_nxt[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[4]~22_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[4]~22_combout\);

-- Location: FF_X29_Y19_N1
\inst|leds|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|d_writedata\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(4));

-- Location: LCCOMB_X29_Y19_N2
\inst|leds|readdata[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(4) = (!\inst|cpu_0|W_alu_result\(2) & (!\inst|cpu_0|W_alu_result\(3) & \inst|leds|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|W_alu_result\(3),
	datad => \inst|leds|data_out\(4),
	combout => \inst|leds|readdata\(4));

-- Location: FF_X29_Y19_N3
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y19_N20
\inst|cpu_0|av_ld_byte0_data_nxt[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[4]~23_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[4]~22_combout\) # ((\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|av_ld_byte0_data_nxt[4]~22_combout\,
	datac => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[4]~23_combout\);

-- Location: LCCOMB_X26_Y18_N2
\inst|mm_interconnect_0|cmd_mux_003|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|d_writedata\(4),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\);

-- Location: M9K_X22_Y25_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y21_N0
\inst|cpu_0|av_ld_byte0_data_nxt[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[4]~21_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(4)) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(4) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(4) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(4),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[4]~21_combout\);

-- Location: LCCOMB_X32_Y19_N16
\inst|cpu_0|av_ld_byte0_data_nxt[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[4]~24_combout\ = (\inst|cpu_0|av_ld_rshift8~1_combout\ & (((\inst|cpu_0|av_ld_byte1_data\(4))))) # (!\inst|cpu_0|av_ld_rshift8~1_combout\ & ((\inst|cpu_0|av_ld_byte0_data_nxt[4]~23_combout\) # 
-- ((\inst|cpu_0|av_ld_byte0_data_nxt[4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data_nxt[4]~23_combout\,
	datab => \inst|cpu_0|av_ld_rshift8~1_combout\,
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[4]~21_combout\,
	datad => \inst|cpu_0|av_ld_byte1_data\(4),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[4]~24_combout\);

-- Location: FF_X32_Y19_N17
\inst|cpu_0|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[4]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(4));

-- Location: LCCOMB_X32_Y19_N18
\inst|cpu_0|W_rf_wr_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[4]~3_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte0_data\(4))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((!\inst|cpu_0|E_alu_result~0_combout\ & \inst|cpu_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|av_ld_byte0_data\(4),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|W_alu_result\(4),
	combout => \inst|cpu_0|W_rf_wr_data[4]~3_combout\);

-- Location: LCCOMB_X34_Y15_N2
\inst|cpu_0|E_src1[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[3]~13_combout\ = (\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst|cpu_0|R_src1~34_combout\,
	datad => \inst|cpu_0|D_iw\(7),
	combout => \inst|cpu_0|E_src1[3]~13_combout\);

-- Location: FF_X34_Y15_N3
\inst|cpu_0|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[3]~13_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(3));

-- Location: LCCOMB_X36_Y19_N16
\inst|cpu_0|W_alu_result[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[3]~13_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[3]~13_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~13_combout\,
	datab => \inst|cpu_0|E_logic_result[3]~13_combout\,
	datad => \inst|cpu_0|R_ctrl_logic~q\,
	combout => \inst|cpu_0|W_alu_result[3]~13_combout\);

-- Location: FF_X36_Y19_N17
\inst|cpu_0|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[3]~13_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(3));

-- Location: FF_X26_Y22_N13
\inst|leds|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|d_writedata\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(3));

-- Location: LCCOMB_X29_Y19_N6
\inst|leds|readdata[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(3) = (\inst|leds|data_out\(3) & (!\inst|cpu_0|W_alu_result\(3) & !\inst|cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|leds|data_out\(3),
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|W_alu_result\(2),
	combout => \inst|leds|readdata\(3));

-- Location: FF_X29_Y19_N7
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X21_Y19_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~11_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~11_combout\);

-- Location: FF_X21_Y19_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~11_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(3));

-- Location: FF_X26_Y21_N11
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X26_Y21_N10
\inst|cpu_0|av_ld_byte0_data_nxt[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[3]~25_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(3)) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(3),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[3]~25_combout\);

-- Location: LCCOMB_X28_Y21_N22
\inst|jtag_uart_0|av_readdata[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[3]~5_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) & \inst|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	datad => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[3]~5_combout\);

-- Location: FF_X28_Y21_N23
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[3]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X27_Y21_N6
\inst|cpu_0|av_ld_byte0_data_nxt[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[3]~26_combout\ = (\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[3]~26_combout\);

-- Location: LCCOMB_X29_Y19_N8
\inst|cpu_0|av_ld_byte0_data_nxt[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[3]~27_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[3]~25_combout\) # ((\inst|cpu_0|av_ld_byte0_data_nxt[3]~26_combout\) # ((\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3) & 
-- \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3),
	datab => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[3]~25_combout\,
	datad => \inst|cpu_0|av_ld_byte0_data_nxt[3]~26_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[3]~27_combout\);

-- Location: LCCOMB_X32_Y19_N28
\inst|cpu_0|av_ld_byte0_data_nxt[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[3]~38_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_rshift8~0_combout\ & (\inst|cpu_0|av_ld_byte1_data\(3))) # (!\inst|cpu_0|av_ld_rshift8~0_combout\ & 
-- ((\inst|cpu_0|av_ld_byte0_data_nxt[3]~27_combout\))))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (((\inst|cpu_0|av_ld_byte0_data_nxt[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_aligning_data~q\,
	datab => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datac => \inst|cpu_0|av_ld_byte1_data\(3),
	datad => \inst|cpu_0|av_ld_byte0_data_nxt[3]~27_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[3]~38_combout\);

-- Location: FF_X32_Y19_N29
\inst|cpu_0|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[3]~38_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(3));

-- Location: LCCOMB_X32_Y19_N14
\inst|cpu_0|W_rf_wr_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[3]~4_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|av_ld_byte0_data\(3))))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|W_alu_result\(3) & (!\inst|cpu_0|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|av_ld_byte0_data\(3),
	combout => \inst|cpu_0|W_rf_wr_data[3]~4_combout\);

-- Location: LCCOMB_X30_Y18_N24
\inst|cpu_0|d_writedata[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[25]~1_combout\ = (\inst|cpu_0|Equal133~0_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|Equal133~0_combout\,
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|cpu_0|d_writedata[25]~1_combout\);

-- Location: FF_X30_Y18_N25
\inst|cpu_0|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[25]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(9));

-- Location: LCCOMB_X18_Y18_N16
\inst|mm_interconnect_0|cmd_mux_002|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(9),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: FF_X18_Y18_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(9));

-- Location: LCCOMB_X18_Y18_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[9]~20_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(9)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(9),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(9),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[9]~20_combout\);

-- Location: LCCOMB_X23_Y19_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~19_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~19_combout\);

-- Location: FF_X23_Y19_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(8));

-- Location: FF_X26_Y20_N9
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(8),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y17_N26
\inst|cpu_0|F_iw[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[8]~28_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(8) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[8]~28_combout\);

-- Location: LCCOMB_X26_Y18_N28
\inst|mm_interconnect_0|cmd_mux_003|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(8),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\);

-- Location: M9K_X22_Y18_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y17_N6
\inst|cpu_0|F_iw[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[8]~29_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[8]~28_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[8]~28_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[8]~29_combout\);

-- Location: FF_X26_Y17_N7
\inst|cpu_0|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[8]~29_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(8));

-- Location: LCCOMB_X36_Y18_N6
\inst|cpu_0|R_src2_lo[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[2]~3_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(8)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|D_iw\(8),
	combout => \inst|cpu_0|R_src2_lo[2]~3_combout\);

-- Location: FF_X36_Y18_N7
\inst|cpu_0|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[2]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(2));

-- Location: LCCOMB_X36_Y19_N24
\inst|cpu_0|E_logic_result[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[2]~14_combout\ = (\inst|cpu_0|E_src2\(2) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src1\(2)))))) # (!\inst|cpu_0|E_src2\(2) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src1\(2)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|E_src2\(2),
	datac => \inst|cpu_0|R_logic_op\(1),
	datad => \inst|cpu_0|E_src1\(2),
	combout => \inst|cpu_0|E_logic_result[2]~14_combout\);

-- Location: LCCOMB_X36_Y19_N26
\inst|cpu_0|W_alu_result[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[2]~14_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[2]~14_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~11_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|E_logic_result[2]~14_combout\,
	combout => \inst|cpu_0|W_alu_result[2]~14_combout\);

-- Location: FF_X36_Y19_N27
\inst|cpu_0|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[2]~14_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(2));

-- Location: LCCOMB_X26_Y16_N0
\inst|mm_interconnect_0|cmd_mux_003|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_data\(38) = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\inst|cpu_0|W_alu_result\(2)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \inst|cpu_0|F_pc\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\inst|cpu_0|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|cpu_0|F_pc\(0),
	datad => \inst|cpu_0|W_alu_result\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_data\(38));

-- Location: M9K_X22_Y26_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N20
\inst|cpu_0|F_iw[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[6]~34_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(6) & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[6]~34_combout\);

-- Location: LCCOMB_X27_Y19_N8
\inst|cpu_0|F_iw[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[6]~35_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[6]~34_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(6) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(6),
	datab => \inst|cpu_0|F_iw[6]~34_combout\,
	datac => \inst|cpu_0|D_iw[5]~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|cpu_0|F_iw[6]~35_combout\);

-- Location: FF_X27_Y19_N9
\inst|cpu_0|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[6]~35_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(6));

-- Location: LCCOMB_X34_Y18_N4
\inst|cpu_0|R_src2_lo[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[0]~5_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(6))) # (!\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(6),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|cpu_0|R_src2_lo[0]~5_combout\);

-- Location: FF_X34_Y18_N5
\inst|cpu_0|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[0]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(0));

-- Location: LCCOMB_X34_Y16_N14
\inst|cpu_0|E_logic_result[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[0]~17_combout\ = (\inst|cpu_0|E_src1\(0) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(0)))))) # (!\inst|cpu_0|E_src1\(0) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(0)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(0),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|R_logic_op\(1),
	datad => \inst|cpu_0|E_src2\(0),
	combout => \inst|cpu_0|E_logic_result[0]~17_combout\);

-- Location: LCCOMB_X31_Y19_N26
\inst|cpu_0|W_alu_result[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[0]~16_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[0]~17_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_logic~q\,
	datab => \inst|cpu_0|Add1~7_combout\,
	datad => \inst|cpu_0|E_logic_result[0]~17_combout\,
	combout => \inst|cpu_0|W_alu_result[0]~16_combout\);

-- Location: FF_X31_Y19_N27
\inst|cpu_0|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[0]~16_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(0));

-- Location: LCCOMB_X31_Y19_N0
\inst|cpu_0|W_alu_result[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[1]~15_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[1]~15_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[1]~15_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|Add1~9_combout\,
	combout => \inst|cpu_0|W_alu_result[1]~15_combout\);

-- Location: FF_X31_Y19_N1
\inst|cpu_0|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[1]~15_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(1));

-- Location: LCCOMB_X31_Y19_N2
\inst|cpu_0|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_rshift8~0_combout\ = (\inst|cpu_0|av_ld_align_cycle\(1) & (\inst|cpu_0|W_alu_result\(0) & (!\inst|cpu_0|av_ld_align_cycle\(0) & \inst|cpu_0|W_alu_result\(1)))) # (!\inst|cpu_0|av_ld_align_cycle\(1) & ((\inst|cpu_0|W_alu_result\(1)) # 
-- ((\inst|cpu_0|W_alu_result\(0) & !\inst|cpu_0|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(0),
	datab => \inst|cpu_0|av_ld_align_cycle\(0),
	datac => \inst|cpu_0|av_ld_align_cycle\(1),
	datad => \inst|cpu_0|W_alu_result\(1),
	combout => \inst|cpu_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X26_Y22_N14
\inst|leds|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|data_out[2]~feeder_combout\ = \inst|cpu_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata\(2),
	combout => \inst|leds|data_out[2]~feeder_combout\);

-- Location: FF_X26_Y22_N15
\inst|leds|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|data_out[2]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(2));

-- Location: LCCOMB_X29_Y19_N18
\inst|leds|readdata[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(2) = (\inst|leds|data_out\(2) & (!\inst|cpu_0|W_alu_result\(2) & !\inst|cpu_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|leds|data_out\(2),
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|W_alu_result\(3),
	combout => \inst|leds|readdata\(2));

-- Location: FF_X29_Y19_N19
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X29_Y22_N26
\inst|jtag_uart_0|av_readdata[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[2]~6_combout\ = (\inst|jtag_uart_0|read_0~q\ & \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|read_0~q\,
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst|jtag_uart_0|av_readdata[2]~6_combout\);

-- Location: FF_X29_Y22_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[2]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X29_Y19_N28
\inst|cpu_0|av_ld_byte0_data_nxt[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[2]~29_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)) # 
-- ((\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2) & \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2) & (\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2),
	datac => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[2]~29_combout\);

-- Location: LCCOMB_X21_Y19_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23) & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X21_Y19_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X21_Y19_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~13_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_go~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~13_combout\);

-- Location: FF_X21_Y19_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~13_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(2));

-- Location: FF_X26_Y17_N31
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X26_Y17_N30
\inst|cpu_0|av_ld_byte0_data_nxt[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[2]~28_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(2) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[2]~28_combout\);

-- Location: LCCOMB_X26_Y17_N20
\inst|cpu_0|av_ld_byte0_data_nxt[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[2]~30_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[2]~29_combout\) # ((\inst|cpu_0|av_ld_byte0_data_nxt[2]~28_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \inst|sram|the_altsyncram|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|cpu_0|av_ld_byte0_data_nxt[2]~29_combout\,
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[2]~28_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[2]~30_combout\);

-- Location: LCCOMB_X29_Y17_N10
\inst|cpu_0|av_ld_byte0_data_nxt[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[2]~39_combout\ = (\inst|cpu_0|av_ld_rshift8~0_combout\ & ((\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte1_data\(2)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & 
-- (\inst|cpu_0|av_ld_byte0_data_nxt[2]~30_combout\)))) # (!\inst|cpu_0|av_ld_rshift8~0_combout\ & (((\inst|cpu_0|av_ld_byte0_data_nxt[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datab => \inst|cpu_0|av_ld_aligning_data~q\,
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[2]~30_combout\,
	datad => \inst|cpu_0|av_ld_byte1_data\(2),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[2]~39_combout\);

-- Location: FF_X29_Y17_N11
\inst|cpu_0|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[2]~39_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X29_Y17_N12
\inst|cpu_0|W_rf_wr_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[2]~5_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte0_data\(2))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_alu_result\(2) & !\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data\(2),
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|E_alu_result~0_combout\,
	datad => \inst|cpu_0|R_ctrl_ld~q\,
	combout => \inst|cpu_0|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X34_Y18_N24
\inst|cpu_0|d_writedata[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[31]~7_combout\ = (\inst|cpu_0|Equal133~0_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|Equal133~0_combout\,
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|cpu_0|d_writedata[31]~7_combout\);

-- Location: LCCOMB_X34_Y18_N18
\inst|cpu_0|d_writedata[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[31]~feeder_combout\ = \inst|cpu_0|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata[31]~7_combout\,
	combout => \inst|cpu_0|d_writedata[31]~feeder_combout\);

-- Location: FF_X34_Y18_N19
\inst|cpu_0|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[31]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(31));

-- Location: LCCOMB_X24_Y18_N16
\inst|mm_interconnect_0|cmd_mux_003|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(31),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\);

-- Location: M9K_X22_Y15_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y20_N18
\inst|cpu_0|F_iw[31]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[31]~51_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst|cpu_0|F_iw[31]~51_combout\);

-- Location: LCCOMB_X27_Y17_N10
\inst|cpu_0|F_iw[31]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[31]~52_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[31]~51_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst|cpu_0|F_iw[31]~51_combout\,
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[31]~52_combout\);

-- Location: FF_X27_Y17_N11
\inst|cpu_0|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[31]~52_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(31));

-- Location: LCCOMB_X36_Y17_N26
\inst|cpu_0|R_src1[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[0]~37_combout\ = (!\inst|cpu_0|R_src1~35_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|cpu_0|R_src1[0]~37_combout\);

-- Location: FF_X36_Y17_N27
\inst|cpu_0|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[0]~37_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(0));

-- Location: LCCOMB_X30_Y16_N20
\inst|cpu_0|E_mem_byte_en[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_mem_byte_en[0]~6_combout\ = (\inst|cpu_0|D_iw\(4)) # ((!\inst|cpu_0|Add1~9_combout\ & ((\inst|cpu_0|D_iw\(3)) # (!\inst|cpu_0|Add1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~9_combout\,
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|Add1~7_combout\,
	combout => \inst|cpu_0|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X30_Y16_N21
\inst|cpu_0|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_mem_byte_en[0]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_byteenable\(0));

-- Location: LCCOMB_X26_Y16_N28
\inst|mm_interconnect_0|cmd_mux_002|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(32) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|cpu_0|d_byteenable\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: FF_X26_Y16_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X26_Y16_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: FF_X21_Y19_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~8_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(1));

-- Location: FF_X28_Y19_N25
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X32_Y22_N20
\inst|mm_interconnect_0|cmd_mux_003|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|d_writedata\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\);

-- Location: M9K_X33_Y23_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y19_N24
\inst|cpu_0|av_ld_byte0_data_nxt[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[1]~31_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(1)) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[1]~31_combout\);

-- Location: LCCOMB_X32_Y19_N26
\inst|mm_interconnect_0|router|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|always1~1_combout\ = (!\inst|cpu_0|W_alu_result\(4) & (!\inst|cpu_0|W_alu_result\(5) & \inst|mm_interconnect_0|router|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(4),
	datab => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|mm_interconnect_0|router|Equal3~0_combout\,
	combout => \inst|mm_interconnect_0|router|always1~1_combout\);

-- Location: LCCOMB_X32_Y19_N12
\inst|mm_interconnect_0|router|always1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|always1~2_combout\ = (\inst|mm_interconnect_0|router|Equal3~1_combout\ & (\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ & (\inst|mm_interconnect_0|router|Equal1~0_combout\ & 
-- \inst|mm_interconnect_0|router|always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	datab => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	datac => \inst|mm_interconnect_0|router|Equal1~0_combout\,
	datad => \inst|mm_interconnect_0|router|always1~1_combout\,
	combout => \inst|mm_interconnect_0|router|always1~2_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst|mm_interconnect_0|cmd_demux|sink_ready~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~8_combout\ = (!\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1) & (\inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\ & 
-- (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \inst|mm_interconnect_0|router|always1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1),
	datab => \inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|router|always1~2_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~8_combout\);

-- Location: LCCOMB_X28_Y19_N12
\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\) # ((\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1)) # (!\inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	combout => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X28_Y19_N13
\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X28_Y19_N4
\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(0) & (!\inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|cmd_demux|sink_ready~8_combout\) # (\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1))))) # (!\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|sink_ready~8_combout\,
	datab => \inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X28_Y19_N5
\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X28_Y19_N6
\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \inst|mm_interconnect_0|router|always1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|router|always1~2_combout\,
	combout => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X35_Y19_N10
\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~2_combout\ = (\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0_combout\ & (!\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0) & 
-- ((\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1)) # (!\inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0),
	datad => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1),
	combout => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X35_Y19_N11
\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X28_Y19_N16
\inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\ = \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0) $ (((\inst|leds|always0~4_combout\ & (\inst|mm_interconnect_0|router|always1~2_combout\ & 
-- !\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|leds|always0~4_combout\,
	datab => \inst|mm_interconnect_0|router|always1~2_combout\,
	datac => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0),
	combout => \inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X35_Y19_N8
\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~1_combout\ = (\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0_combout\ & ((\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1) & 
-- ((!\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0)))) # (!\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1) & (!\inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\ & 
-- \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|boutons_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1),
	datad => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0),
	combout => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X35_Y19_N9
\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X35_Y19_N6
\inst|mm_interconnect_0|cmd_demux|sink_ready~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~9_combout\ = (!\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1) & (\inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0) $ (((\inst|cpu_0|d_write~q\ & 
-- !\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_write~q\,
	datab => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(1),
	datac => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datad => \inst|mm_interconnect_0|boutons_s1_translator|wait_latency_counter\(0),
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~9_combout\);

-- Location: LCCOMB_X28_Y19_N8
\inst|mm_interconnect_0|cmd_demux|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = (\inst|mm_interconnect_0|cmd_demux|sink_ready~9_combout\ & (!\inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \inst|mm_interconnect_0|router|always1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|sink_ready~9_combout\,
	datab => \inst|mm_interconnect_0|boutons_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|router|always1~2_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: FF_X28_Y19_N9
\inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0));

-- Location: IOIBUF_X0_Y16_N8
\boutons[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_boutons(1),
	o => \boutons[1]~input_o\);

-- Location: LCCOMB_X29_Y19_N10
\inst|boutons|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|boutons|read_mux_out\(1) = (\boutons[1]~input_o\ & (!\inst|cpu_0|W_alu_result\(2) & !\inst|cpu_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \boutons[1]~input_o\,
	datab => \inst|cpu_0|W_alu_result\(2),
	datac => \inst|cpu_0|W_alu_result\(3),
	combout => \inst|boutons|read_mux_out\(1));

-- Location: FF_X29_Y19_N11
\inst|boutons|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|boutons|read_mux_out\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|boutons|readdata\(1));

-- Location: FF_X28_Y19_N11
\inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|boutons|readdata\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X28_Y21_N0
\inst|jtag_uart_0|av_readdata[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[1]~7_combout\ = (\inst|jtag_uart_0|read_0~q\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\inst|jtag_uart_0|read_0~q\ & ((\inst|jtag_uart_0|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datab => \inst|jtag_uart_0|ien_AE~q\,
	datad => \inst|jtag_uart_0|read_0~q\,
	combout => \inst|jtag_uart_0|av_readdata[1]~7_combout\);

-- Location: FF_X28_Y21_N1
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[1]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: FF_X29_Y19_N27
\inst|leds|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|d_writedata\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(1));

-- Location: LCCOMB_X29_Y19_N22
\inst|leds|readdata[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(1) = (\inst|leds|data_out\(1) & (!\inst|cpu_0|W_alu_result\(3) & !\inst|cpu_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|leds|data_out\(1),
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|W_alu_result\(2),
	combout => \inst|leds|readdata\(1));

-- Location: FF_X29_Y19_N23
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X28_Y19_N0
\inst|cpu_0|av_ld_byte0_data_nxt[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[1]~32_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & 
-- (((\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[1]~32_combout\);

-- Location: LCCOMB_X28_Y19_N10
\inst|cpu_0|av_ld_byte0_data_nxt[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[1]~33_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[1]~31_combout\) # ((\inst|cpu_0|av_ld_byte0_data_nxt[1]~32_combout\) # ((\inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data_nxt[1]~31_combout\,
	datab => \inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre\(1),
	datad => \inst|cpu_0|av_ld_byte0_data_nxt[1]~32_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[1]~33_combout\);

-- Location: LCCOMB_X31_Y19_N6
\inst|cpu_0|av_ld_byte0_data_nxt[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[1]~40_combout\ = (\inst|cpu_0|av_ld_rshift8~0_combout\ & ((\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_ld_byte1_data\(1)))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & 
-- (\inst|cpu_0|av_ld_byte0_data_nxt[1]~33_combout\)))) # (!\inst|cpu_0|av_ld_rshift8~0_combout\ & (\inst|cpu_0|av_ld_byte0_data_nxt[1]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data_nxt[1]~33_combout\,
	datab => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datac => \inst|cpu_0|av_ld_byte1_data\(1),
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[1]~40_combout\);

-- Location: FF_X31_Y19_N7
\inst|cpu_0|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[1]~40_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(1));

-- Location: LCCOMB_X31_Y19_N16
\inst|cpu_0|W_rf_wr_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[1]~6_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte0_data\(1))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_alu_result\(1) & !\inst|cpu_0|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data\(1),
	datab => \inst|cpu_0|W_alu_result\(1),
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|E_alu_result~0_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[1]~6_combout\);

-- Location: LCCOMB_X27_Y18_N24
\inst|cpu_0|d_writedata[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[30]~6_combout\ = (\inst|cpu_0|Equal133~0_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|Equal133~0_combout\,
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|cpu_0|d_writedata[30]~6_combout\);

-- Location: LCCOMB_X27_Y18_N4
\inst|cpu_0|d_writedata[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[30]~feeder_combout\ = \inst|cpu_0|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata[30]~6_combout\,
	combout => \inst|cpu_0|d_writedata[30]~feeder_combout\);

-- Location: FF_X27_Y18_N5
\inst|cpu_0|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[30]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(30));

-- Location: LCCOMB_X24_Y18_N6
\inst|mm_interconnect_0|cmd_mux_003|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(30),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\);

-- Location: M9K_X22_Y12_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y17_N24
\inst|cpu_0|F_iw[30]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[30]~50_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[30]~49_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(30) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[30]~49_combout\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(30),
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[30]~50_combout\);

-- Location: FF_X27_Y17_N25
\inst|cpu_0|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[30]~50_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(30));

-- Location: LCCOMB_X36_Y17_N16
\inst|cpu_0|R_src1[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1[1]~36_combout\ = (!\inst|cpu_0|R_src1~35_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\inst|cpu_0|E_valid~q\) # (!\inst|cpu_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|R_src1~35_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|cpu_0|R_src1[1]~36_combout\);

-- Location: FF_X36_Y17_N17
\inst|cpu_0|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src1[1]~36_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(1));

-- Location: LCCOMB_X30_Y16_N18
\inst|cpu_0|E_mem_byte_en[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_mem_byte_en[1]~7_combout\ = (\inst|cpu_0|D_iw\(4)) # ((!\inst|cpu_0|Add1~9_combout\ & ((\inst|cpu_0|D_iw\(3)) # (\inst|cpu_0|Add1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~9_combout\,
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|Add1~7_combout\,
	combout => \inst|cpu_0|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X30_Y16_N19
\inst|cpu_0|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_mem_byte_en[1]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_byteenable\(1));

-- Location: LCCOMB_X26_Y16_N20
\inst|mm_interconnect_0|cmd_mux_002|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(33) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_byteenable\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: FF_X26_Y16_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X26_Y16_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\) # (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|byteenable\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X23_Y19_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~29_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~29_combout\);

-- Location: FF_X23_Y19_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(29));

-- Location: FF_X26_Y20_N11
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(29),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X26_Y20_N28
\inst|cpu_0|F_iw[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[29]~47_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst|cpu_0|F_iw[29]~47_combout\);

-- Location: LCCOMB_X29_Y20_N6
\inst|cpu_0|F_iw[29]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[29]~48_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[29]~47_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[29]~47_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[29]~48_combout\);

-- Location: FF_X29_Y20_N7
\inst|cpu_0|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[29]~48_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(29));

-- Location: LCCOMB_X34_Y17_N28
\inst|cpu_0|E_src1[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[9]~7_combout\ = (\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src1~34_combout\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|cpu_0|D_iw\(13),
	combout => \inst|cpu_0|E_src1[9]~7_combout\);

-- Location: FF_X34_Y17_N29
\inst|cpu_0|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[9]~7_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[7]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(9));

-- Location: LCCOMB_X36_Y15_N30
\inst|cpu_0|E_logic_result[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[9]~8_combout\ = (\inst|cpu_0|E_src1\(9) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(9)))))) # (!\inst|cpu_0|E_src1\(9) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(9)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|E_src1\(9),
	datad => \inst|cpu_0|E_src2\(9),
	combout => \inst|cpu_0|E_logic_result[9]~8_combout\);

-- Location: LCCOMB_X32_Y14_N30
\inst|cpu_0|W_alu_result[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[9]~7_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[9]~8_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[9]~8_combout\,
	datab => \inst|cpu_0|Add1~37_combout\,
	datad => \inst|cpu_0|R_ctrl_logic~q\,
	combout => \inst|cpu_0|W_alu_result[9]~7_combout\);

-- Location: FF_X32_Y14_N31
\inst|cpu_0|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[9]~7_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(9),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(9));

-- Location: LCCOMB_X25_Y19_N10
\inst|mm_interconnect_0|cmd_mux_002|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(45) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|cpu_0|F_pc\(7)) # ((\inst|cpu_0|W_alu_result\(9) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\inst|cpu_0|W_alu_result\(9) & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \inst|cpu_0|W_alu_result\(9),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|F_pc\(7),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: FF_X25_Y19_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(7));

-- Location: LCCOMB_X21_Y21_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[7]~7_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(9))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(9),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(7),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X20_Y19_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~31_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X20_Y19_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X20_Y19_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~13_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X20_Y19_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X20_Y19_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~48_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(31)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(31),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(31),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X20_Y22_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~49_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(33)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~48_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(33),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~48_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X20_Y22_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~49_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(32));

-- Location: FF_X19_Y21_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(32),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X20_Y21_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~5_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(32)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X20_Y21_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~5_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X25_Y19_N24
\inst|mm_interconnect_0|cmd_mux_002|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(44) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|cpu_0|F_pc\(6)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(8))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \inst|cpu_0|F_pc\(6),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(8),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: FF_X25_Y19_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(6));

-- Location: LCCOMB_X24_Y19_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[6]~6_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(8))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(6),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X25_Y20_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~18_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~18_combout\);

-- Location: FF_X25_Y20_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(12));

-- Location: FF_X26_Y20_N5
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X26_Y20_N30
\inst|cpu_0|F_iw[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[12]~26_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(12) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[12]~26_combout\);

-- Location: LCCOMB_X26_Y20_N26
\inst|cpu_0|F_iw[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[12]~27_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[12]~26_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \inst|cpu_0|D_iw[5]~0_combout\,
	datac => \inst|cpu_0|F_iw[12]~26_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|cpu_0|F_iw[12]~27_combout\);

-- Location: FF_X26_Y20_N27
\inst|cpu_0|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[12]~27_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(12));

-- Location: LCCOMB_X32_Y16_N0
\inst|cpu_0|Equal101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal101~0_combout\ = (!\inst|cpu_0|D_iw\(12) & (!\inst|cpu_0|D_iw\(13) & !\inst|cpu_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(12),
	datab => \inst|cpu_0|D_iw\(13),
	datad => \inst|cpu_0|D_iw\(11),
	combout => \inst|cpu_0|Equal101~0_combout\);

-- Location: LCCOMB_X34_Y16_N18
\inst|cpu_0|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_subtract~4_combout\ = ((!\inst|cpu_0|Equal101~0_combout\) # (!\inst|cpu_0|Equal2~1_combout\)) # (!\inst|cpu_0|D_ctrl_alu_subtract~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_alu_subtract~3_combout\,
	datac => \inst|cpu_0|Equal2~1_combout\,
	datad => \inst|cpu_0|Equal101~0_combout\,
	combout => \inst|cpu_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X32_Y16_N6
\inst|cpu_0|D_ctrl_alu_subtract~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_subtract~0_combout\ = (\inst|cpu_0|D_iw\(11) & (((\inst|cpu_0|D_iw\(15) & \inst|cpu_0|D_iw\(14))))) # (!\inst|cpu_0|D_iw\(11) & (\inst|cpu_0|D_iw\(16) & (\inst|cpu_0|D_iw\(15) $ (\inst|cpu_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datab => \inst|cpu_0|D_iw\(11),
	datac => \inst|cpu_0|D_iw\(15),
	datad => \inst|cpu_0|D_iw\(14),
	combout => \inst|cpu_0|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X34_Y16_N0
\inst|cpu_0|D_ctrl_alu_subtract~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_alu_subtract~1_combout\ = (!\inst|cpu_0|D_iw\(12) & (\inst|cpu_0|D_ctrl_alu_subtract~0_combout\ & (\inst|cpu_0|Equal2~1_combout\ & !\inst|cpu_0|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(12),
	datab => \inst|cpu_0|D_ctrl_alu_subtract~0_combout\,
	datac => \inst|cpu_0|Equal2~1_combout\,
	datad => \inst|cpu_0|D_iw\(13),
	combout => \inst|cpu_0|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X34_Y16_N22
\inst|cpu_0|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_alu_sub~0_combout\ = (\inst|cpu_0|R_valid~q\ & ((\inst|cpu_0|D_ctrl_alu_subtract~2_combout\) # ((\inst|cpu_0|D_ctrl_alu_subtract~1_combout\) # (!\inst|cpu_0|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_ctrl_alu_subtract~2_combout\,
	datab => \inst|cpu_0|D_ctrl_alu_subtract~4_combout\,
	datac => \inst|cpu_0|D_ctrl_alu_subtract~1_combout\,
	datad => \inst|cpu_0|R_valid~q\,
	combout => \inst|cpu_0|E_alu_sub~0_combout\);

-- Location: FF_X34_Y16_N23
\inst|cpu_0|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_alu_sub~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_alu_sub~q\);

-- Location: LCCOMB_X37_Y18_N10
\inst|cpu_0|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~27_combout\ = \inst|cpu_0|E_alu_sub~q\ $ (\inst|cpu_0|E_src2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_alu_sub~q\,
	datad => \inst|cpu_0|E_src2\(6),
	combout => \inst|cpu_0|Add1~27_combout\);

-- Location: LCCOMB_X34_Y15_N28
\inst|cpu_0|F_pc_no_crst_nxt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[4]~17_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~31_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[4]~8_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~31_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[4]~17_combout\);

-- Location: FF_X34_Y15_N29
\inst|cpu_0|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[4]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(4));

-- Location: LCCOMB_X25_Y19_N20
\inst|mm_interconnect_0|cmd_mux_002|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(42) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|cpu_0|F_pc\(4)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(6))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \inst|cpu_0|F_pc\(4),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(6),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: FF_X25_Y19_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(4));

-- Location: LCCOMB_X21_Y19_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[4]~4_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(6))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(6),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X23_Y19_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~28_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~28_combout\);

-- Location: FF_X23_Y19_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(28));

-- Location: FF_X27_Y20_N29
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(28),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X27_Y20_N6
\inst|cpu_0|F_iw[28]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[28]~45_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(28) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|F_iw[28]~45_combout\);

-- Location: LCCOMB_X27_Y17_N6
\inst|cpu_0|F_iw[28]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[28]~46_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[28]~45_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(28) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[28]~45_combout\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(28),
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[28]~46_combout\);

-- Location: FF_X27_Y17_N7
\inst|cpu_0|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[28]~46_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(28));

-- Location: LCCOMB_X36_Y18_N10
\inst|cpu_0|E_src1[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[5]~11_combout\ = (\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst|cpu_0|R_src1~34_combout\,
	datad => \inst|cpu_0|D_iw\(9),
	combout => \inst|cpu_0|E_src1[5]~11_combout\);

-- Location: FF_X36_Y18_N11
\inst|cpu_0|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[5]~11_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[3]~6_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(5));

-- Location: LCCOMB_X36_Y18_N18
\inst|cpu_0|F_pc_no_crst_nxt[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[3]~18_combout\ = ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~29_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & (\inst|cpu_0|F_pc_plus_one[3]~6_combout\))) # 
-- (!\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datab => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \inst|cpu_0|F_pc_plus_one[3]~6_combout\,
	datad => \inst|cpu_0|Add1~29_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[3]~18_combout\);

-- Location: FF_X36_Y18_N19
\inst|cpu_0|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[3]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(3));

-- Location: LCCOMB_X25_Y19_N0
\inst|mm_interconnect_0|cmd_mux_002|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(41) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|cpu_0|F_pc\(3)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(5))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \inst|cpu_0|F_pc\(3),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(5),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: FF_X25_Y19_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(3));

-- Location: LCCOMB_X25_Y19_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(2) & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(3) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(4) & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(2),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(4),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y19_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\ & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y19_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~9_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~9_combout\);

-- Location: FF_X21_Y19_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~9_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(0));

-- Location: FF_X28_Y19_N19
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X27_Y19_N12
\inst|cpu_0|F_iw[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[0]~13_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[0]~13_combout\);

-- Location: LCCOMB_X28_Y18_N12
\inst|mm_interconnect_0|cmd_mux_003|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ = (\inst|cpu_0|d_writedata\(0) & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|d_writedata\(0),
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\);

-- Location: M9K_X33_Y15_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N28
\inst|cpu_0|F_iw[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[0]~14_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[0]~13_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[0]~13_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[0]~14_combout\);

-- Location: FF_X27_Y19_N29
\inst|cpu_0|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[0]~14_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(0));

-- Location: LCCOMB_X30_Y16_N26
\inst|cpu_0|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~10_combout\ = (\inst|cpu_0|D_iw\(0) & (!\inst|cpu_0|D_iw\(3) & (!\inst|cpu_0|D_iw\(4) & !\inst|cpu_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(0),
	datab => \inst|cpu_0|D_iw\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|Equal2~10_combout\);

-- Location: LCCOMB_X32_Y16_N10
\inst|cpu_0|Equal2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~13_combout\ = (!\inst|cpu_0|D_iw\(2) & (!\inst|cpu_0|D_iw\(5) & \inst|cpu_0|Equal2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(2),
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|Equal2~10_combout\,
	combout => \inst|cpu_0|Equal2~13_combout\);

-- Location: LCCOMB_X32_Y16_N28
\inst|cpu_0|D_ctrl_force_src2_zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_force_src2_zero~0_combout\ = (\inst|cpu_0|D_iw\(15) & ((\inst|cpu_0|D_iw\(13) & ((!\inst|cpu_0|D_iw\(14)))) # (!\inst|cpu_0|D_iw\(13) & (!\inst|cpu_0|D_iw\(16))))) # (!\inst|cpu_0|D_iw\(15) & (\inst|cpu_0|D_iw\(13) & 
-- (!\inst|cpu_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|D_iw\(13),
	datac => \inst|cpu_0|D_iw\(16),
	datad => \inst|cpu_0|D_iw\(14),
	combout => \inst|cpu_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X32_Y16_N14
\inst|cpu_0|D_ctrl_force_src2_zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_force_src2_zero~1_combout\ = (\inst|cpu_0|D_ctrl_force_src2_zero~0_combout\ & ((\inst|cpu_0|D_iw\(11)) # (\inst|cpu_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(11),
	datac => \inst|cpu_0|D_iw\(16),
	datad => \inst|cpu_0|D_ctrl_force_src2_zero~0_combout\,
	combout => \inst|cpu_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X32_Y16_N8
\inst|cpu_0|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_force_src2_zero~2_combout\ = (\inst|cpu_0|Equal2~13_combout\) # ((!\inst|cpu_0|D_iw\(12) & (\inst|cpu_0|D_ctrl_force_src2_zero~1_combout\ & \inst|cpu_0|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~13_combout\,
	datab => \inst|cpu_0|D_iw\(12),
	datac => \inst|cpu_0|D_ctrl_force_src2_zero~1_combout\,
	datad => \inst|cpu_0|Equal2~1_combout\,
	combout => \inst|cpu_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X31_Y18_N16
\inst|cpu_0|D_ctrl_force_src2_zero~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_force_src2_zero~5_combout\ = (\inst|cpu_0|D_ctrl_force_src2_zero~2_combout\) # ((\inst|cpu_0|Equal101~5_combout\) # (!\inst|cpu_0|D_ctrl_force_src2_zero~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_ctrl_force_src2_zero~2_combout\,
	datac => \inst|cpu_0|D_ctrl_force_src2_zero~4_combout\,
	datad => \inst|cpu_0|Equal101~5_combout\,
	combout => \inst|cpu_0|D_ctrl_force_src2_zero~5_combout\);

-- Location: FF_X31_Y18_N17
\inst|cpu_0|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_force_src2_zero~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X34_Y18_N30
\inst|cpu_0|R_src2_lo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo~0_combout\ = (\inst|cpu_0|R_ctrl_force_src2_zero~q\) # (\inst|cpu_0|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|R_ctrl_force_src2_zero~q\,
	datad => \inst|cpu_0|R_ctrl_hi_imm16~q\,
	combout => \inst|cpu_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X26_Y18_N20
\inst|cpu_0|R_src2_lo[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[4]~1_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(10)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_lo~0_combout\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst|cpu_0|R_src2_use_imm~q\,
	datad => \inst|cpu_0|D_iw\(10),
	combout => \inst|cpu_0|R_src2_lo[4]~1_combout\);

-- Location: FF_X26_Y18_N21
\inst|cpu_0|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[4]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(4));

-- Location: LCCOMB_X36_Y15_N8
\inst|cpu_0|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~0_combout\ = \inst|cpu_0|E_src2\(4) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_src2\(4),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~0_combout\);

-- Location: LCCOMB_X34_Y15_N10
\inst|cpu_0|F_pc_no_crst_nxt[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[2]~2_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~15_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[2]~4_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~15_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[2]~2_combout\);

-- Location: FF_X34_Y15_N11
\inst|cpu_0|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[2]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(2));

-- Location: LCCOMB_X25_Y19_N28
\inst|mm_interconnect_0|cmd_mux_002|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(40) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|cpu_0|F_pc\(2)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(4))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \inst|cpu_0|F_pc\(2),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(4),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: FF_X25_Y19_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(2));

-- Location: LCCOMB_X25_Y19_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[2]~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(2),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X23_Y19_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~27_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~27_combout\);

-- Location: FF_X23_Y19_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(27));

-- Location: FF_X27_Y20_N27
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(27),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X26_Y20_N16
\inst|cpu_0|F_iw[27]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[27]~43_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \inst|cpu_0|F_iw[27]~43_combout\);

-- Location: LCCOMB_X29_Y20_N28
\inst|cpu_0|F_iw[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[27]~44_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[27]~43_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[27]~43_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|cpu_0|D_iw[5]~0_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|cpu_0|F_iw[27]~44_combout\);

-- Location: FF_X29_Y20_N29
\inst|cpu_0|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[27]~44_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(27));

-- Location: LCCOMB_X34_Y17_N16
\inst|cpu_0|E_src1[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[2]~14_combout\ = (\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst|cpu_0|R_src1~34_combout\,
	datad => \inst|cpu_0|D_iw\(6),
	combout => \inst|cpu_0|E_src1[2]~14_combout\);

-- Location: FF_X34_Y17_N17
\inst|cpu_0|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[2]~14_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(2));

-- Location: LCCOMB_X34_Y15_N6
\inst|cpu_0|F_pc_no_crst_nxt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[0]~4_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~11_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[0]~0_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~11_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[0]~4_combout\);

-- Location: FF_X34_Y15_N7
\inst|cpu_0|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[0]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(0));

-- Location: LCCOMB_X34_Y15_N20
\inst|cpu_0|F_pc_no_crst_nxt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[1]~3_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~13_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[1]~2_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~13_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[1]~3_combout\);

-- Location: FF_X34_Y15_N21
\inst|cpu_0|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[1]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(1));

-- Location: LCCOMB_X26_Y16_N10
\inst|mm_interconnect_0|cmd_mux_002|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(39) = (\inst|cpu_0|F_pc\(1) & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(3))))) # (!\inst|cpu_0|F_pc\(1) & 
-- (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|W_alu_result\(3),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: FF_X26_Y16_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(1));

-- Location: LCCOMB_X19_Y19_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[1]~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X21_Y21_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~32_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X21_Y21_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X18_Y26_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~50_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(30))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(30),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(30),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~50_combout\);

-- Location: LCCOMB_X18_Y26_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~50_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~50_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X20_Y23_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~7_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~feeder_combout\);

-- Location: FF_X20_Y23_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[31]~feeder_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(32),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X21_Y18_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~15_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(29) & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X21_Y18_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X21_Y18_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(29)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(29),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(29),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X20_Y22_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~52_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~51_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(31),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~51_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X20_Y22_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~52_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(30));

-- Location: FF_X19_Y22_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X19_Y19_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~14_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X19_Y19_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X19_Y19_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~7_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(27) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X19_Y19_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X19_Y19_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~35_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(27)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(27),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X20_Y22_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~36_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(29)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~35_combout\ & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~35_combout\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~35_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(29),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X20_Y22_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X19_Y22_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(28),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X19_Y22_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X20_Y21_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X20_Y21_N21
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~1_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X19_Y18_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2) & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y21_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X21_Y21_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X20_Y20_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(0)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(0),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X21_Y18_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~21_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X21_Y18_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X21_Y18_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~24_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23) & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X21_Y18_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X20_Y18_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(23)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(23),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(23),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X20_Y22_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~68_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(25)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~67_combout\ & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~67_combout\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~67_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(25),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X20_Y22_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X19_Y22_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X19_Y22_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X19_Y19_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~9_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X19_Y19_N19
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X19_Y19_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~39_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(24))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(24),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X20_Y22_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~40_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(26)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~39_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(26),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~39_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X20_Y22_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(25));

-- Location: FF_X19_Y22_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X20_Y19_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~6_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(25) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X20_Y19_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X20_Y19_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~33_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(25))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(25),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(25),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X20_Y22_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~34_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(27) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~33_combout\) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(27) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~33_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(27),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X20_Y22_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X19_Y22_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(26),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X19_Y22_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X20_Y21_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X20_Y21_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X20_Y21_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~0_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X20_Y21_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(27)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X20_Y21_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~2_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X19_Y18_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~2_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2) & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y19_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[18]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[18]~5_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|Equal0~2_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[18]~5_combout\);

-- Location: FF_X19_Y19_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[18]~5_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X19_Y19_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(18))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(18),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(18),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X20_Y22_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~58_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(20)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~57_combout\ & 
-- !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~57_combout\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~57_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(20),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X20_Y22_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X20_Y18_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~12_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X20_Y18_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X21_Y18_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(17))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(17),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(17),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X20_Y22_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~46_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(19)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~45_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(19),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~45_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X20_Y22_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X18_Y21_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~4_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X18_Y21_N25
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X19_Y18_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~26_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(16))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(16),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(16),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X20_Y22_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~28_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(18)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~26_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(18),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~26_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X20_Y22_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~28_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X19_Y21_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(17),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X19_Y21_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X19_Y23_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X19_Y23_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~0_combout\ & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X19_Y23_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X21_Y19_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[0]~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X23_Y19_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~4_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~4_combout\);

-- Location: FF_X23_Y19_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(24));

-- Location: FF_X27_Y19_N5
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(24),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X27_Y19_N22
\inst|cpu_0|F_iw[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[24]~4_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[24]~4_combout\);

-- Location: LCCOMB_X27_Y19_N0
\inst|cpu_0|F_iw[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[24]~5_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[24]~4_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[24]~4_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(24),
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[24]~5_combout\);

-- Location: FF_X27_Y19_N1
\inst|cpu_0|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[24]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(24));

-- Location: LCCOMB_X29_Y18_N22
\inst|cpu_0|d_writedata[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[26]~2_combout\ = (\inst|cpu_0|Equal133~0_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|Equal133~0_combout\,
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|cpu_0|d_writedata[26]~2_combout\);

-- Location: LCCOMB_X29_Y18_N12
\inst|cpu_0|d_writedata[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[26]~feeder_combout\ = \inst|cpu_0|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_writedata[26]~2_combout\,
	combout => \inst|cpu_0|d_writedata[26]~feeder_combout\);

-- Location: FF_X29_Y18_N13
\inst|cpu_0|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[26]~feeder_combout\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(26));

-- Location: LCCOMB_X29_Y18_N18
\inst|mm_interconnect_0|cmd_mux_003|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(26),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\);

-- Location: M9K_X22_Y27_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N10
\inst|cpu_0|F_iw[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[26]~8_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(26) & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[26]~8_combout\);

-- Location: LCCOMB_X27_Y19_N2
\inst|cpu_0|F_iw[26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[26]~9_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[26]~8_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|cpu_0|F_iw[26]~8_combout\,
	combout => \inst|cpu_0|F_iw[26]~9_combout\);

-- Location: FF_X27_Y19_N3
\inst|cpu_0|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[26]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(26));

-- Location: LCCOMB_X31_Y18_N6
\inst|cpu_0|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_b_is_dst~0_combout\ = (\inst|cpu_0|D_iw\(1)) # ((\inst|cpu_0|D_iw\(5) & (!\inst|cpu_0|D_iw\(3) & !\inst|cpu_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(5),
	datab => \inst|cpu_0|D_iw\(1),
	datac => \inst|cpu_0|D_iw\(3),
	datad => \inst|cpu_0|D_iw\(4),
	combout => \inst|cpu_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X31_Y18_N8
\inst|cpu_0|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_b_is_dst~1_combout\ = (\inst|cpu_0|D_iw\(2) & ((\inst|cpu_0|D_iw\(0) & (\inst|cpu_0|D_iw\(1))) # (!\inst|cpu_0|D_iw\(0) & ((!\inst|cpu_0|D_ctrl_b_is_dst~0_combout\))))) # (!\inst|cpu_0|D_iw\(2) & ((\inst|cpu_0|D_iw\(0)) # 
-- ((!\inst|cpu_0|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datab => \inst|cpu_0|D_iw\(0),
	datac => \inst|cpu_0|D_iw\(1),
	datad => \inst|cpu_0|D_ctrl_b_is_dst~0_combout\,
	combout => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X34_Y19_N0
\inst|cpu_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\inst|cpu_0|D_iw\(14) & (\inst|cpu_0|D_iw\(13) & ((\inst|cpu_0|D_iw\(11)) # (!\inst|cpu_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(11),
	datab => \inst|cpu_0|D_iw\(12),
	datac => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|D_iw\(13),
	combout => \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X34_Y19_N30
\inst|cpu_0|Equal101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal101~3_combout\ = (\inst|cpu_0|D_iw\(16) & !\inst|cpu_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(16),
	datad => \inst|cpu_0|D_iw\(15),
	combout => \inst|cpu_0|Equal101~3_combout\);

-- Location: LCCOMB_X34_Y19_N18
\inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\inst|cpu_0|Equal2~9_combout\ & (\inst|cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\inst|cpu_0|Equal101~3_combout\ & \inst|cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~9_combout\,
	datab => \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \inst|cpu_0|Equal101~3_combout\,
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X31_Y17_N26
\inst|cpu_0|D_dst_regnum[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[2]~0_combout\ = (\inst|cpu_0|Equal2~11_combout\) # (((\inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\) # (\inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\)) # (!\inst|cpu_0|D_ctrl_exception~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~11_combout\,
	datab => \inst|cpu_0|D_ctrl_exception~1_combout\,
	datac => \inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \inst|cpu_0|D_dst_regnum[2]~0_combout\);

-- Location: LCCOMB_X34_Y17_N24
\inst|cpu_0|D_dst_regnum[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[4]~5_combout\ = (\inst|cpu_0|D_dst_regnum[2]~0_combout\) # ((\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu_0|D_iw\(26))) # (!\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu_0|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(26),
	datab => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	datac => \inst|cpu_0|D_dst_regnum[2]~0_combout\,
	datad => \inst|cpu_0|D_iw\(21),
	combout => \inst|cpu_0|D_dst_regnum[4]~5_combout\);

-- Location: FF_X34_Y17_N25
\inst|cpu_0|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_dst_regnum[4]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_dst_regnum\(4));

-- Location: LCCOMB_X28_Y18_N16
\inst|cpu_0|d_writedata[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[24]~0_combout\ = (\inst|cpu_0|Equal133~0_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\inst|cpu_0|Equal133~0_combout\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|cpu_0|Equal133~0_combout\,
	combout => \inst|cpu_0|d_writedata[24]~0_combout\);

-- Location: FF_X28_Y18_N17
\inst|cpu_0|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[24]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(8));

-- Location: LCCOMB_X26_Y18_N8
\inst|mm_interconnect_0|cmd_mux_002|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(8),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: FF_X26_Y18_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(8));

-- Location: LCCOMB_X19_Y18_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[8]~19_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(8)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(8),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_data[8]~19_combout\);

-- Location: LCCOMB_X26_Y18_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~5_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~5_combout\);

-- Location: FF_X26_Y18_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(25));

-- Location: FF_X26_Y18_N15
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(25),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X26_Y17_N8
\inst|cpu_0|F_iw[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[25]~6_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(25) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|cpu_0|F_iw[25]~6_combout\);

-- Location: LCCOMB_X27_Y17_N0
\inst|cpu_0|F_iw[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[25]~7_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[25]~6_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[25]~6_combout\,
	datab => \inst|cpu_0|D_iw[5]~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|cpu_0|F_iw[25]~7_combout\);

-- Location: FF_X27_Y17_N1
\inst|cpu_0|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[25]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(25));

-- Location: LCCOMB_X34_Y17_N22
\inst|cpu_0|D_dst_regnum[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[3]~8_combout\ = (\inst|cpu_0|D_dst_regnum[2]~0_combout\) # ((\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu_0|D_iw\(25))) # (!\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu_0|D_iw\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(25),
	datab => \inst|cpu_0|D_iw\(20),
	datac => \inst|cpu_0|D_dst_regnum[2]~0_combout\,
	datad => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu_0|D_dst_regnum[3]~8_combout\);

-- Location: FF_X34_Y17_N23
\inst|cpu_0|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_dst_regnum[3]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_dst_regnum\(3));

-- Location: FF_X30_Y18_N3
\inst|cpu_0|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(1));

-- Location: LCCOMB_X29_Y20_N8
\inst|mm_interconnect_0|cmd_mux_002|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: FF_X29_Y20_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(1));

-- Location: LCCOMB_X21_Y20_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(1) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(1),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|always1~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X21_Y20_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X18_Y23_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~30_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(35))))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(35),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|monitor_error~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X18_Y23_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~30_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(34));

-- Location: LCCOMB_X18_Y23_N2
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[34]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(34),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[34]~feeder_combout\);

-- Location: FF_X18_Y23_N3
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[34]~feeder_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X18_Y23_N24
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X19_Y23_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~3_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X19_Y23_N31
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg~3_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X20_Y21_N18
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~15\ $ 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonAReg\(10),
	cin => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X19_Y23_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ 
-- & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35) & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X19_Y23_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X23_Y19_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~q\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_wr~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X26_Y20_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~10_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~10_combout\);

-- Location: FF_X26_Y20_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(4));

-- Location: FF_X26_Y21_N1
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X25_Y21_N12
\inst|mm_interconnect_0|rsp_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|sram|the_altsyncram|auto_generated|q_a\(4) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(4),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X26_Y21_N2
\inst|cpu_0|F_iw[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[4]~15_combout\ = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(4) & \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	combout => \inst|cpu_0|F_iw[4]~15_combout\);

-- Location: FF_X26_Y21_N3
\inst|cpu_0|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[4]~15_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(4));

-- Location: LCCOMB_X36_Y18_N20
\inst|cpu_0|E_st_data[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_data[19]~5_combout\ = (\inst|cpu_0|D_iw\(4) & ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\inst|cpu_0|D_iw\(4) & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|cpu_0|E_st_data[19]~5_combout\);

-- Location: FF_X36_Y18_N21
\inst|cpu_0|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_data[19]~5_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(19));

-- Location: LCCOMB_X36_Y18_N22
\inst|mm_interconnect_0|cmd_mux_003|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(19),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\);

-- Location: M9K_X33_Y14_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N6
\inst|mm_interconnect_0|rsp_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(19) & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X28_Y17_N2
\inst|cpu_0|F_iw[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[19]~38_combout\ = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(19)))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(19),
	combout => \inst|cpu_0|F_iw[19]~38_combout\);

-- Location: FF_X28_Y17_N3
\inst|cpu_0|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[19]~38_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(19));

-- Location: LCCOMB_X34_Y17_N12
\inst|cpu_0|D_dst_regnum[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[2]~7_combout\ = (\inst|cpu_0|D_dst_regnum[2]~0_combout\) # ((\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu_0|D_iw\(24)))) # (!\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu_0|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(19),
	datab => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	datac => \inst|cpu_0|D_dst_regnum[2]~0_combout\,
	datad => \inst|cpu_0|D_iw\(24),
	combout => \inst|cpu_0|D_dst_regnum[2]~7_combout\);

-- Location: FF_X34_Y17_N13
\inst|cpu_0|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_dst_regnum[2]~7_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_dst_regnum\(2));

-- Location: FF_X26_Y22_N27
\inst|cpu_0|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(3));

-- Location: LCCOMB_X26_Y22_N26
\inst|mm_interconnect_0|cmd_mux_003|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \inst|cpu_0|d_writedata\(3),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\);

-- Location: M9K_X33_Y27_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N22
\inst|mm_interconnect_0|rsp_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(3) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(3),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X26_Y21_N4
\inst|cpu_0|F_iw[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[3]~16_combout\ = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(3)))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \inst|cpu_0|F_iw[3]~16_combout\);

-- Location: FF_X26_Y21_N5
\inst|cpu_0|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[3]~16_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(3));

-- Location: LCCOMB_X32_Y16_N2
\inst|cpu_0|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_logic_op[0]~1_combout\ = (\inst|cpu_0|D_ctrl_alu_force_xor~8_combout\) # ((\inst|cpu_0|Equal2~1_combout\ & ((\inst|cpu_0|D_iw\(14)))) # (!\inst|cpu_0|Equal2~1_combout\ & (\inst|cpu_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(3),
	datab => \inst|cpu_0|D_iw\(14),
	datac => \inst|cpu_0|D_ctrl_alu_force_xor~8_combout\,
	datad => \inst|cpu_0|Equal2~1_combout\,
	combout => \inst|cpu_0|D_logic_op[0]~1_combout\);

-- Location: FF_X32_Y16_N3
\inst|cpu_0|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_logic_op[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_logic_op\(0));

-- Location: LCCOMB_X36_Y15_N18
\inst|cpu_0|E_logic_result[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[4]~0_combout\ = (\inst|cpu_0|E_src1\(4) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(4)))))) # (!\inst|cpu_0|E_src1\(4) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(4)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_logic_op\(0),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|E_src1\(4),
	datad => \inst|cpu_0|E_src2\(4),
	combout => \inst|cpu_0|E_logic_result[4]~0_combout\);

-- Location: LCCOMB_X36_Y16_N8
\inst|cpu_0|W_alu_result[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[4]~12_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[4]~0_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[4]~0_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|Add1~15_combout\,
	combout => \inst|cpu_0|W_alu_result[4]~12_combout\);

-- Location: FF_X36_Y16_N9
\inst|cpu_0|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[4]~12_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(4));

-- Location: LCCOMB_X30_Y20_N4
\inst|mm_interconnect_0|router|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal3~3_combout\ = (\inst|cpu_0|W_alu_result\(4) & (!\inst|cpu_0|W_alu_result\(5) & \inst|mm_interconnect_0|router|Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(4),
	datac => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|mm_interconnect_0|router|Equal3~2_combout\,
	combout => \inst|mm_interconnect_0|router|Equal3~3_combout\);

-- Location: LCCOMB_X30_Y20_N6
\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst|mm_interconnect_0|router|Equal3~3_combout\ & \inst|leds|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1),
	datab => \inst|mm_interconnect_0|router|Equal3~3_combout\,
	datac => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0),
	datad => \inst|leds|always0~0_combout\,
	combout => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X30_Y20_N14
\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\ = (\inst|cpu_0|W_alu_result\(4) & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\inst|cpu_0|W_alu_result\(5) & 
-- \inst|mm_interconnect_0|router|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(4),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|mm_interconnect_0|router|Equal3~2_combout\,
	combout => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X30_Y20_N18
\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2_combout\ = (!\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\ & (\inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ & 
-- (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\ & !\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\,
	datac => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2_combout\);

-- Location: LCCOMB_X30_Y20_N30
\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~4_combout\ = (!\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0),
	datad => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2_combout\,
	combout => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~4_combout\);

-- Location: FF_X30_Y20_N31
\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X30_Y20_N12
\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\ = (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2_combout\ & (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) $ 
-- (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0),
	datac => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1),
	datad => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~2_combout\,
	combout => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X30_Y20_N13
\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X30_Y20_N8
\inst|mm_interconnect_0|cmd_demux|sink_ready~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~7_combout\ = (!\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst|leds|always0~1_combout\ $ 
-- (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1),
	datab => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst|leds|always0~1_combout\,
	datad => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0),
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~7_combout\);

-- Location: LCCOMB_X31_Y20_N18
\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & (\inst|cpu_0|d_read~q\ & \inst|mm_interconnect_0|cmd_demux|sink_ready~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datab => \inst|cpu_0|d_read~q\,
	datad => \inst|mm_interconnect_0|cmd_demux|sink_ready~7_combout\,
	combout => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X30_Y20_N22
\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0) & ((\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0),
	datac => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X30_Y20_N20
\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((!\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|mm_interconnect_0|cmd_demux|sink_ready~7_combout\ & \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datab => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|cmd_demux|sink_ready~7_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	combout => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X30_Y20_N21
\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X30_Y20_N0
\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0) & (!\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1))))) # (!\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X30_Y20_N1
\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X30_Y20_N16
\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ & (!\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\ & \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	datab => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X30_Y20_N17
\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X25_Y21_N4
\inst|mm_interconnect_0|rsp_mux|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = (!\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)) # (!\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: LCCOMB_X26_Y20_N0
\inst|mm_interconnect_0|rsp_mux|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X28_Y19_N2
\inst|mm_interconnect_0|rsp_mux|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ = (!\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ & (!\inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0) 
-- & \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	datac => \inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\);

-- Location: LCCOMB_X31_Y18_N0
\inst|cpu_0|d_read_nxt\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_read_nxt~combout\ = (\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & ((\inst|cpu_0|d_read~q\) # ((\inst|cpu_0|E_new_inst~q\ & \inst|cpu_0|R_ctrl_ld~q\)))) # (!\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & 
-- (\inst|cpu_0|E_new_inst~q\ & ((\inst|cpu_0|R_ctrl_ld~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datab => \inst|cpu_0|E_new_inst~q\,
	datac => \inst|cpu_0|d_read~q\,
	datad => \inst|cpu_0|R_ctrl_ld~q\,
	combout => \inst|cpu_0|d_read_nxt~combout\);

-- Location: FF_X31_Y18_N1
\inst|cpu_0|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_read_nxt~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_read~q\);

-- Location: LCCOMB_X31_Y20_N4
\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & \inst|cpu_0|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datad => \inst|cpu_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X29_Y17_N28
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\ = (\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & 
-- \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\)))) # (!\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\ & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & 
-- ((\inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\,
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X29_Y17_N26
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout\ = (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][56]~q\)) # (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1) 
-- & ((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][56]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X25_Y21_N8
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0)) # (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X25_Y21_N11
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X25_Y21_N20
\inst|mm_interconnect_0|rsp_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ = (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(11) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(11),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X28_Y17_N6
\inst|cpu_0|F_iw[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[11]~23_combout\ = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(11)))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \inst|cpu_0|F_iw[11]~23_combout\);

-- Location: FF_X28_Y17_N7
\inst|cpu_0|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[11]~23_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(11));

-- Location: LCCOMB_X34_Y15_N22
\inst|cpu_0|E_src1[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[7]~9_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(11),
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst|cpu_0|R_src1~34_combout\,
	combout => \inst|cpu_0|E_src1[7]~9_combout\);

-- Location: FF_X34_Y15_N23
\inst|cpu_0|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[7]~9_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[5]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(7));

-- Location: LCCOMB_X36_Y16_N28
\inst|cpu_0|W_alu_result[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[7]~9_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[7]~10_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~33_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|E_logic_result[7]~10_combout\,
	combout => \inst|cpu_0|W_alu_result[7]~9_combout\);

-- Location: FF_X36_Y16_N29
\inst|cpu_0|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[7]~9_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(7));

-- Location: LCCOMB_X25_Y19_N22
\inst|mm_interconnect_0|cmd_mux_002|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(43) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|cpu_0|F_pc\(5)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|cpu_0|W_alu_result\(7))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\inst|cpu_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \inst|cpu_0|W_alu_result\(7),
	datad => \inst|cpu_0|F_pc\(5),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: FF_X25_Y19_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(5));

-- Location: LCCOMB_X24_Y19_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(5) & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(7) & !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(5),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(7),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(6),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y19_N26
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[0]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N30
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X21_Y19_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[0]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X21_Y19_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(0) & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X23_Y19_N12
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~3_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~3_combout\);

-- Location: FF_X23_Y19_N13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(23));

-- Location: FF_X26_Y21_N29
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(23),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X26_Y21_N14
\inst|cpu_0|F_iw[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[23]~2_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst|cpu_0|F_iw[23]~2_combout\);

-- Location: LCCOMB_X26_Y21_N16
\inst|cpu_0|F_iw[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[23]~3_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[23]~2_combout\) # ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|cpu_0|F_iw[23]~2_combout\,
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|cpu_0|F_iw[23]~3_combout\);

-- Location: FF_X26_Y21_N17
\inst|cpu_0|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[23]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(23));

-- Location: LCCOMB_X31_Y18_N10
\inst|cpu_0|D_dst_regnum[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[1]~1_combout\ = (\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu_0|D_iw\(23))) # (!\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu_0|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|D_iw\(23),
	datac => \inst|cpu_0|D_iw\(18),
	datad => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu_0|D_dst_regnum[1]~1_combout\);

-- Location: LCCOMB_X31_Y18_N12
\inst|cpu_0|D_dst_regnum[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[1]~2_combout\ = (\inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst|cpu_0|D_dst_regnum[1]~1_combout\ & (\inst|cpu_0|D_ctrl_exception~2_combout\ & !\inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_dst_regnum[1]~1_combout\,
	datab => \inst|cpu_0|D_ctrl_exception~2_combout\,
	datac => \inst|cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst|cpu_0|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \inst|cpu_0|D_dst_regnum[1]~2_combout\);

-- Location: FF_X31_Y18_N13
\inst|cpu_0|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_dst_regnum[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_dst_regnum\(1));

-- Location: LCCOMB_X25_Y18_N28
\inst|cpu_0|d_writedata[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[5]~feeder_combout\ = \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|cpu_0|d_writedata[5]~feeder_combout\);

-- Location: FF_X25_Y18_N29
\inst|cpu_0|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[5]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(5));

-- Location: LCCOMB_X25_Y18_N8
\inst|mm_interconnect_0|cmd_mux_003|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(5),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\);

-- Location: M9K_X33_Y11_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N24
\inst|mm_interconnect_0|rsp_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(5) & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(5),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X26_Y21_N6
\inst|cpu_0|F_iw[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[5]~17_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\) # (((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(5))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \inst|cpu_0|D_iw[5]~0_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst|cpu_0|F_iw[5]~17_combout\);

-- Location: FF_X26_Y21_N7
\inst|cpu_0|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[5]~17_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(5));

-- Location: LCCOMB_X31_Y18_N20
\inst|cpu_0|Equal2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~11_combout\ = (\inst|cpu_0|D_iw\(2) & (\inst|cpu_0|D_iw\(5) & \inst|cpu_0|Equal2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datac => \inst|cpu_0|D_iw\(5),
	datad => \inst|cpu_0|Equal2~6_combout\,
	combout => \inst|cpu_0|Equal2~11_combout\);

-- Location: LCCOMB_X34_Y19_N20
\inst|cpu_0|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_exception~3_combout\ = (\inst|cpu_0|D_iw\(13) & (((\inst|cpu_0|D_iw\(11) & !\inst|cpu_0|D_iw\(14))) # (!\inst|cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(11),
	datab => \inst|cpu_0|D_iw\(12),
	datac => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|D_iw\(13),
	combout => \inst|cpu_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X34_Y19_N14
\inst|cpu_0|D_ctrl_exception~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_exception~4_combout\ = (\inst|cpu_0|Equal2~9_combout\ & (\inst|cpu_0|D_ctrl_exception~3_combout\ & (\inst|cpu_0|Equal101~3_combout\ & \inst|cpu_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~9_combout\,
	datab => \inst|cpu_0|D_ctrl_exception~3_combout\,
	datac => \inst|cpu_0|Equal101~3_combout\,
	datad => \inst|cpu_0|Equal2~0_combout\,
	combout => \inst|cpu_0|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X31_Y17_N28
\inst|cpu_0|D_ctrl_exception~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_exception~5_combout\ = (!\inst|cpu_0|D_ctrl_break~0_combout\) # (!\inst|cpu_0|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|D_ctrl_break~0_combout\,
	combout => \inst|cpu_0|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X31_Y17_N10
\inst|cpu_0|D_ctrl_exception\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_exception~combout\ = (\inst|cpu_0|Equal2~11_combout\) # (((\inst|cpu_0|D_ctrl_exception~4_combout\) # (!\inst|cpu_0|D_ctrl_exception~5_combout\)) # (!\inst|cpu_0|D_ctrl_exception~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Equal2~11_combout\,
	datab => \inst|cpu_0|D_ctrl_exception~1_combout\,
	datac => \inst|cpu_0|D_ctrl_exception~4_combout\,
	datad => \inst|cpu_0|D_ctrl_exception~5_combout\,
	combout => \inst|cpu_0|D_ctrl_exception~combout\);

-- Location: FF_X31_Y17_N11
\inst|cpu_0|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_exception~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_exception~q\);

-- Location: LCCOMB_X35_Y17_N8
\inst|cpu_0|W_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ = (!\inst|cpu_0|R_ctrl_break~q\ & !\inst|cpu_0|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_break~q\,
	datac => \inst|cpu_0|R_ctrl_exception~q\,
	combout => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X34_Y15_N12
\inst|cpu_0|F_pc_no_crst_nxt[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[8]~13_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~39_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst|cpu_0|F_pc_plus_one[8]~16_combout\,
	datac => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datad => \inst|cpu_0|Add1~39_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[8]~13_combout\);

-- Location: FF_X34_Y15_N13
\inst|cpu_0|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[8]~13_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(8));

-- Location: LCCOMB_X35_Y17_N22
\inst|cpu_0|F_pc_no_crst_nxt[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[9]~19_combout\ = (!\inst|cpu_0|R_ctrl_exception~q\ & ((\inst|cpu_0|R_ctrl_break~q\) # ((\inst|cpu_0|F_pc_plus_one[9]~18_combout\) # (\inst|cpu_0|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_break~q\,
	datab => \inst|cpu_0|F_pc_plus_one[9]~18_combout\,
	datac => \inst|cpu_0|R_ctrl_exception~q\,
	datad => \inst|cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[9]~19_combout\);

-- Location: LCCOMB_X35_Y17_N14
\inst|cpu_0|F_pc_no_crst_nxt[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[9]~12_combout\ = (\inst|cpu_0|F_pc_no_crst_nxt[9]~19_combout\ & ((\inst|cpu_0|Add1~41_combout\) # ((\inst|cpu_0|R_ctrl_break~q\) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_no_crst_nxt[9]~19_combout\,
	datab => \inst|cpu_0|Add1~41_combout\,
	datac => \inst|cpu_0|R_ctrl_break~q\,
	datad => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[9]~12_combout\);

-- Location: FF_X35_Y17_N15
\inst|cpu_0|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[9]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(9));

-- Location: LCCOMB_X32_Y14_N8
\inst|mm_interconnect_0|router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal1~1_combout\ = (!\inst|cpu_0|F_pc\(10) & \inst|cpu_0|F_pc\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|F_pc\(10),
	datac => \inst|cpu_0|F_pc\(9),
	combout => \inst|mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X29_Y14_N8
\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~1_combout\ = (\inst|mm_interconnect_0|router_001|Equal1~0_combout\ & ((\inst|mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- (\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~0_combout\)) # (!\inst|mm_interconnect_0|router_001|Equal1~1_combout\ & ((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~3_combout\))))) # 
-- (!\inst|mm_interconnect_0|router_001|Equal1~0_combout\ & (((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~0_combout\,
	datab => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~3_combout\,
	datac => \inst|mm_interconnect_0|router_001|Equal1~0_combout\,
	datad => \inst|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X27_Y17_N12
\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~2_combout\ = (\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~q\) # ((\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\inst|cpu_0|i_read~q\ & \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \inst|cpu_0|i_read~q\,
	datac => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~q\,
	datad => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~1_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X27_Y17_N22
\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~3_combout\ = (!\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (!\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~2_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X27_Y17_N23
\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X27_Y17_N8
\inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\ = (!\inst|cpu_0|i_read~q\ & !\inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|i_read~q\,
	datac => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|read_accepted~q\,
	combout => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\);

-- Location: LCCOMB_X29_Y17_N4
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ = (\inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\ & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # 
-- ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\)))) # (!\inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\ & 
-- (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X26_Y19_N9
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X26_Y19_N8
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]~q\))) # 
-- (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[1][56]~q\,
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X26_Y19_N3
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X26_Y20_N20
\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\) # 
-- (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: FF_X28_Y21_N13
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[8]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X26_Y20_N6
\inst|mm_interconnect_0|rsp_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\ = (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \inst|sram|the_altsyncram|auto_generated|q_a\(8))))) # (!\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: LCCOMB_X26_Y20_N8
\inst|mm_interconnect_0|rsp_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\ = (\inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst|mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	combout => \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: LCCOMB_X34_Y20_N10
\inst|cpu_0|av_ld_byte1_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte1_data[0]~7_combout\ = (\inst|cpu_0|av_ld_aligning_data~q\ & ((\inst|cpu_0|av_fill_bit~0_combout\))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	datab => \inst|cpu_0|av_fill_bit~0_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte1_data[0]~7_combout\);

-- Location: FF_X34_Y20_N11
\inst|cpu_0|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte1_data[0]~7_combout\,
	asdata => \inst|cpu_0|av_ld_byte2_data\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|av_ld_rshift8~1_combout\,
	ena => \inst|cpu_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X28_Y21_N24
\inst|jtag_uart_0|ien_AF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|ien_AF~feeder_combout\ = \inst|cpu_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata\(0),
	combout => \inst|jtag_uart_0|ien_AF~feeder_combout\);

-- Location: FF_X28_Y21_N25
\inst|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|ien_AF~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|jtag_uart_0|ien_AF~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X28_Y21_N26
\inst|jtag_uart_0|av_readdata[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[0]~8_combout\ = (\inst|jtag_uart_0|read_0~q\ & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\inst|jtag_uart_0|read_0~q\ & ((\inst|jtag_uart_0|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|read_0~q\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datad => \inst|jtag_uart_0|ien_AF~q\,
	combout => \inst|jtag_uart_0|av_readdata[0]~8_combout\);

-- Location: FF_X28_Y21_N27
\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|av_readdata[0]~8_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X28_Y18_N26
\inst|leds|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|data_out[0]~feeder_combout\ = \inst|cpu_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata\(0),
	combout => \inst|leds|data_out[0]~feeder_combout\);

-- Location: FF_X28_Y18_N27
\inst|leds|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|data_out[0]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(0));

-- Location: LCCOMB_X29_Y19_N16
\inst|leds|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|readdata\(0) = (!\inst|cpu_0|W_alu_result\(3) & (!\inst|cpu_0|W_alu_result\(2) & \inst|leds|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|W_alu_result\(2),
	datad => \inst|leds|data_out\(0),
	combout => \inst|leds|readdata\(0));

-- Location: FF_X29_Y19_N17
\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|readdata\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X28_Y19_N28
\inst|cpu_0|av_ld_byte0_data_nxt[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[0]~35_combout\ = (\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & ((\inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0)) # 
-- ((\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # 
-- (!\inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datad => \inst|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[0]~35_combout\);

-- Location: IOIBUF_X53_Y14_N1
\boutons[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_boutons(0),
	o => \boutons[0]~input_o\);

-- Location: LCCOMB_X29_Y19_N4
\inst|boutons|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|boutons|read_mux_out\(0) = (!\inst|cpu_0|W_alu_result\(3) & (!\inst|cpu_0|W_alu_result\(2) & \boutons[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|W_alu_result\(2),
	datad => \boutons[0]~input_o\,
	combout => \inst|boutons|read_mux_out\(0));

-- Location: FF_X29_Y19_N5
\inst|boutons|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|boutons|read_mux_out\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|boutons|readdata\(0));

-- Location: FF_X28_Y19_N15
\inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|boutons|readdata\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X28_Y19_N18
\inst|cpu_0|av_ld_byte0_data_nxt[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[0]~34_combout\ = (\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\inst|sram|the_altsyncram|auto_generated|q_a\(0)) # ((\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst|sram|the_altsyncram|auto_generated|q_a\(0),
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[0]~34_combout\);

-- Location: LCCOMB_X28_Y19_N14
\inst|cpu_0|av_ld_byte0_data_nxt[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[0]~36_combout\ = (\inst|cpu_0|av_ld_byte0_data_nxt[0]~35_combout\) # ((\inst|cpu_0|av_ld_byte0_data_nxt[0]~34_combout\) # ((\inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|boutons_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|cpu_0|av_ld_byte0_data_nxt[0]~35_combout\,
	datac => \inst|mm_interconnect_0|boutons_s1_translator|av_readdata_pre\(0),
	datad => \inst|cpu_0|av_ld_byte0_data_nxt[0]~34_combout\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[0]~36_combout\);

-- Location: LCCOMB_X31_Y19_N10
\inst|cpu_0|av_ld_byte0_data_nxt[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_byte0_data_nxt[0]~41_combout\ = (\inst|cpu_0|av_ld_rshift8~0_combout\ & ((\inst|cpu_0|av_ld_aligning_data~q\ & (\inst|cpu_0|av_ld_byte1_data\(0))) # (!\inst|cpu_0|av_ld_aligning_data~q\ & 
-- ((\inst|cpu_0|av_ld_byte0_data_nxt[0]~36_combout\))))) # (!\inst|cpu_0|av_ld_rshift8~0_combout\ & (((\inst|cpu_0|av_ld_byte0_data_nxt[0]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte1_data\(0),
	datab => \inst|cpu_0|av_ld_rshift8~0_combout\,
	datac => \inst|cpu_0|av_ld_byte0_data_nxt[0]~36_combout\,
	datad => \inst|cpu_0|av_ld_aligning_data~q\,
	combout => \inst|cpu_0|av_ld_byte0_data_nxt[0]~41_combout\);

-- Location: FF_X31_Y19_N11
\inst|cpu_0|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_byte0_data_nxt[0]~41_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X31_Y17_N14
\inst|cpu_0|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_crst~0_combout\ = (\inst|cpu_0|D_iw\(16) & \inst|cpu_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datad => \inst|cpu_0|D_iw\(15),
	combout => \inst|cpu_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X31_Y17_N2
\inst|cpu_0|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_crst~1_combout\ = (\inst|cpu_0|D_iw\(14) & (\inst|cpu_0|D_ctrl_crst~0_combout\ & (\inst|cpu_0|D_ctrl_retaddr~0_combout\ & \inst|cpu_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(14),
	datab => \inst|cpu_0|D_ctrl_crst~0_combout\,
	datac => \inst|cpu_0|D_ctrl_retaddr~0_combout\,
	datad => \inst|cpu_0|D_iw\(12),
	combout => \inst|cpu_0|D_ctrl_crst~1_combout\);

-- Location: FF_X31_Y17_N3
\inst|cpu_0|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_crst~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_crst~q\);

-- Location: LCCOMB_X32_Y17_N14
\inst|cpu_0|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_ienable_reg_nxt~0_combout\ = (\inst|cpu_0|R_ctrl_wrctl_inst~q\ & !\inst|cpu_0|D_iw\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_wrctl_inst~q\,
	datad => \inst|cpu_0|D_iw\(8),
	combout => \inst|cpu_0|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X32_Y17_N2
\inst|cpu_0|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_status_reg_pie_inst_nxt~2_combout\ = (\inst|cpu_0|E_wrctl_status~0_combout\ & ((\inst|cpu_0|W_ienable_reg_nxt~0_combout\ & ((\inst|cpu_0|E_src1\(0)))) # (!\inst|cpu_0|W_ienable_reg_nxt~0_combout\ & (\inst|cpu_0|W_status_reg_pie~q\)))) # 
-- (!\inst|cpu_0|E_wrctl_status~0_combout\ & (\inst|cpu_0|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie~q\,
	datab => \inst|cpu_0|E_wrctl_status~0_combout\,
	datac => \inst|cpu_0|W_ienable_reg_nxt~0_combout\,
	datad => \inst|cpu_0|E_src1\(0),
	combout => \inst|cpu_0|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X32_Y17_N28
\inst|cpu_0|W_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_status_reg_pie_inst_nxt~3_combout\ = (\inst|cpu_0|Equal101~5_combout\ & (\inst|cpu_0|D_iw\(14) & (\inst|cpu_0|W_bstatus_reg~q\))) # (!\inst|cpu_0|Equal101~5_combout\ & (((\inst|cpu_0|W_status_reg_pie_inst_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(14),
	datab => \inst|cpu_0|Equal101~5_combout\,
	datac => \inst|cpu_0|W_bstatus_reg~q\,
	datad => \inst|cpu_0|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \inst|cpu_0|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X32_Y17_N24
\inst|cpu_0|E_wrctl_estatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_wrctl_estatus~0_combout\ = (!\inst|cpu_0|D_iw\(8) & (!\inst|cpu_0|D_iw\(7) & (\inst|cpu_0|R_ctrl_wrctl_inst~q\ & \inst|cpu_0|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(8),
	datab => \inst|cpu_0|D_iw\(7),
	datac => \inst|cpu_0|R_ctrl_wrctl_inst~q\,
	datad => \inst|cpu_0|D_iw\(6),
	combout => \inst|cpu_0|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X32_Y17_N18
\inst|cpu_0|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_estatus_reg_inst_nxt~0_combout\ = (!\inst|cpu_0|R_ctrl_exception~q\ & ((\inst|cpu_0|E_wrctl_estatus~0_combout\ & ((\inst|cpu_0|E_src1\(0)))) # (!\inst|cpu_0|E_wrctl_estatus~0_combout\ & (\inst|cpu_0|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_exception~q\,
	datab => \inst|cpu_0|E_wrctl_estatus~0_combout\,
	datac => \inst|cpu_0|W_estatus_reg~q\,
	datad => \inst|cpu_0|E_src1\(0),
	combout => \inst|cpu_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X32_Y17_N30
\inst|cpu_0|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_estatus_reg_inst_nxt~1_combout\ = (!\inst|cpu_0|R_ctrl_crst~q\ & ((\inst|cpu_0|W_estatus_reg_inst_nxt~0_combout\) # ((\inst|cpu_0|R_ctrl_exception~q\ & \inst|cpu_0|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_crst~q\,
	datab => \inst|cpu_0|W_estatus_reg_inst_nxt~0_combout\,
	datac => \inst|cpu_0|R_ctrl_exception~q\,
	datad => \inst|cpu_0|W_status_reg_pie~q\,
	combout => \inst|cpu_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X32_Y17_N31
\inst|cpu_0|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_estatus_reg~q\);

-- Location: LCCOMB_X32_Y16_N12
\inst|cpu_0|W_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_status_reg_pie_inst_nxt~1_combout\ = (\inst|cpu_0|W_estatus_reg~q\ & (!\inst|cpu_0|D_iw\(14) & \inst|cpu_0|Equal101~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_estatus_reg~q\,
	datab => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|Equal101~5_combout\,
	combout => \inst|cpu_0|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X32_Y17_N10
\inst|cpu_0|W_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_status_reg_pie_inst_nxt~4_combout\ = (!\inst|cpu_0|R_ctrl_crst~q\ & (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|W_status_reg_pie_inst_nxt~3_combout\) # (\inst|cpu_0|W_status_reg_pie_inst_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_crst~q\,
	datab => \inst|cpu_0|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \inst|cpu_0|W_status_reg_pie_inst_nxt~1_combout\,
	datad => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \inst|cpu_0|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: FF_X32_Y17_N11
\inst|cpu_0|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_status_reg_pie_inst_nxt~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_status_reg_pie~q\);

-- Location: LCCOMB_X32_Y17_N4
\inst|cpu_0|E_wrctl_bstatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_wrctl_bstatus~0_combout\ = (\inst|cpu_0|D_iw\(7) & !\inst|cpu_0|D_iw\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|D_iw\(7),
	datad => \inst|cpu_0|D_iw\(6),
	combout => \inst|cpu_0|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X32_Y17_N20
\inst|cpu_0|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_bstatus_reg_inst_nxt~0_combout\ = (\inst|cpu_0|E_wrctl_bstatus~0_combout\ & ((\inst|cpu_0|W_ienable_reg_nxt~0_combout\ & ((\inst|cpu_0|E_src1\(0)))) # (!\inst|cpu_0|W_ienable_reg_nxt~0_combout\ & (\inst|cpu_0|W_bstatus_reg~q\)))) # 
-- (!\inst|cpu_0|E_wrctl_bstatus~0_combout\ & (\inst|cpu_0|W_bstatus_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_bstatus_reg~q\,
	datab => \inst|cpu_0|E_wrctl_bstatus~0_combout\,
	datac => \inst|cpu_0|W_ienable_reg_nxt~0_combout\,
	datad => \inst|cpu_0|E_src1\(0),
	combout => \inst|cpu_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X32_Y17_N26
\inst|cpu_0|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_bstatus_reg_inst_nxt~1_combout\ = (\inst|cpu_0|R_ctrl_break~q\ & (\inst|cpu_0|W_status_reg_pie~q\)) # (!\inst|cpu_0|R_ctrl_break~q\ & ((\inst|cpu_0|W_bstatus_reg_inst_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie~q\,
	datab => \inst|cpu_0|W_bstatus_reg_inst_nxt~0_combout\,
	datac => \inst|cpu_0|R_ctrl_break~q\,
	combout => \inst|cpu_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X32_Y17_N27
\inst|cpu_0|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_bstatus_reg~q\);

-- Location: LCCOMB_X32_Y17_N16
\inst|cpu_0|E_control_rd_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_control_rd_data[0]~0_combout\ = (!\inst|cpu_0|D_iw\(7) & ((\inst|cpu_0|D_iw\(6) & ((\inst|cpu_0|W_estatus_reg~q\))) # (!\inst|cpu_0|D_iw\(6) & (\inst|cpu_0|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_status_reg_pie~q\,
	datab => \inst|cpu_0|D_iw\(7),
	datac => \inst|cpu_0|W_estatus_reg~q\,
	datad => \inst|cpu_0|D_iw\(6),
	combout => \inst|cpu_0|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X32_Y17_N8
\inst|cpu_0|E_control_rd_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_control_rd_data[0]~1_combout\ = (!\inst|cpu_0|D_iw\(8) & ((\inst|cpu_0|E_control_rd_data[0]~0_combout\) # ((\inst|cpu_0|W_bstatus_reg~q\ & \inst|cpu_0|E_wrctl_bstatus~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_bstatus_reg~q\,
	datab => \inst|cpu_0|E_control_rd_data[0]~0_combout\,
	datac => \inst|cpu_0|E_wrctl_bstatus~0_combout\,
	datad => \inst|cpu_0|D_iw\(8),
	combout => \inst|cpu_0|E_control_rd_data[0]~1_combout\);

-- Location: FF_X32_Y17_N9
\inst|cpu_0|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_control_rd_data[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_control_rd_data\(0));

-- Location: LCCOMB_X31_Y19_N14
\inst|cpu_0|W_rf_wr_data[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[0]~8_combout\ = (!\inst|cpu_0|R_ctrl_br_cmp~q\ & ((\inst|cpu_0|R_ctrl_rdctl_inst~q\ & (\inst|cpu_0|W_control_rd_data\(0))) # (!\inst|cpu_0|R_ctrl_rdctl_inst~q\ & ((\inst|cpu_0|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_rdctl_inst~q\,
	datab => \inst|cpu_0|W_control_rd_data\(0),
	datac => \inst|cpu_0|W_alu_result\(0),
	datad => \inst|cpu_0|R_ctrl_br_cmp~q\,
	combout => \inst|cpu_0|W_rf_wr_data[0]~8_combout\);

-- Location: LCCOMB_X31_Y19_N20
\inst|cpu_0|W_rf_wr_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[0]~7_combout\ = (\inst|cpu_0|R_ctrl_br_cmp~q\ & \inst|cpu_0|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_br_cmp~q\,
	datad => \inst|cpu_0|W_cmp_result~q\,
	combout => \inst|cpu_0|W_rf_wr_data[0]~7_combout\);

-- Location: LCCOMB_X31_Y19_N24
\inst|cpu_0|W_rf_wr_data[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wr_data[0]~9_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|av_ld_byte0_data\(0))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|W_rf_wr_data[0]~8_combout\) # (\inst|cpu_0|W_rf_wr_data[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_byte0_data\(0),
	datab => \inst|cpu_0|W_rf_wr_data[0]~8_combout\,
	datac => \inst|cpu_0|R_ctrl_ld~q\,
	datad => \inst|cpu_0|W_rf_wr_data[0]~7_combout\,
	combout => \inst|cpu_0|W_rf_wr_data[0]~9_combout\);

-- Location: LCCOMB_X31_Y22_N8
\inst|cpu_0|d_writedata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|d_writedata[2]~feeder_combout\ = \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|cpu_0|d_writedata[2]~feeder_combout\);

-- Location: FF_X31_Y22_N9
\inst|cpu_0|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|d_writedata[2]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(2));

-- Location: LCCOMB_X26_Y22_N16
\inst|mm_interconnect_0|cmd_mux_003|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\);

-- Location: M9K_X22_Y11_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y17_N24
\inst|cpu_0|F_iw[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[2]~18_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(2) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[2]~18_combout\);

-- Location: LCCOMB_X26_Y17_N4
\inst|cpu_0|F_iw[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[2]~19_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[2]~18_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(2) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(2),
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|cpu_0|F_iw[2]~18_combout\,
	combout => \inst|cpu_0|F_iw[2]~19_combout\);

-- Location: FF_X26_Y17_N5
\inst|cpu_0|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[2]~19_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(2));

-- Location: LCCOMB_X31_Y18_N2
\inst|cpu_0|D_ctrl_ld~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_ld~4_combout\ = (\inst|cpu_0|D_iw\(0) & (\inst|cpu_0|D_iw\(1) & ((\inst|cpu_0|D_iw\(2)) # (!\inst|cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datab => \inst|cpu_0|D_iw\(0),
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|D_ctrl_ld~4_combout\);

-- Location: FF_X31_Y18_N3
\inst|cpu_0|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_ld~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_ld~q\);

-- Location: LCCOMB_X30_Y16_N4
\inst|cpu_0|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_st~0_combout\ = (\inst|cpu_0|D_iw\(2) & (\inst|cpu_0|D_iw\(0) & !\inst|cpu_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(2),
	datac => \inst|cpu_0|D_iw\(0),
	datad => \inst|cpu_0|D_iw\(1),
	combout => \inst|cpu_0|D_ctrl_st~0_combout\);

-- Location: FF_X30_Y16_N5
\inst|cpu_0|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_st~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_st~q\);

-- Location: LCCOMB_X38_Y16_N16
\inst|cpu_0|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_waiting_for_data_nxt~0_combout\ = (\inst|cpu_0|E_new_inst~q\ & \inst|cpu_0|R_ctrl_ld~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_new_inst~q\,
	datad => \inst|cpu_0|R_ctrl_ld~q\,
	combout => \inst|cpu_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: FF_X31_Y20_N11
\inst|cpu_0|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X31_Y20_N10
\inst|cpu_0|av_ld_waiting_for_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|av_ld_waiting_for_data_nxt~1_combout\ = (\inst|cpu_0|av_ld_waiting_for_data~q\ & (((\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\) # (!\inst|cpu_0|d_read~q\)))) # (!\inst|cpu_0|av_ld_waiting_for_data~q\ & 
-- (\inst|cpu_0|av_ld_waiting_for_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_waiting_for_data_nxt~0_combout\,
	datab => \inst|cpu_0|d_read~q\,
	datac => \inst|cpu_0|av_ld_waiting_for_data~q\,
	datad => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \inst|cpu_0|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X31_Y20_N30
\inst|cpu_0|E_stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_stall~3_combout\ = (\inst|cpu_0|E_valid~q\ & ((\inst|cpu_0|av_ld_waiting_for_data_nxt~1_combout\) # ((\inst|cpu_0|av_ld_aligning_data_nxt~2_combout\ & !\inst|cpu_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|av_ld_aligning_data_nxt~2_combout\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|D_iw\(4),
	datad => \inst|cpu_0|av_ld_waiting_for_data_nxt~1_combout\,
	combout => \inst|cpu_0|E_stall~3_combout\);

-- Location: LCCOMB_X30_Y16_N2
\inst|cpu_0|E_stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_stall~4_combout\ = (\inst|cpu_0|R_ctrl_ld~q\ & (((\inst|cpu_0|E_new_inst~q\) # (\inst|cpu_0|E_stall~3_combout\)))) # (!\inst|cpu_0|R_ctrl_ld~q\ & (\inst|cpu_0|R_ctrl_st~q\ & (\inst|cpu_0|E_new_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_ld~q\,
	datab => \inst|cpu_0|R_ctrl_st~q\,
	datac => \inst|cpu_0|E_new_inst~q\,
	datad => \inst|cpu_0|E_stall~3_combout\,
	combout => \inst|cpu_0|E_stall~4_combout\);

-- Location: LCCOMB_X32_Y14_N18
\inst|mm_interconnect_0|router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal1~1_combout\ = ((\inst|cpu_0|W_alu_result\(12)) # (!\inst|mm_interconnect_0|router|Equal1~0_combout\)) # (!\inst|cpu_0|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(11),
	datab => \inst|cpu_0|W_alu_result\(12),
	datad => \inst|mm_interconnect_0|router|Equal1~0_combout\,
	combout => \inst|mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y19_N24
\inst|mm_interconnect_0|cmd_demux|sink_ready~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~5_combout\ = (!\inst|mm_interconnect_0|router|Equal1~1_combout\ & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ & 
-- (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal1~1_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~5_combout\);

-- Location: LCCOMB_X26_Y19_N18
\inst|mm_interconnect_0|cmd_demux|sink_ready~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~6_combout\ = (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & !\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~6_combout\);

-- Location: LCCOMB_X26_Y19_N20
\inst|mm_interconnect_0|cmd_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\) # ((\inst|mm_interconnect_0|cmd_demux|sink_ready~5_combout\) # ((\inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\ & 
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux|sink_ready~5_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux|sink_ready~6_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y20_N24
\inst|mm_interconnect_0|cmd_demux|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ = (\inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\ & (\inst|mm_interconnect_0|router|Equal3~3_combout\ & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ 
-- & !\inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst|mm_interconnect_0|router|Equal3~3_combout\,
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout\);

-- Location: LCCOMB_X30_Y19_N8
\inst|mm_interconnect_0|cmd_demux|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\ = (\inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\) # ((\inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\) # ((\inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout\) # 
-- (\inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datad => \inst|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\);

-- Location: LCCOMB_X30_Y19_N6
\inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout\ = (\inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ & (((!\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\)) # 
-- (!\inst|mm_interconnect_0|cmd_demux|WideOr0~combout\))) # (!\inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ & (\inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q\ & 
-- ((!\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\) # (!\inst|mm_interconnect_0|cmd_demux|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\,
	datac => \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X30_Y19_N7
\inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X30_Y19_N2
\inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout\ = (\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\) # ((\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\inst|mm_interconnect_0|cmd_demux|WideOr0~combout\ & \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\,
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q\,
	combout => \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X30_Y19_N28
\inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\ = (\inst|cpu_0|d_read~q\ & (((\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\)))) # (!\inst|cpu_0|d_read~q\ & 
-- (((!\inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout\)) # (!\inst|cpu_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_write~q\,
	datab => \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datad => \inst|cpu_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X35_Y19_N18
\inst|cpu_0|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_cnt[0]~5_combout\ = \inst|cpu_0|E_shift_rot_cnt\(0) $ (VCC)
-- \inst|cpu_0|E_shift_rot_cnt[0]~6\ = CARRY(\inst|cpu_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst|cpu_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \inst|cpu_0|E_shift_rot_cnt[0]~6\);

-- Location: FF_X35_Y19_N19
\inst|cpu_0|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_cnt[0]~5_combout\,
	asdata => \inst|cpu_0|E_src2\(0),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X35_Y19_N20
\inst|cpu_0|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_cnt[1]~7_combout\ = (\inst|cpu_0|E_shift_rot_cnt\(1) & (\inst|cpu_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\inst|cpu_0|E_shift_rot_cnt\(1) & (!\inst|cpu_0|E_shift_rot_cnt[0]~6\))
-- \inst|cpu_0|E_shift_rot_cnt[1]~8\ = CARRY((!\inst|cpu_0|E_shift_rot_cnt\(1) & !\inst|cpu_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst|cpu_0|E_shift_rot_cnt[0]~6\,
	combout => \inst|cpu_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \inst|cpu_0|E_shift_rot_cnt[1]~8\);

-- Location: FF_X35_Y19_N21
\inst|cpu_0|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_cnt[1]~7_combout\,
	asdata => \inst|cpu_0|E_src2\(1),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X35_Y19_N22
\inst|cpu_0|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_cnt[2]~9_combout\ = (\inst|cpu_0|E_shift_rot_cnt\(2) & ((GND) # (!\inst|cpu_0|E_shift_rot_cnt[1]~8\))) # (!\inst|cpu_0|E_shift_rot_cnt\(2) & (\inst|cpu_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \inst|cpu_0|E_shift_rot_cnt[2]~10\ = CARRY((\inst|cpu_0|E_shift_rot_cnt\(2)) # (!\inst|cpu_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst|cpu_0|E_shift_rot_cnt[1]~8\,
	combout => \inst|cpu_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \inst|cpu_0|E_shift_rot_cnt[2]~10\);

-- Location: FF_X35_Y19_N23
\inst|cpu_0|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_cnt[2]~9_combout\,
	asdata => \inst|cpu_0|E_src2\(2),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X35_Y19_N24
\inst|cpu_0|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_cnt[3]~11_combout\ = (\inst|cpu_0|E_shift_rot_cnt\(3) & (\inst|cpu_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\inst|cpu_0|E_shift_rot_cnt\(3) & (!\inst|cpu_0|E_shift_rot_cnt[2]~10\))
-- \inst|cpu_0|E_shift_rot_cnt[3]~12\ = CARRY((!\inst|cpu_0|E_shift_rot_cnt\(3) & !\inst|cpu_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst|cpu_0|E_shift_rot_cnt[2]~10\,
	combout => \inst|cpu_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \inst|cpu_0|E_shift_rot_cnt[3]~12\);

-- Location: FF_X35_Y19_N25
\inst|cpu_0|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_cnt[3]~11_combout\,
	asdata => \inst|cpu_0|E_src2\(3),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X35_Y19_N26
\inst|cpu_0|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_shift_rot_cnt[4]~13_combout\ = \inst|cpu_0|E_shift_rot_cnt\(4) $ (\inst|cpu_0|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_shift_rot_cnt\(4),
	cin => \inst|cpu_0|E_shift_rot_cnt[3]~12\,
	combout => \inst|cpu_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X35_Y19_N27
\inst|cpu_0|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_shift_rot_cnt[4]~13_combout\,
	asdata => \inst|cpu_0|E_src2\(4),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X35_Y19_N14
\inst|cpu_0|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_stall~1_combout\ = (\inst|cpu_0|E_shift_rot_cnt\(4)) # (\inst|cpu_0|E_shift_rot_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_shift_rot_cnt\(4),
	datad => \inst|cpu_0|E_shift_rot_cnt\(3),
	combout => \inst|cpu_0|E_stall~1_combout\);

-- Location: LCCOMB_X35_Y19_N12
\inst|cpu_0|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_stall~0_combout\ = (\inst|cpu_0|E_new_inst~q\) # ((\inst|cpu_0|E_shift_rot_cnt\(1)) # ((\inst|cpu_0|E_shift_rot_cnt\(2)) # (\inst|cpu_0|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_new_inst~q\,
	datab => \inst|cpu_0|E_shift_rot_cnt\(1),
	datac => \inst|cpu_0|E_shift_rot_cnt\(2),
	datad => \inst|cpu_0|E_shift_rot_cnt\(0),
	combout => \inst|cpu_0|E_stall~0_combout\);

-- Location: LCCOMB_X35_Y19_N16
\inst|cpu_0|E_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_stall~2_combout\ = (\inst|cpu_0|R_ctrl_shift_rot~q\ & (\inst|cpu_0|E_valid~q\ & ((\inst|cpu_0|E_stall~1_combout\) # (\inst|cpu_0|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_shift_rot~q\,
	datab => \inst|cpu_0|E_valid~q\,
	datac => \inst|cpu_0|E_stall~1_combout\,
	datad => \inst|cpu_0|E_stall~0_combout\,
	combout => \inst|cpu_0|E_stall~2_combout\);

-- Location: LCCOMB_X34_Y19_N4
\inst|cpu_0|E_stall~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_stall~5_combout\ = (\inst|cpu_0|E_stall~4_combout\) # ((\inst|cpu_0|E_stall~2_combout\) # ((\inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\ & \inst|cpu_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_stall~4_combout\,
	datab => \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\,
	datac => \inst|cpu_0|d_write~q\,
	datad => \inst|cpu_0|E_stall~2_combout\,
	combout => \inst|cpu_0|E_stall~5_combout\);

-- Location: LCCOMB_X35_Y17_N20
\inst|cpu_0|E_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_valid~0_combout\ = (\inst|cpu_0|R_valid~q\) # (\inst|cpu_0|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|R_valid~q\,
	datad => \inst|cpu_0|E_stall~5_combout\,
	combout => \inst|cpu_0|E_valid~0_combout\);

-- Location: FF_X35_Y17_N21
\inst|cpu_0|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_valid~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_valid~q\);

-- Location: LCCOMB_X35_Y17_N30
\inst|cpu_0|R_src1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src1~34_combout\ = (!\inst|cpu_0|R_ctrl_jmp_direct~q\) # (!\inst|cpu_0|E_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|E_valid~q\,
	datad => \inst|cpu_0|R_ctrl_jmp_direct~q\,
	combout => \inst|cpu_0|R_src1~34_combout\);

-- Location: LCCOMB_X34_Y17_N8
\inst|cpu_0|E_src1[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[12]~4_combout\ = (\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src1~34_combout\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst|cpu_0|D_iw\(16),
	combout => \inst|cpu_0|E_src1[12]~4_combout\);

-- Location: FF_X34_Y17_N9
\inst|cpu_0|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[12]~4_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[10]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(12));

-- Location: LCCOMB_X34_Y15_N26
\inst|cpu_0|F_pc_no_crst_nxt[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[10]~11_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & (\inst|cpu_0|Add1~43_combout\)) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- ((\inst|cpu_0|F_pc_plus_one[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datab => \inst|cpu_0|Add1~43_combout\,
	datac => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \inst|cpu_0|F_pc_plus_one[10]~20_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[10]~11_combout\);

-- Location: FF_X34_Y15_N27
\inst|cpu_0|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[10]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(10));

-- Location: LCCOMB_X32_Y14_N4
\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\inst|mm_interconnect_0|router_001|Equal1~0_combout\ & (!\inst|cpu_0|F_pc\(10) & (\inst|cpu_0|F_pc\(9) & \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router_001|Equal1~0_combout\,
	datab => \inst|cpu_0|F_pc\(10),
	datac => \inst|cpu_0|F_pc\(9),
	datad => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X24_Y19_N30
\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X24_Y19_N31
\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X24_Y19_N12
\inst|mm_interconnect_0|cmd_mux_002|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ & (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X24_Y19_N16
\inst|mm_interconnect_0|cmd_mux_002|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((\inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\))) # (!\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (!\inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X24_Y17_N24
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ & ((\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\) # 
-- (\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X24_Y17_N5
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X24_Y17_N22
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = !\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X24_Y17_N23
\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X24_Y17_N18
\inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datab => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: FF_X24_Y17_N19
\inst|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: LCCOMB_X24_Y19_N18
\inst|mm_interconnect_0|cmd_mux_002|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = (\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)))) # (!\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X24_Y19_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~0_combout\ = (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\ & (\inst|leds|always0~4_combout\ & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- !\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\,
	datab => \inst|leds|always0~4_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X24_Y19_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~0_combout\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\)))) # (!\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~1_combout\);

-- Location: FF_X24_Y19_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\);

-- Location: LCCOMB_X26_Y19_N0
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\);

-- Location: LCCOMB_X24_Y19_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\ & (((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\)))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\ & ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~0_combout\);

-- Location: FF_X24_Y19_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\);

-- Location: LCCOMB_X24_Y19_N14
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\ & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X24_Y19_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X24_Y19_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X24_Y19_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~0_combout\ = ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\))) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X24_Y19_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~1_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~0_combout\) # ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\ & 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|write~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|read~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X24_Y19_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X26_Y19_N22
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ & (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X26_Y19_N23
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X26_Y19_N10
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X26_Y19_N30
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\ & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X26_Y19_N31
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X26_Y19_N4
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used\(1),
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|waitrequest~q\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent|local_read~0_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X26_Y19_N5
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y21_N26
\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\ & 
-- \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X25_Y21_N18
\inst|mm_interconnect_0|rsp_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(1) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(1),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X28_Y19_N30
\inst|cpu_0|F_iw[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[1]~12_combout\ = (\inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # (((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(1))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	datac => \inst|cpu_0|D_iw[5]~0_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \inst|cpu_0|F_iw[1]~12_combout\);

-- Location: FF_X28_Y19_N31
\inst|cpu_0|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[1]~12_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(1));

-- Location: LCCOMB_X30_Y17_N22
\inst|cpu_0|D_wr_dst_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_wr_dst_reg~7_combout\ = (\inst|cpu_0|D_iw\(1)) # (!\inst|cpu_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(1),
	datac => \inst|cpu_0|D_iw\(0),
	combout => \inst|cpu_0|D_wr_dst_reg~7_combout\);

-- Location: LCCOMB_X30_Y17_N28
\inst|cpu_0|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_use_imm~0_combout\ = (\inst|cpu_0|R_ctrl_br_nxt~0_combout\ & ((\inst|cpu_0|R_valid~q\) # ((!\inst|cpu_0|D_iw\(11) & \inst|cpu_0|D_ctrl_shift_logical~0_combout\)))) # (!\inst|cpu_0|R_ctrl_br_nxt~0_combout\ & (!\inst|cpu_0|D_iw\(11) & 
-- ((\inst|cpu_0|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_br_nxt~0_combout\,
	datab => \inst|cpu_0|D_iw\(11),
	datac => \inst|cpu_0|R_valid~q\,
	datad => \inst|cpu_0|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X30_Y17_N18
\inst|cpu_0|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_use_imm~1_combout\ = (\inst|cpu_0|R_src2_use_imm~0_combout\) # ((\inst|cpu_0|D_ctrl_b_is_dst~1_combout\) # ((!\inst|cpu_0|D_wr_dst_reg~7_combout\ & \inst|cpu_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_wr_dst_reg~7_combout\,
	datab => \inst|cpu_0|R_src2_use_imm~0_combout\,
	datac => \inst|cpu_0|D_iw\(2),
	datad => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu_0|R_src2_use_imm~1_combout\);

-- Location: FF_X30_Y17_N19
\inst|cpu_0|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_use_imm~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_src2_use_imm~q\);

-- Location: LCCOMB_X32_Y18_N16
\inst|cpu_0|R_src2_lo[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[12]~9_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & ((\inst|cpu_0|D_iw\(18)))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- (\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_src2_use_imm~q\,
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \inst|cpu_0|D_iw\(18),
	datad => \inst|cpu_0|R_src2_lo~0_combout\,
	combout => \inst|cpu_0|R_src2_lo[12]~9_combout\);

-- Location: FF_X32_Y18_N17
\inst|cpu_0|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[12]~9_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(12));

-- Location: LCCOMB_X36_Y15_N26
\inst|cpu_0|E_logic_result[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[12]~5_combout\ = (\inst|cpu_0|E_src2\(12) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|E_src1\(12) & \inst|cpu_0|R_logic_op\(0)))))) # (!\inst|cpu_0|E_src2\(12) & ((\inst|cpu_0|R_logic_op\(1) & (\inst|cpu_0|E_src1\(12))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|E_src1\(12) & !\inst|cpu_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src2\(12),
	datab => \inst|cpu_0|R_logic_op\(1),
	datac => \inst|cpu_0|E_src1\(12),
	datad => \inst|cpu_0|R_logic_op\(0),
	combout => \inst|cpu_0|E_logic_result[12]~5_combout\);

-- Location: LCCOMB_X32_Y14_N0
\inst|cpu_0|W_alu_result[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[12]~4_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[12]~5_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[12]~5_combout\,
	datab => \inst|cpu_0|Add1~43_combout\,
	datad => \inst|cpu_0|R_ctrl_logic~q\,
	combout => \inst|cpu_0|W_alu_result[12]~4_combout\);

-- Location: FF_X32_Y14_N1
\inst|cpu_0|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[12]~4_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(12),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(12));

-- Location: LCCOMB_X32_Y14_N14
\inst|mm_interconnect_0|cmd_mux_002|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ = (\inst|cpu_0|W_alu_result\(11) & (!\inst|cpu_0|W_alu_result\(12) & (\inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ & \inst|mm_interconnect_0|router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(11),
	datab => \inst|cpu_0|W_alu_result\(12),
	datac => \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\,
	datad => \inst|mm_interconnect_0|router|Equal1~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & (((!\inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: FF_X24_Y17_N25
\inst|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X26_Y16_N8
\inst|mm_interconnect_0|cmd_mux_002|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(38) = (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\inst|cpu_0|W_alu_result\(2)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|cpu_0|F_pc\(0))))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\inst|cpu_0|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \inst|cpu_0|F_pc\(0),
	datad => \inst|cpu_0|W_alu_result\(2),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: FF_X26_Y16_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0));

-- Location: LCCOMB_X21_Y19_N0
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[16]~0_combout\ = !\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|writedata\(16),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[16]~0_combout\);

-- Location: FF_X21_Y19_N1
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable[16]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(16));

-- Location: LCCOMB_X21_Y19_N20
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0) & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(16) & 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\ & \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(0),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(16),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X21_Y19_N16
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[16]~feeder_combout\ = \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[16]~feeder_combout\);

-- Location: FF_X21_Y19_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[16]~feeder_combout\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(16));

-- Location: FF_X26_Y21_N19
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(16),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X25_Y21_N14
\inst|mm_interconnect_0|rsp_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & (\inst|sram|the_altsyncram|auto_generated|q_a\(16) & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|sram|the_altsyncram|auto_generated|q_a\(16),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X26_Y21_N8
\inst|cpu_0|F_iw[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[16]~24_combout\ = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\) # ((\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(16) & \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\,
	combout => \inst|cpu_0|F_iw[16]~24_combout\);

-- Location: FF_X26_Y21_N9
\inst|cpu_0|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[16]~24_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(16));

-- Location: LCCOMB_X36_Y18_N8
\inst|cpu_0|R_src2_lo[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|R_src2_lo[10]~11_combout\ = (!\inst|cpu_0|R_src2_lo~0_combout\ & ((\inst|cpu_0|R_src2_use_imm~q\ & (\inst|cpu_0|D_iw\(16))) # (!\inst|cpu_0|R_src2_use_imm~q\ & 
-- ((\inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(16),
	datab => \inst|cpu_0|R_src2_use_imm~q\,
	datac => \inst|cpu_0|R_src2_lo~0_combout\,
	datad => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|cpu_0|R_src2_lo[10]~11_combout\);

-- Location: FF_X36_Y18_N9
\inst|cpu_0|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|R_src2_lo[10]~11_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src2\(10));

-- Location: LCCOMB_X36_Y15_N14
\inst|cpu_0|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Add1~23_combout\ = \inst|cpu_0|E_src2\(10) $ (\inst|cpu_0|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_0|E_src2\(10),
	datad => \inst|cpu_0|E_alu_sub~q\,
	combout => \inst|cpu_0|Add1~23_combout\);

-- Location: LCCOMB_X32_Y14_N20
\inst|cpu_0|W_alu_result[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[10]~6_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|E_logic_result[10]~7_combout\))) # (!\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|Add1~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|Add1~39_combout\,
	datab => \inst|cpu_0|R_ctrl_logic~q\,
	datad => \inst|cpu_0|E_logic_result[10]~7_combout\,
	combout => \inst|cpu_0|W_alu_result[10]~6_combout\);

-- Location: FF_X32_Y14_N21
\inst|cpu_0|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[10]~6_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(10),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(10));

-- Location: LCCOMB_X29_Y17_N14
\inst|mm_interconnect_0|cmd_mux_002|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_002|src_data\(46) = (\inst|cpu_0|W_alu_result\(10) & ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|cpu_0|F_pc\(8))))) # 
-- (!\inst|cpu_0|W_alu_result\(10) & (((\inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \inst|cpu_0|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(10),
	datab => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \inst|cpu_0|F_pc\(8),
	combout => \inst|mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: FF_X29_Y17_N15
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_002|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8));

-- Location: LCCOMB_X23_Y19_N28
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~15_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\)) # (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|address\(8),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~0_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|monsopc_cpu_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~15_combout\);

-- Location: FF_X23_Y19_N29
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(14));

-- Location: FF_X26_Y21_N31
\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|readdata\(14),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X26_Y21_N24
\inst|cpu_0|F_iw[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[14]~21_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(14) & ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(14) & 
-- \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))) # (!\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(14) & (\inst|sram|the_altsyncram|auto_generated|q_a\(14) & 
-- ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(14),
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \inst|cpu_0|F_iw[14]~21_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst|cpu_0|F_iw[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[14]~22_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & (\inst|cpu_0|F_iw[14]~21_combout\)) # (!\inst|cpu_0|D_iw[5]~0_combout\ & (((\inst|cpu_0|hbreak_enabled~q\) # (!\inst|cpu_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_iw[14]~21_combout\,
	datab => \inst|cpu_0|hbreak_enabled~q\,
	datac => \inst|cpu_0|hbreak_req~0_combout\,
	datad => \inst|cpu_0|D_iw[5]~0_combout\,
	combout => \inst|cpu_0|F_iw[14]~22_combout\);

-- Location: FF_X29_Y20_N27
\inst|cpu_0|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[14]~22_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(14));

-- Location: LCCOMB_X34_Y19_N24
\inst|cpu_0|D_ctrl_break~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_ctrl_break~2_combout\ = (\inst|cpu_0|D_iw\(15) & (!\inst|cpu_0|D_iw\(14) & (!\inst|cpu_0|D_iw\(12) & \inst|cpu_0|D_ctrl_break~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|D_iw\(14),
	datac => \inst|cpu_0|D_iw\(12),
	datad => \inst|cpu_0|D_ctrl_break~1_combout\,
	combout => \inst|cpu_0|D_ctrl_break~2_combout\);

-- Location: FF_X34_Y19_N25
\inst|cpu_0|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_ctrl_break~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_ctrl_break~q\);

-- Location: LCCOMB_X35_Y17_N12
\inst|cpu_0|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_sel_nxt.10~0_combout\ = (!\inst|cpu_0|R_ctrl_break~q\ & (!\inst|cpu_0|R_ctrl_exception~q\ & \inst|cpu_0|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_ctrl_break~q\,
	datac => \inst|cpu_0|R_ctrl_exception~q\,
	datad => \inst|cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X32_Y16_N30
\inst|cpu_0|F_pc_no_crst_nxt[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_pc_no_crst_nxt[11]~10_combout\ = (\inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & ((\inst|cpu_0|Add1~45_combout\))) # (!\inst|cpu_0|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst|cpu_0|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc_sel_nxt.10~0_combout\,
	datab => \inst|cpu_0|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \inst|cpu_0|F_pc_plus_one[11]~22_combout\,
	datad => \inst|cpu_0|Add1~45_combout\,
	combout => \inst|cpu_0|F_pc_no_crst_nxt[11]~10_combout\);

-- Location: FF_X32_Y16_N31
\inst|cpu_0|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_pc_no_crst_nxt[11]~10_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|F_pc\(11));

-- Location: LCCOMB_X32_Y15_N30
\inst|mm_interconnect_0|router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router_001|Equal1~0_combout\ = (!\inst|cpu_0|F_pc\(11) & (\inst|cpu_0|F_pc\(13) & (!\inst|cpu_0|F_pc\(12) & \inst|cpu_0|F_pc\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|F_pc\(11),
	datab => \inst|cpu_0|F_pc\(13),
	datac => \inst|cpu_0|F_pc\(12),
	datad => \inst|cpu_0|F_pc\(14),
	combout => \inst|mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y14_N28
\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = (\inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\ & (((\inst|cpu_0|F_pc\(10)) # (!\inst|cpu_0|F_pc\(9))) # (!\inst|mm_interconnect_0|router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router_001|Equal1~0_combout\,
	datab => \inst|cpu_0|F_pc\(10),
	datac => \inst|cpu_0|F_pc\(9),
	datad => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\,
	combout => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ & ((\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\) # 
-- (\inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X24_Y18_N3
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0));

-- Location: FF_X24_Y18_N9
\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X24_Y18_N20
\inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ = (\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ((\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1)) # ((!\inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\ & 
-- !\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\,
	datab => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	datac => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datad => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\);

-- Location: FF_X24_Y18_N21
\inst|mm_interconnect_0|cmd_mux_003|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1));

-- Location: FF_X29_Y17_N31
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X29_Y17_N30
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout\ = (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1) & ((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][74]~q\))) # 
-- (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1) & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[1][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X25_Y21_N9
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X25_Y21_N0
\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\);

-- Location: LCCOMB_X27_Y17_N2
\inst|cpu_0|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_valid~0_combout\ = (!\inst|cpu_0|i_read~q\ & ((\inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) # (\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|cpu_0|i_read~q\,
	combout => \inst|cpu_0|F_valid~0_combout\);

-- Location: LCCOMB_X27_Y17_N4
\inst|cpu_0|D_valid~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_valid~feeder_combout\ = \inst|cpu_0|F_valid~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|F_valid~0_combout\,
	combout => \inst|cpu_0|D_valid~feeder_combout\);

-- Location: FF_X27_Y17_N5
\inst|cpu_0|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_valid~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_valid~q\);

-- Location: FF_X30_Y17_N29
\inst|cpu_0|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|D_valid~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_valid~q\);

-- Location: FF_X30_Y16_N3
\inst|cpu_0|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|R_valid~q\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_new_inst~q\);

-- Location: LCCOMB_X30_Y19_N0
\inst|cpu_0|E_st_stall\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_st_stall~combout\ = (\inst|cpu_0|E_new_inst~q\ & ((\inst|cpu_0|R_ctrl_st~q\) # ((\inst|cpu_0|d_write~q\ & \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\)))) # (!\inst|cpu_0|E_new_inst~q\ & 
-- (((\inst|cpu_0|d_write~q\ & \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_new_inst~q\,
	datab => \inst|cpu_0|R_ctrl_st~q\,
	datac => \inst|cpu_0|d_write~q\,
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\,
	combout => \inst|cpu_0|E_st_stall~combout\);

-- Location: FF_X30_Y19_N1
\inst|cpu_0|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_st_stall~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_write~q\);

-- Location: LCCOMB_X30_Y19_N26
\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout\ = (\inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\ & ((\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\) # 
-- ((\inst|cpu_0|d_write~q\ & \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|d_write~q\,
	datab => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout\,
	combout => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X30_Y19_N27
\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X24_Y18_N12
\inst|mm_interconnect_0|cmd_demux|src3_valid~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\ = (\inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\ & ((\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\) # 
-- ((!\inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\ & \inst|cpu_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q\,
	datab => \inst|cpu_0|d_write~q\,
	datac => \inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\);

-- Location: LCCOMB_X24_Y18_N8
\inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ = (\inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\ & (((!\inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1))) # 
-- (!\inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|src3_valid~11_combout\,
	datab => \inst|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datad => \inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\);

-- Location: FF_X24_Y18_N27
\inst|mm_interconnect_0|cmd_mux_003|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0));

-- Location: LCCOMB_X25_Y18_N26
\inst|mm_interconnect_0|cmd_mux_003|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(13),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\);

-- Location: M9K_X22_Y10_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N16
\inst|mm_interconnect_0|rsp_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|sram|the_altsyncram|auto_generated|q_a\(13) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(13),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X28_Y17_N28
\inst|cpu_0|F_iw[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[13]~25_combout\ = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(13)))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \inst|cpu_0|F_iw[13]~25_combout\);

-- Location: FF_X28_Y17_N29
\inst|cpu_0|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[13]~25_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(13));

-- Location: LCCOMB_X32_Y16_N24
\inst|cpu_0|Equal101~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal101~5_combout\ = (!\inst|cpu_0|D_iw\(15) & (!\inst|cpu_0|D_iw\(13) & (!\inst|cpu_0|D_iw\(12) & \inst|cpu_0|Equal101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|D_iw\(13),
	datac => \inst|cpu_0|D_iw\(12),
	datad => \inst|cpu_0|Equal101~4_combout\,
	combout => \inst|cpu_0|Equal101~5_combout\);

-- Location: LCCOMB_X31_Y17_N22
\inst|cpu_0|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|hbreak_enabled~0_combout\ = (\inst|cpu_0|R_ctrl_break~q\) # ((\inst|cpu_0|hbreak_enabled~q\ & ((!\inst|cpu_0|D_iw\(14)) # (!\inst|cpu_0|Equal101~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|hbreak_enabled~q\,
	datab => \inst|cpu_0|Equal101~5_combout\,
	datac => \inst|cpu_0|D_iw\(14),
	datad => \inst|cpu_0|R_ctrl_break~q\,
	combout => \inst|cpu_0|hbreak_enabled~0_combout\);

-- Location: LCCOMB_X21_Y20_N26
\inst|cpu_0|hbreak_enabled~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|hbreak_enabled~feeder_combout\ = \inst|cpu_0|hbreak_enabled~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|hbreak_enabled~0_combout\,
	combout => \inst|cpu_0|hbreak_enabled~feeder_combout\);

-- Location: FF_X21_Y20_N27
\inst|cpu_0|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|hbreak_enabled~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|hbreak_enabled~q\);

-- Location: LCCOMB_X17_Y26_N6
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \inst|cpu_0|hbreak_enabled~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|hbreak_enabled~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X17_Y26_N7
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X17_Y26_N22
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X17_Y26_N23
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X17_Y26_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X17_Y25_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8_combout\);

-- Location: LCCOMB_X17_Y25_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9_combout\);

-- Location: LCCOMB_X16_Y25_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X16_Y25_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X19_Y25_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X18_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X18_Y25_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X18_Y25_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X17_Y25_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X16_Y25_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X17_Y25_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\);

-- Location: LCCOMB_X16_Y25_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout\);

-- Location: FF_X16_Y25_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X19_Y25_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X16_Y24_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: FF_X16_Y24_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: FF_X17_Y26_N17
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X17_Y25_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14_combout\);

-- Location: LCCOMB_X16_Y25_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|ir_out\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\);

-- Location: FF_X16_Y25_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X19_Y25_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X19_Y26_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X20_Y24_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X20_Y24_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X16_Y24_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X16_Y24_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X16_Y24_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X26_Y24_N1
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tdo~q\);

-- Location: LCCOMB_X19_Y25_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(0),
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6_combout\);

-- Location: LCCOMB_X20_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X21_Y26_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X21_Y26_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X21_Y26_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X20_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X20_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\);

-- Location: FF_X21_Y26_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X21_Y26_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X21_Y26_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X21_Y26_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X21_Y26_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X21_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~17_combout\);

-- Location: LCCOMB_X21_Y26_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~17_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\);

-- Location: FF_X21_Y26_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X21_Y26_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X21_Y26_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X21_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X20_Y26_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X20_Y26_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: FF_X20_Y26_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X21_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X21_Y26_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X21_Y26_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X20_Y26_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X20_Y26_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X21_Y26_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X20_Y26_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X20_Y26_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X20_Y26_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X21_Y26_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X21_Y26_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X21_Y26_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X20_Y26_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X20_Y26_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X19_Y25_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\);

-- Location: LCCOMB_X16_Y24_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X16_Y24_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X16_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\);

-- Location: LCCOMB_X19_Y25_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\);

-- Location: LCCOMB_X19_Y25_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\);

-- Location: LCCOMB_X17_Y24_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X17_Y24_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\);

-- Location: LCCOMB_X16_Y24_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\);

-- Location: LCCOMB_X17_Y25_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\);

-- Location: FF_X17_Y24_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X17_Y24_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\);

-- Location: FF_X17_Y24_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X17_Y24_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\);

-- Location: FF_X17_Y24_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X17_Y24_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\);

-- Location: FF_X17_Y24_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X17_Y24_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: FF_X17_Y24_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X17_Y24_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LCCOMB_X17_Y24_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LCCOMB_X17_Y24_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\);

-- Location: LCCOMB_X17_Y24_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\);

-- Location: LCCOMB_X19_Y25_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X19_Y25_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X19_Y24_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X19_Y24_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X19_Y24_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X19_Y24_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X19_Y24_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X19_Y24_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X18_Y24_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y25_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X19_Y25_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X18_Y24_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X18_Y24_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X17_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X17_Y24_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X18_Y24_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X18_Y24_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X18_Y24_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X17_Y24_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X17_Y24_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X18_Y24_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X18_Y24_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X18_Y24_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X17_Y24_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X17_Y24_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LCCOMB_X18_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X18_Y24_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X18_Y24_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X18_Y24_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X18_Y24_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X18_Y24_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X18_Y24_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X18_Y24_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X18_Y24_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X18_Y25_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X18_Y25_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X18_Y25_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X18_Y25_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X18_Y25_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X18_Y25_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X18_Y25_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X18_Y25_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X18_Y25_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X19_Y25_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\);

-- Location: LCCOMB_X19_Y25_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\);

-- Location: LCCOMB_X19_Y25_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\);

-- Location: FF_X19_Y25_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LCCOMB_X14_Y23_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X19_Y19_N10
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~19_combout\ = (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(21) & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X19_Y19_N11
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X19_Y19_N4
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~59_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(21)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_ocimem|MonDReg\(21),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_break|break_readreg\(21),
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X20_Y22_N8
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~60_combout\ = 
-- (\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(23)) # 
-- ((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~59_combout\)))) # 
-- (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|monsopc_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(23),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~59_combout\,
	combout => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X20_Y22_N9
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(22));

-- Location: FF_X19_Y22_N27
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X19_Y22_N5
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_jtag_debug_module_wrapper|the_monsopc_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G13
\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X26_Y26_N23
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X26_Y26_N19
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X26_Y26_N14
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X26_Y26_N15
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X26_Y26_N3
\inst|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X26_Y26_N4
\inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \inst|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X26_Y26_N5
\inst|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X26_Y26_N25
\inst|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X26_Y26_N30
\inst|rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \inst|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X26_Y26_N31
\inst|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X26_Y26_N26
\inst|rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|r_sync_rst_chain~1_combout\ = (\inst|rst_controller|r_sync_rst_chain\(3) & \inst|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|rst_controller|r_sync_rst_chain\(3),
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X26_Y26_N27
\inst|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X26_Y26_N12
\inst|rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|r_sync_rst_chain~0_combout\ = (\inst|rst_controller|r_sync_rst_chain\(2) & \inst|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|rst_controller|r_sync_rst_chain\(2),
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X26_Y26_N13
\inst|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X26_Y26_N6
\inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \inst|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X26_Y26_N7
\inst|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X26_Y26_N10
\inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\inst|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X26_Y26_N11
\inst|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X26_Y26_N0
\inst|rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|WideOr0~0_combout\ = (\inst|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\inst|rst_controller|r_sync_rst_chain\(1) & \inst|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller|r_sync_rst_chain\(1),
	datac => \inst|rst_controller|r_sync_rst~q\,
	datad => \inst|rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \inst|rst_controller|WideOr0~0_combout\);

-- Location: FF_X26_Y26_N1
\inst|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G10
\inst|rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X26_Y15_N17
\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X30_Y19_N14
\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout\ = (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \inst|mm_interconnect_0|cmd_demux|WideOr0~combout\,
	combout => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X30_Y20_N2
\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~1_combout\ = (\inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & ((\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\) # 
-- ((\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout\ & \inst|cpu_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datad => \inst|cpu_0|d_read~q\,
	combout => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~1_combout\);

-- Location: FF_X30_Y20_N3
\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X31_Y20_N20
\inst|jtag_uart_0|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|fifo_rd~1_combout\ = (!\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\ & (!\inst|cpu_0|W_alu_result\(2) & \inst|cpu_0|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datac => \inst|cpu_0|W_alu_result\(2),
	datad => \inst|cpu_0|d_read~q\,
	combout => \inst|jtag_uart_0|fifo_rd~1_combout\);

-- Location: LCCOMB_X32_Y21_N16
\inst|jtag_uart_0|fifo_rd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|fifo_rd~2_combout\ = (\inst|jtag_uart_0|fifo_rd~1_combout\ & (\inst|jtag_uart_0|av_waitrequest~0_combout\ & (!\inst|cpu_0|W_alu_result\(3) & \inst|mm_interconnect_0|router|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_rd~1_combout\,
	datab => \inst|jtag_uart_0|av_waitrequest~0_combout\,
	datac => \inst|cpu_0|W_alu_result\(3),
	datad => \inst|mm_interconnect_0|router|Equal4~1_combout\,
	combout => \inst|jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X31_Y21_N22
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X32_Y21_N24
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\inst|jtag_uart_0|wr_rfifo~combout\) # ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart_0|wr_rfifo~combout\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X32_Y21_N18
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X32_Y21_N30
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\inst|jtag_uart_0|fifo_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|fifo_rd~2_combout\,
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datac => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X32_Y21_N31
\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X28_Y21_N10
\inst|jtag_uart_0|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|pause_irq~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~q\) # ((!\inst|jtag_uart_0|read_0~q\ & 
-- \inst|jtag_uart_0|pause_irq~q\)))) # (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\inst|jtag_uart_0|read_0~q\ & (\inst|jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart_0|read_0~q\,
	datac => \inst|jtag_uart_0|pause_irq~q\,
	datad => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|t_pause~q\,
	combout => \inst|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X28_Y21_N11
\inst|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|pause_irq~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X34_Y21_N0
\inst|jtag_uart_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~0_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (GND)))
-- \inst|jtag_uart_0|Add0~1\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \inst|jtag_uart_0|Add0~0_combout\,
	cout => \inst|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X34_Y21_N2
\inst|jtag_uart_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~2_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst|jtag_uart_0|Add0~1\))
-- \inst|jtag_uart_0|Add0~3\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~1\,
	combout => \inst|jtag_uart_0|Add0~2_combout\,
	cout => \inst|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X34_Y21_N4
\inst|jtag_uart_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~4_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart_0|Add0~3\ $ (GND)))
-- \inst|jtag_uart_0|Add0~5\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~3\,
	combout => \inst|jtag_uart_0|Add0~4_combout\,
	cout => \inst|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X34_Y21_N6
\inst|jtag_uart_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~6_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst|jtag_uart_0|Add0~5\))
-- \inst|jtag_uart_0|Add0~7\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~5\,
	combout => \inst|jtag_uart_0|Add0~6_combout\,
	cout => \inst|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X34_Y21_N8
\inst|jtag_uart_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~8_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart_0|Add0~7\ $ (GND)))
-- \inst|jtag_uart_0|Add0~9\ = CARRY((!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~7\,
	combout => \inst|jtag_uart_0|Add0~8_combout\,
	cout => \inst|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X34_Y21_N10
\inst|jtag_uart_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~10_combout\ = (\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|jtag_uart_0|Add0~9\)) # 
-- (!\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst|jtag_uart_0|Add0~9\ & VCC))
-- \inst|jtag_uart_0|Add0~11\ = CARRY((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst|jtag_uart_0|Add0~9\,
	combout => \inst|jtag_uart_0|Add0~10_combout\,
	cout => \inst|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X34_Y21_N12
\inst|jtag_uart_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|Add0~12_combout\ = \inst|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|jtag_uart_0|Add0~11\,
	combout => \inst|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X34_Y21_N28
\inst|jtag_uart_0|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan1~1_combout\ = (\inst|jtag_uart_0|Add0~8_combout\) # (\inst|jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart_0|Add0~8_combout\,
	datad => \inst|jtag_uart_0|Add0~6_combout\,
	combout => \inst|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X34_Y21_N26
\inst|jtag_uart_0|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan1~0_combout\ = (\inst|jtag_uart_0|Add0~4_combout\ & ((\inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst|jtag_uart_0|Add0~2_combout\) # 
-- (\inst|jtag_uart_0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|the_monsopc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart_0|Add0~2_combout\,
	datac => \inst|jtag_uart_0|Add0~4_combout\,
	datad => \inst|jtag_uart_0|Add0~0_combout\,
	combout => \inst|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X34_Y21_N22
\inst|jtag_uart_0|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|LessThan1~2_combout\ = (!\inst|jtag_uart_0|Add0~12_combout\ & (!\inst|jtag_uart_0|LessThan1~1_combout\ & (!\inst|jtag_uart_0|LessThan1~0_combout\ & !\inst|jtag_uart_0|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|Add0~12_combout\,
	datab => \inst|jtag_uart_0|LessThan1~1_combout\,
	datac => \inst|jtag_uart_0|LessThan1~0_combout\,
	datad => \inst|jtag_uart_0|Add0~10_combout\,
	combout => \inst|jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X34_Y21_N23
\inst|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|jtag_uart_0|LessThan1~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X28_Y21_N12
\inst|jtag_uart_0|av_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_0|av_readdata[8]~1_combout\ = (\inst|jtag_uart_0|ien_AF~q\ & ((\inst|jtag_uart_0|pause_irq~q\) # (\inst|jtag_uart_0|fifo_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|pause_irq~q\,
	datab => \inst|jtag_uart_0|ien_AF~q\,
	datad => \inst|jtag_uart_0|fifo_AF~q\,
	combout => \inst|jtag_uart_0|av_readdata[8]~1_combout\);

-- Location: LCCOMB_X28_Y21_N18
\inst|cpu_0|W_ipending_reg_nxt[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_ipending_reg_nxt[16]~0_combout\ = (\inst|cpu_0|W_ienable_reg\(16) & (!\inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(16) & ((\inst|jtag_uart_0|av_readdata[8]~1_combout\) # 
-- (\inst|jtag_uart_0|av_readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_0|av_readdata[8]~1_combout\,
	datab => \inst|cpu_0|W_ienable_reg\(16),
	datac => \inst|cpu_0|the_monsopc_cpu_0_nios2_oci|the_monsopc_cpu_0_nios2_avalon_reg|oci_ienable\(16),
	datad => \inst|jtag_uart_0|av_readdata\(9),
	combout => \inst|cpu_0|W_ipending_reg_nxt[16]~0_combout\);

-- Location: FF_X28_Y21_N19
\inst|cpu_0|W_ipending_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_ipending_reg_nxt[16]~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_ipending_reg\(16));

-- Location: LCCOMB_X29_Y20_N18
\inst|cpu_0|D_iw[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_iw[5]~0_combout\ = (\inst|cpu_0|W_ipending_reg\(16) & (!\inst|cpu_0|W_status_reg_pie~q\ & ((\inst|cpu_0|hbreak_enabled~q\) # (!\inst|cpu_0|hbreak_req~0_combout\)))) # (!\inst|cpu_0|W_ipending_reg\(16) & ((\inst|cpu_0|hbreak_enabled~q\) # 
-- ((!\inst|cpu_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_ipending_reg\(16),
	datab => \inst|cpu_0|hbreak_enabled~q\,
	datac => \inst|cpu_0|hbreak_req~0_combout\,
	datad => \inst|cpu_0|W_status_reg_pie~q\,
	combout => \inst|cpu_0|D_iw[5]~0_combout\);

-- Location: LCCOMB_X25_Y21_N26
\inst|mm_interconnect_0|rsp_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & (\inst|sram|the_altsyncram|auto_generated|q_a\(15) & (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\ & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|sram|the_altsyncram|auto_generated|q_a\(15),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][74]~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X28_Y17_N30
\inst|cpu_0|F_iw[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[15]~20_combout\ = ((\inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) # ((\inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(15)))) # 
-- (!\inst|cpu_0|D_iw[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw[5]~0_combout\,
	datab => \inst|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \inst|cpu_0|F_iw[15]~20_combout\);

-- Location: FF_X28_Y17_N31
\inst|cpu_0|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[15]~20_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(15));

-- Location: LCCOMB_X36_Y18_N16
\inst|cpu_0|E_src1[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_src1[11]~5_combout\ = (\inst|cpu_0|R_src1~34_combout\ & ((\inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\inst|cpu_0|R_src1~34_combout\ & (\inst|cpu_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(15),
	datab => \inst|cpu_0|monsopc_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|cpu_0|R_src1~34_combout\,
	combout => \inst|cpu_0|E_src1[11]~5_combout\);

-- Location: FF_X36_Y18_N17
\inst|cpu_0|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|E_src1[11]~5_combout\,
	asdata => \inst|cpu_0|F_pc_plus_one[9]~18_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst|cpu_0|R_src1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|E_src1\(11));

-- Location: LCCOMB_X36_Y18_N24
\inst|cpu_0|E_logic_result[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|E_logic_result[11]~6_combout\ = (\inst|cpu_0|E_src1\(11) & (\inst|cpu_0|R_logic_op\(1) $ (((\inst|cpu_0|R_logic_op\(0) & \inst|cpu_0|E_src2\(11)))))) # (!\inst|cpu_0|E_src1\(11) & ((\inst|cpu_0|R_logic_op\(1) & ((\inst|cpu_0|E_src2\(11)))) # 
-- (!\inst|cpu_0|R_logic_op\(1) & (!\inst|cpu_0|R_logic_op\(0) & !\inst|cpu_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_src1\(11),
	datab => \inst|cpu_0|R_logic_op\(0),
	datac => \inst|cpu_0|R_logic_op\(1),
	datad => \inst|cpu_0|E_src2\(11),
	combout => \inst|cpu_0|E_logic_result[11]~6_combout\);

-- Location: LCCOMB_X32_Y14_N10
\inst|cpu_0|W_alu_result[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_alu_result[11]~5_combout\ = (\inst|cpu_0|R_ctrl_logic~q\ & (\inst|cpu_0|E_logic_result[11]~6_combout\)) # (!\inst|cpu_0|R_ctrl_logic~q\ & ((\inst|cpu_0|Add1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|E_logic_result[11]~6_combout\,
	datab => \inst|cpu_0|Add1~41_combout\,
	datad => \inst|cpu_0|R_ctrl_logic~q\,
	combout => \inst|cpu_0|W_alu_result[11]~5_combout\);

-- Location: FF_X32_Y14_N11
\inst|cpu_0|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|W_alu_result[11]~5_combout\,
	asdata => \inst|cpu_0|E_shift_rot_result\(11),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst|cpu_0|E_alu_result~0_combout\,
	sload => \inst|cpu_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|W_alu_result\(11));

-- Location: LCCOMB_X32_Y14_N16
\inst|mm_interconnect_0|router|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal3~0_combout\ = (!\inst|cpu_0|W_alu_result\(11) & (!\inst|cpu_0|W_alu_result\(10) & (!\inst|cpu_0|W_alu_result\(9) & \inst|cpu_0|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(11),
	datab => \inst|cpu_0|W_alu_result\(10),
	datac => \inst|cpu_0|W_alu_result\(9),
	datad => \inst|cpu_0|W_alu_result\(12),
	combout => \inst|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LCCOMB_X32_Y19_N0
\inst|mm_interconnect_0|router|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|router|Equal3~2_combout\ = (\inst|mm_interconnect_0|router|Equal3~0_combout\ & (\inst|mm_interconnect_0|router|Equal1~0_combout\ & \inst|mm_interconnect_0|router|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal3~0_combout\,
	datab => \inst|mm_interconnect_0|router|Equal1~0_combout\,
	datac => \inst|mm_interconnect_0|router|Equal3~1_combout\,
	combout => \inst|mm_interconnect_0|router|Equal3~2_combout\);

-- Location: LCCOMB_X30_Y20_N10
\inst|mm_interconnect_0|cmd_demux|src3_valid~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src3_valid~8_combout\ = (\inst|cpu_0|W_alu_result\(4) & (((\inst|cpu_0|W_alu_result\(5))))) # (!\inst|cpu_0|W_alu_result\(4) & ((\inst|cpu_0|W_alu_result\(5) & (\inst|cpu_0|W_alu_result\(3))) # 
-- (!\inst|cpu_0|W_alu_result\(5) & ((!\inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|W_alu_result\(4),
	datab => \inst|cpu_0|W_alu_result\(3),
	datac => \inst|cpu_0|W_alu_result\(5),
	datad => \inst|mm_interconnect_0|cpu_0_data_master_translator|uav_read~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|src3_valid~8_combout\);

-- Location: LCCOMB_X31_Y20_N22
\inst|mm_interconnect_0|cmd_demux|src3_valid~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src3_valid~10_combout\ = (\inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\) # (((!\inst|mm_interconnect_0|router|Equal4~0_combout\) # (!\inst|cpu_0|W_alu_result\(3))) # (!\inst|cpu_0|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q\,
	datab => \inst|cpu_0|d_read~q\,
	datac => \inst|cpu_0|W_alu_result\(3),
	datad => \inst|mm_interconnect_0|router|Equal4~0_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|src3_valid~10_combout\);

-- Location: LCCOMB_X29_Y20_N0
\inst|mm_interconnect_0|cmd_demux|src3_valid~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\ = (\inst|mm_interconnect_0|router|Equal1~1_combout\ & (((\inst|mm_interconnect_0|cmd_demux|src3_valid~8_combout\ & \inst|mm_interconnect_0|cmd_demux|src3_valid~10_combout\)) # 
-- (!\inst|mm_interconnect_0|router|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|router|Equal3~2_combout\,
	datab => \inst|mm_interconnect_0|router|Equal1~1_combout\,
	datac => \inst|mm_interconnect_0|cmd_demux|src3_valid~8_combout\,
	datad => \inst|mm_interconnect_0|cmd_demux|src3_valid~10_combout\,
	combout => \inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\);

-- Location: LCCOMB_X32_Y14_N26
\inst|mm_interconnect_0|cmd_mux_003|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ = (\inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\ & (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((!\inst|mm_interconnect_0|router_001|Equal1~0_combout\) # 
-- (!\inst|mm_interconnect_0|router_001|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_instruction_master_translator|uav_read~combout\,
	datab => \inst|mm_interconnect_0|router_001|Equal1~1_combout\,
	datac => \inst|mm_interconnect_0|router_001|Equal1~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\);

-- Location: LCCOMB_X24_Y18_N30
\inst|mm_interconnect_0|cmd_mux_003|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ = (\inst|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\) # ((\inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\ & (\inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\ & 
-- \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_demux|src3_valid~9_combout\,
	datab => \inst|mm_interconnect_0|boutons_s1_translator|av_begintransfer~0_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X29_Y17_N8
\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X29_Y17_N9
\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y17_N24
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout\) # ((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1)) # (!\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X29_Y17_N25
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y17_N0
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (\inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \inst|jtag_uart_0|monsopc_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X29_Y17_N18
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0) & (!\inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1)) # (\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout\)))) # (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(0),
	datab => \inst|mm_interconnect_0|sram_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X29_Y17_N19
\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X24_Y18_N0
\inst|sram|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sram|wren~0_combout\ = (!\inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1) & (\inst|leds|always0~4_combout\ & (\inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|sram_s1_agent_rsp_fifo|mem_used\(1),
	datab => \inst|leds|always0~4_combout\,
	datac => \inst|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datad => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \inst|sram|wren~0_combout\);

-- Location: LCCOMB_X27_Y18_N14
\inst|mm_interconnect_0|cmd_mux_003|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ = (\inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \inst|cpu_0|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \inst|cpu_0|d_writedata\(22),
	combout => \inst|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\);

-- Location: M9K_X33_Y10_N0
\inst|sram|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "monsopc_sram.hex",
	init_file_layout => "port_a",
	logical_ram_name => "monsopc:inst|monsopc_sram:sram|altsyncram:the_altsyncram|altsyncram_nub1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|sram|wren~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \inst|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|sram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y17_N22
\inst|cpu_0|F_iw[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[22]~0_combout\ = (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(22) & (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datab => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]~q\,
	datac => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_interconnect_0|cpu_0_jtag_debug_module_agent_rsp_fifo|mem[0][56]~q\,
	combout => \inst|cpu_0|F_iw[22]~0_combout\);

-- Location: LCCOMB_X26_Y17_N16
\inst|cpu_0|F_iw[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|F_iw[22]~1_combout\ = (\inst|cpu_0|D_iw[5]~0_combout\ & ((\inst|cpu_0|F_iw[22]~0_combout\) # ((\inst|sram|the_altsyncram|auto_generated|q_a\(22) & \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sram|the_altsyncram|auto_generated|q_a\(22),
	datab => \inst|cpu_0|D_iw[5]~0_combout\,
	datac => \inst|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \inst|cpu_0|F_iw[22]~0_combout\,
	combout => \inst|cpu_0|F_iw[22]~1_combout\);

-- Location: FF_X26_Y17_N17
\inst|cpu_0|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|F_iw[22]~1_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|cpu_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|D_iw\(22));

-- Location: LCCOMB_X34_Y17_N10
\inst|cpu_0|D_dst_regnum[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[0]~6_combout\ = (\inst|cpu_0|D_dst_regnum[2]~0_combout\) # ((\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu_0|D_iw\(22))) # (!\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu_0|D_iw\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(22),
	datab => \inst|cpu_0|D_iw\(17),
	datac => \inst|cpu_0|D_dst_regnum[2]~0_combout\,
	datad => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu_0|D_dst_regnum[0]~6_combout\);

-- Location: LCCOMB_X34_Y17_N20
\inst|cpu_0|D_dst_regnum[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[3]~4_combout\ = (\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu_0|D_iw\(25))) # (!\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(25),
	datac => \inst|cpu_0|D_iw\(20),
	datad => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu_0|D_dst_regnum[3]~4_combout\);

-- Location: LCCOMB_X34_Y17_N2
\inst|cpu_0|D_dst_regnum[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_dst_regnum[2]~3_combout\ = (\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & ((\inst|cpu_0|D_iw\(24)))) # (!\inst|cpu_0|D_ctrl_b_is_dst~1_combout\ & (\inst|cpu_0|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_iw\(19),
	datab => \inst|cpu_0|D_iw\(24),
	datad => \inst|cpu_0|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu_0|D_dst_regnum[2]~3_combout\);

-- Location: LCCOMB_X34_Y17_N14
\inst|cpu_0|Equal2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|Equal2~12_combout\ = (!\inst|cpu_0|D_dst_regnum[1]~2_combout\ & (!\inst|cpu_0|D_dst_regnum[3]~4_combout\ & (!\inst|cpu_0|D_dst_regnum[2]~0_combout\ & !\inst|cpu_0|D_dst_regnum[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_dst_regnum[1]~2_combout\,
	datab => \inst|cpu_0|D_dst_regnum[3]~4_combout\,
	datac => \inst|cpu_0|D_dst_regnum[2]~0_combout\,
	datad => \inst|cpu_0|D_dst_regnum[2]~3_combout\,
	combout => \inst|cpu_0|Equal2~12_combout\);

-- Location: LCCOMB_X30_Y17_N2
\inst|cpu_0|D_wr_dst_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_wr_dst_reg~6_combout\ = ((\inst|cpu_0|D_iw\(2) & (\inst|cpu_0|D_iw\(1) & !\inst|cpu_0|D_iw\(0)))) # (!\inst|cpu_0|D_wr_dst_reg~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_wr_dst_reg~7_combout\,
	datab => \inst|cpu_0|D_iw\(2),
	datac => \inst|cpu_0|D_iw\(1),
	datad => \inst|cpu_0|D_iw\(0),
	combout => \inst|cpu_0|D_wr_dst_reg~6_combout\);

-- Location: LCCOMB_X34_Y17_N30
\inst|cpu_0|D_wr_dst_reg\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|D_wr_dst_reg~combout\ = (!\inst|cpu_0|D_wr_dst_reg~6_combout\ & ((\inst|cpu_0|D_dst_regnum[0]~6_combout\) # ((\inst|cpu_0|D_dst_regnum[4]~5_combout\) # (!\inst|cpu_0|Equal2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|D_dst_regnum[0]~6_combout\,
	datab => \inst|cpu_0|D_dst_regnum[4]~5_combout\,
	datac => \inst|cpu_0|Equal2~12_combout\,
	datad => \inst|cpu_0|D_wr_dst_reg~6_combout\,
	combout => \inst|cpu_0|D_wr_dst_reg~combout\);

-- Location: FF_X34_Y17_N31
\inst|cpu_0|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|cpu_0|D_wr_dst_reg~combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|R_wr_dst_reg~q\);

-- Location: LCCOMB_X34_Y17_N0
\inst|cpu_0|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_0|W_rf_wren~combout\ = (\inst|rst_controller|r_sync_rst~q\) # ((\inst|cpu_0|R_wr_dst_reg~q\ & \inst|cpu_0|W_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_0|R_wr_dst_reg~q\,
	datab => \inst|cpu_0|W_valid~q\,
	datad => \inst|rst_controller|r_sync_rst~q\,
	combout => \inst|cpu_0|W_rf_wren~combout\);

-- Location: FF_X32_Y22_N9
\inst|cpu_0|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \inst|cpu_0|monsopc_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_0|d_writedata\(7));

-- Location: LCCOMB_X26_Y22_N0
\inst|leds|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|leds|data_out[7]~feeder_combout\ = \inst|cpu_0|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu_0|d_writedata\(7),
	combout => \inst|leds|data_out[7]~feeder_combout\);

-- Location: FF_X26_Y22_N1
\inst|leds|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \inst|leds|data_out[7]~feeder_combout\,
	clrn => \inst|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst|leds|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|leds|data_out\(7));

-- Location: LCCOMB_X45_Y29_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X16_Y25_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X16_Y25_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


