###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       156209   # Number of WRITE/WRITEP commands
num_reads_done                 =       534606   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       413746   # Number of read row buffer hits
num_read_cmds                  =       534604   # Number of READ/READP commands
num_writes_done                =       156209   # Number of read requests issued
num_write_row_hits             =       130567   # Number of write row buffer hits
num_act_cmds                   =       146994   # Number of ACT commands
num_pre_cmds                   =       146970   # Number of PRE commands
num_ondemand_pres              =       124628   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9403458   # Cyles of rank active rank.0
rank_active_cycles.1           =      9117190   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       596542   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       882810   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       643869   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7280   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3629   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2797   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          708   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          630   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          998   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1591   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1780   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2669   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24864   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          403   # Write cmd latency (cycles)
write_latency[40-59]           =          804   # Write cmd latency (cycles)
write_latency[60-79]           =         1385   # Write cmd latency (cycles)
write_latency[80-99]           =         2801   # Write cmd latency (cycles)
write_latency[100-119]         =         4356   # Write cmd latency (cycles)
write_latency[120-139]         =         6407   # Write cmd latency (cycles)
write_latency[140-159]         =         7863   # Write cmd latency (cycles)
write_latency[160-179]         =         8581   # Write cmd latency (cycles)
write_latency[180-199]         =         8619   # Write cmd latency (cycles)
write_latency[200-]            =       114966   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       228361   # Read request latency (cycles)
read_latency[40-59]            =        69663   # Read request latency (cycles)
read_latency[60-79]            =        80341   # Read request latency (cycles)
read_latency[80-99]            =        28616   # Read request latency (cycles)
read_latency[100-119]          =        21543   # Read request latency (cycles)
read_latency[120-139]          =        17173   # Read request latency (cycles)
read_latency[140-159]          =         9825   # Read request latency (cycles)
read_latency[160-179]          =         7562   # Read request latency (cycles)
read_latency[180-199]          =         6069   # Read request latency (cycles)
read_latency[200-]             =        65451   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.79795e+08   # Write energy
read_energy                    =  2.15552e+09   # Read energy
act_energy                     =  4.02176e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.8634e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.23749e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86776e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68913e+09   # Active standby energy rank.1
average_read_latency           =      106.015   # Average read request latency (cycles)
average_interarrival           =      14.4734   # Average request interarrival latency (cycles)
total_energy                   =  1.63091e+10   # Total energy (pJ)
average_power                  =      1630.91   # Average power (mW)
average_bandwidth              =      5.89495   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       178297   # Number of WRITE/WRITEP commands
num_reads_done                 =       554997   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       414947   # Number of read row buffer hits
num_read_cmds                  =       554997   # Number of READ/READP commands
num_writes_done                =       178304   # Number of read requests issued
num_write_row_hits             =       140289   # Number of write row buffer hits
num_act_cmds                   =       178744   # Number of ACT commands
num_pre_cmds                   =       178715   # Number of PRE commands
num_ondemand_pres              =       157020   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9281994   # Cyles of rank active rank.0
rank_active_cycles.1           =      9202199   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       718006   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       797801   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       688149   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5630   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3520   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2936   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          682   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          639   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          962   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1622   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2693   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24800   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          527   # Write cmd latency (cycles)
write_latency[40-59]           =          736   # Write cmd latency (cycles)
write_latency[60-79]           =         1460   # Write cmd latency (cycles)
write_latency[80-99]           =         2882   # Write cmd latency (cycles)
write_latency[100-119]         =         4506   # Write cmd latency (cycles)
write_latency[120-139]         =         7150   # Write cmd latency (cycles)
write_latency[140-159]         =         8637   # Write cmd latency (cycles)
write_latency[160-179]         =         9530   # Write cmd latency (cycles)
write_latency[180-199]         =         9652   # Write cmd latency (cycles)
write_latency[200-]            =       133194   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       216797   # Read request latency (cycles)
read_latency[40-59]            =        68629   # Read request latency (cycles)
read_latency[60-79]            =        88347   # Read request latency (cycles)
read_latency[80-99]            =        31876   # Read request latency (cycles)
read_latency[100-119]          =        24070   # Read request latency (cycles)
read_latency[120-139]          =        19427   # Read request latency (cycles)
read_latency[140-159]          =        11112   # Read request latency (cycles)
read_latency[160-179]          =         8453   # Read request latency (cycles)
read_latency[180-199]          =         6952   # Read request latency (cycles)
read_latency[200-]             =        79334   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.90059e+08   # Write energy
read_energy                    =  2.23775e+09   # Read energy
act_energy                     =  4.89044e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44643e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.82944e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79196e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74217e+09   # Active standby energy rank.1
average_read_latency           =      121.065   # Average read request latency (cycles)
average_interarrival           =      13.6349   # Average request interarrival latency (cycles)
total_energy                   =  1.65832e+10   # Total energy (pJ)
average_power                  =      1658.32   # Average power (mW)
average_bandwidth              =       6.2575   # Average bandwidth
