<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>kernel_attention</TopModelName>
        <TargetClockPeriod>50.00</TargetClockPeriod>
        <ClockUncertainty>13.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_371_2>
                <TripCount>80</TripCount>
                <Latency>18080</Latency>
                <AbsoluteTimeLatency>904000</AbsoluteTimeLatency>
                <IterationLatency>226</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_371_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>89</DSP>
            <FF>26856</FF>
            <LUT>38813</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_attention</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>525</ID>
                    <BindInstances>add_ln373_fu_171_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1 ddiv_64ns_64ns_64_5_no_dsp_1_U6 dmul_64ns_64ns_64_2_max_dsp_1_U5 dadd_64ns_64ns_64_1_full_dsp_1_U4</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>539</ID>
                    <BindInstances>add_ln17_fu_115_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>549</ID>
                    <BindInstances>add_ln80_fu_698_p2 add_ln80_1_fu_724_p2 mac_muladd_7ns_8ns_9s_15_4_1_U25 mac_muladd_7ns_6ns_7s_13_4_1_U26 empty_92_fu_788_p2 mac_muladd_7ns_8ns_9s_15_4_1_U25 empty_93_fu_812_p2 add_ln84_2_fu_833_p2 add_ln84_1_fu_843_p2 mac_muladd_7ns_6ns_7s_13_4_1_U26 add_ln90_1_fu_882_p2 add_ln90_2_fu_907_p2 add_ln90_3_fu_924_p2 add_ln90_4_fu_949_p2 add_ln90_5_fu_966_p2 add_ln90_6_fu_991_p2 add_ln90_7_fu_1008_p2 add_ln90_8_fu_1033_p2 add_ln90_9_fu_1050_p2 add_ln90_10_fu_1075_p2 add_ln90_11_fu_1092_p2 add_ln90_12_fu_1117_p2 add_ln90_13_fu_1134_p2 add_ln90_14_fu_1159_p2 add_ln90_15_fu_1176_p2 add_ln90_16_fu_1201_p2 add_ln90_17_fu_1218_p2 add_ln90_18_fu_1243_p2 add_ln90_19_fu_1260_p2 add_ln90_20_fu_1285_p2 add_ln90_21_fu_1302_p2 add_ln90_22_fu_1327_p2 add_ln90_23_fu_1344_p2 add_ln90_24_fu_1369_p2 add_ln90_25_fu_1386_p2 add_ln90_26_fu_1411_p2 add_ln90_27_fu_1428_p2 add_ln90_28_fu_1456_p2 add_ln90_29_fu_1474_p2 add_ln90_30_fu_1499_p2 add_ln90_31_fu_1516_p2 add_ln90_32_fu_1541_p2 add_ln90_33_fu_1558_p2 add_ln90_34_fu_1583_p2 add_ln90_35_fu_1600_p2 add_ln90_36_fu_1625_p2 add_ln90_37_fu_1642_p2 add_ln90_38_fu_1667_p2 add_ln90_39_fu_1684_p2 add_ln90_40_fu_1709_p2 add_ln90_41_fu_1726_p2 add_ln90_42_fu_1751_p2 add_ln90_43_fu_1768_p2 add_ln90_44_fu_1793_p2 add_ln90_45_fu_1810_p2 add_ln90_46_fu_1835_p2 add_ln90_47_fu_1852_p2 add_ln90_48_fu_1877_p2 add_ln90_49_fu_1894_p2 add_ln90_50_fu_1919_p2 add_ln90_51_fu_1936_p2 add_ln90_52_fu_1961_p2 add_ln90_53_fu_1978_p2 add_ln90_54_fu_2003_p2 add_ln90_55_fu_2020_p2 add_ln82_fu_742_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DW_conv_fu_557</InstName>
                    <ModuleName>DW_conv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>557</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DW_conv_Pipeline_In_Channel_fu_316</InstName>
                            <ModuleName>DW_conv_Pipeline_In_Channel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>316</ID>
                            <BindInstances>add_ln340_fu_282_p2 mul_62s_7ns_62_1_1_U34 add_ln339_fu_341_p2 add_ln339_1_fu_384_p2 fmul_32ns_32ns_32_1_max_dsp_1_U33 fadd_32ns_32ns_32_1_full_dsp_1_U32 add_ln341_fu_433_p2 grp_fu_419_p0</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bound31_fu_382_p2 bound80_fu_408_p2 empty_fu_493_p2 empty_330_fu_515_p2 add_ln309_fu_536_p2 add_ln309_1_fu_550_p2 mac_muladd_3ns_8ns_8ns_10_4_1_U55 mul_2ns_13ns_14_1_1_U53 add_ln312_fu_726_p2 p_mid1106_fu_793_p2 add_ln327_fu_806_p2 add_ln315_fu_819_p2 p_mid153_fu_873_p2 p_mid1_fu_940_p2 p_mid112_fu_962_p2 add_ln327_1_fu_1038_p2 mac_muladd_3ns_8ns_8ns_10_4_1_U55 in_ch_fu_1127_p2 empty_333_fu_1151_p2 add_ln339_4_fu_1260_p2 add_ln345_fu_1291_p2 fadd_32ns_32ns_32_1_full_dsp_1_U52 grp_fu_1347_p0 add_ln347_fu_1465_p2 add_ln317_fu_1352_p2 add_ln317_1_fu_1375_p2 add_ln315_1_fu_1388_p2 add_ln312_1_fu_1401_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_skip_fu_570</InstName>
                    <ModuleName>compute_skip</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>570</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_skip_Pipeline_VITIS_LOOP_584_3_fu_56</InstName>
                            <ModuleName>compute_skip_Pipeline_VITIS_LOOP_584_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <BindInstances>mul_3ns_8ns_10_1_1_U65 tmp2_fu_331_p2 tmp3_fu_352_p2 empty_fu_362_p2 empty_143_fu_380_p2 add_ln578_fu_280_p2 add_ln578_1_fu_404_p2 mul_3ns_8ns_10_1_1_U66 tmp3_mid186_fu_440_p2 p_mid198_fu_465_p2 add_ln580_fu_513_p2 tmp2_mid1_fu_542_p2 tmp3_mid1_fu_564_p2 p_mid135_fu_590_p2 add_ln582_fu_629_p2 p_mid1_fu_645_p2 p_mid111_fu_663_p2 add_ln582_1_fu_689_p2 add_ln582_2_fu_704_p2 add_ln584_fu_730_p2 add_ln582_3_fu_764_p2 add_ln580_1_fu_297_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_8ns_7ns_14_1_1_U74</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_get_qk_fu_581</InstName>
                    <ModuleName>get_qk</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>581</ID>
                    <BindInstances>mul_2ns_13ns_14_1_1_U80 mac_muladd_3ns_13ns_14ns_15_4_1_U84 mac_muladd_3ns_13ns_14ns_15_4_1_U84 mul_3ns_13ns_14_1_1_U82 mac_muladd_3ns_10ns_14ns_14_4_1_U86 mac_muladd_3ns_10ns_14ns_14_4_1_U86 mac_muladd_5ns_6ns_14ns_14_4_1_U88 mac_muladd_5ns_6ns_14ns_14_4_1_U88 add_ln50_2_fu_1030_p2 sub_ln50_fu_1107_p2 add_ln37_fu_361_p2 add_ln37_1_fu_500_p2 mul_2ns_13ns_14_1_1_U81 add_ln39_fu_405_p2 mac_muladd_3ns_13ns_14ns_15_4_1_U85 mac_muladd_3ns_13ns_14ns_15_4_1_U85 mul_3ns_13ns_14_1_1_U83 add_ln41_1_fu_667_p2 add_ln41_fu_937_p2 mac_muladd_3ns_10ns_14ns_14_4_1_U87 mac_muladd_3ns_10ns_14ns_14_4_1_U87 add_ln43_fu_973_p2 mac_muladd_5ns_6ns_14ns_14_4_1_U89 mac_muladd_5ns_6ns_14ns_14_4_1_U89 add_ln50_7_fu_1075_p2 add_ln45_fu_1158_p2 sub_ln50_1_fu_1180_p2 add_ln50_fu_1203_p2 add_ln57_fu_1213_p2 add_ln57_1_fu_1231_p2 add_ln50_5_fu_1280_p2 add_ln50_4_fu_1290_p2 add_ln50_3_fu_1308_p2 add_ln47_fu_858_p2 add_ln45_1_fu_864_p2 add_ln43_1_fu_878_p2 add_ln41_2_fu_435_p2 add_ln39_1_fu_449_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_multiplication_fu_590</InstName>
                    <ModuleName>compute_multiplication</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>590</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197</InstName>
                            <ModuleName>compute_multiplication_Pipeline_VITIS_LOOP_207_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                            <BindInstances>add_ln207_fu_212_p2 add_ln208_fu_226_p2 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100 add_ln209_2_fu_258_p2 fmul_32ns_32ns_32_1_max_dsp_1_U99 fmul_32ns_32ns_32_1_max_dsp_1_U99 fadd_32ns_32ns_32_1_full_dsp_1_U98</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_148_fu_281_p2 add_ln203_fu_293_p2 add_ln203_1_fu_316_p2 add_ln204_fu_376_p2 p_mid1_fu_400_p2 mul_4ns_6ns_10_1_1_U111 mac_muladd_4ns_6ns_6ns_10_4_1_U112 mac_muladd_4ns_6ns_6ns_10_4_1_U112 mul_mul_10ns_6ns_16_4_1_U113 empty_154_fu_448_p2 mul_mul_10ns_6ns_16_4_1_U114 empty_156_fu_464_p2 add_ln206_fu_504_p2 add_ln205_fu_510_p2 add_ln204_1_fu_515_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>608</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_double_s_fu_868</InstName>
                            <ModuleName>pow_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>868</ID>
                            <BindInstances>m_exp_fu_291_p2 e_frac_V_1_fu_331_p2 mul_54s_67ns_120_1_1_U125 sub_ln1512_fu_371_p2 mac_muladd_16s_15ns_19s_31_4_1_U130 mac_muladd_16s_15ns_19s_31_4_1_U130 ret_V_fu_642_p2 mul_13s_71s_71_1_1_U126 m_diff_V_fu_684_p2 ret_V_9_fu_786_p2 mul_43ns_36ns_79_1_1_U127 add_ln813_fu_833_p2 exp_Z2P_m_1_V_fu_843_p2 mul_49ns_44ns_93_1_1_U128 add_ln813_2_fu_911_p2 exp_Z1P_m_1_l_V_fu_921_p2 ret_V_11_fu_947_p2 mul_50ns_50ns_100_1_1_U129 ret_V_6_fu_1011_p2 add_ln1347_1_fu_1017_p2 add_ln1347_2_fu_1023_p2 r_exp_V_fu_1037_p2 out_exp_V_fu_1122_p2 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_15ns_15_1_1_U147 mul_3ns_13ns_15_1_1_U149 mac_muladd_6ns_6ns_15ns_15_4_1_U151 mac_muladd_6ns_6ns_15ns_15_4_1_U151 empty_100_fu_1274_p2 empty_101_fu_1292_p2 add_ln230_fu_1041_p2 add_ln230_1_fu_1062_p2 mul_3ns_15ns_15_1_1_U148 p_mid12597_fu_1334_p2 add_ln231_fu_1240_p2 mul_3ns_13ns_15_1_1_U150 p_mid12343_fu_1372_p2 p_mid12353_fu_1397_p2 add_ln232_fu_1145_p2 mac_muladd_6ns_6ns_15ns_15_4_1_U152 mac_muladd_6ns_6ns_15ns_15_4_1_U152 p_mid12314_fu_1438_p2 p_mid12318_fu_1467_p2 add_ln232_1_fu_1531_p2 add_ln232_2_fu_1554_p2 add_ln232_3_fu_1569_p2 add_ln232_4_fu_1584_p2 add_ln232_5_fu_1599_p2 add_ln232_6_fu_1614_p2 add_ln232_7_fu_1629_p2 add_ln232_8_fu_1644_p2 add_ln232_9_fu_1659_p2 add_ln232_10_fu_1682_p2 add_ln232_11_fu_1701_p2 add_ln232_12_fu_1720_p2 add_ln232_13_fu_1739_p2 add_ln232_14_fu_1758_p2 add_ln232_15_fu_1777_p2 add_ln232_16_fu_1796_p2 add_ln232_17_fu_1815_p2 add_ln232_18_fu_1834_p2 add_ln232_19_fu_1853_p2 add_ln232_20_fu_1872_p2 add_ln232_21_fu_1891_p2 add_ln232_22_fu_1910_p2 add_ln232_23_fu_1929_p2 add_ln232_24_fu_1948_p2 add_ln232_25_fu_1967_p2 add_ln232_26_fu_1986_p2 add_ln232_27_fu_2005_p2 add_ln232_28_fu_2024_p2 add_ln232_29_fu_2043_p2 add_ln232_30_fu_2062_p2 add_ln232_31_fu_2081_p2 add_ln232_32_fu_2100_p2 add_ln232_33_fu_2119_p2 add_ln232_34_fu_2138_p2 add_ln232_35_fu_2157_p2 add_ln232_36_fu_2176_p2 add_ln232_37_fu_2195_p2 add_ln232_38_fu_2214_p2 add_ln232_39_fu_2233_p2 add_ln232_40_fu_2252_p2 add_ln232_41_fu_2271_p2 add_ln232_42_fu_2290_p2 add_ln232_43_fu_2309_p2 add_ln232_44_fu_2328_p2 add_ln232_45_fu_2347_p2 add_ln232_46_fu_2366_p2 add_ln232_47_fu_2385_p2 add_ln232_48_fu_2394_p2 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fsub_32ns_32ns_32_1_full_dsp_1_U141 dadd_64ns_64ns_64_1_full_dsp_1_U146 fdiv_32ns_32ns_32_2_no_dsp_1_U142 add_ln234_fu_1514_p2 add_ln232_49_fu_1163_p2 add_ln231_1_fu_1177_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>623</ID>
                    <BindInstances>mul_3ns_13ns_14_1_1_U161 mac_muladd_3ns_10ns_14ns_14_4_1_U163 mac_muladd_3ns_10ns_14ns_14_4_1_U163 add_ln120_2_fu_430_p2 sub_ln121_fu_451_p2 add_ln110_fu_256_p2 add_ln110_1_fu_385_p2 mul_3ns_13ns_14_1_1_U162 add_ln112_fu_300_p2 mac_muladd_3ns_10ns_14ns_14_4_1_U164 mac_muladd_3ns_10ns_14ns_14_4_1_U164 add_ln114_fu_537_p2 add_ln120_4_fu_565_p2 add_ln116_fu_611_p2 sub_ln121_1_fu_652_p2 add_ln121_fu_678_p2 add_ln120_3_fu_708_p2 add_ln120_1_fu_718_p2 add_ln120_fu_736_p2 add_ln118_fu_761_p2 add_ln116_1_fu_767_p2 add_ln114_1_fu_324_p2 add_ln112_1_fu_338_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>631</ID>
                    <BindInstances>mul_3ns_13ns_15_1_1_U168 empty_107_fu_646_p2 add_ln185_2_fu_656_p2 add_ln177_fu_272_p2 add_ln177_1_fu_662_p2 mul_3ns_13ns_15_1_1_U169 add_ln179_fu_362_p2 add_ln181_fu_713_p2 p_mid12943_fu_735_p2 add_ln185_6_fu_745_p2 add_ln183_fu_592_p2 add_ln185_1_fu_494_p2 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170 add_ln185_5_fu_768_p2 add_ln185_4_fu_786_p2 add_ln184_fu_504_p2 add_ln183_1_fu_510_p2 add_ln181_1_fu_524_p2 add_ln179_1_fu_538_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>639</ID>
                    <BindInstances>mul_3ns_15ns_16_1_1_U176 mac_muladd_8ns_6ns_16ns_16_4_1_U178 mac_muladd_8ns_6ns_16ns_16_4_1_U178 empty_96_fu_430_p2 add_ln511_fu_241_p2 add_ln511_1_fu_370_p2 mul_3ns_15ns_16_1_1_U177 add_ln513_fu_285_p2 mac_muladd_8ns_6ns_16ns_16_4_1_U179 mac_muladd_8ns_6ns_16ns_16_4_1_U179 add_ln515_fu_495_p2 p_mid13052_fu_535_p2 add_ln520_2_fu_575_p2 add_ln520_1_fu_585_p2 add_ln520_fu_603_p2 add_ln517_fu_628_p2 add_ln515_1_fu_309_p2 add_ln513_1_fu_323_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>647</ID>
                    <BindInstances>mul_8ns_9ns_16_1_1_U186 empty_110_fu_292_p2 sub_ln157_fu_322_p2 add_ln146_fu_334_p2 add_ln146_1_fu_369_p2 sub_ln157_1_fu_427_p2 add_ln148_fu_487_p2 sub_ln157_2_fu_551_p2 add_ln150_fu_601_p2 mul_8ns_9ns_16_1_1_U187 add_ln152_fu_695_p2 p_mid13133_fu_729_p2 sub_ln157_3_fu_759_p2 add_ln157_fu_793_p2 add_ln157_1_fu_803_p2 add_ln157_2_fu_821_p2 add_ln154_fu_846_p2 add_ln152_1_fu_852_p2 add_ln150_1_fu_866_p2 add_ln148_1_fu_880_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655</InstName>
                    <ModuleName>kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>655</ID>
                    <BindInstances>add_ln268_fu_115_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln371_fu_794_p2 empty_115_fu_804_p2 empty_117_fu_819_p2 dadd_64ns_64ns_64_1_full_dsp_1_U198 dsqrt_64ns_64ns_64_5_no_dsp_1_U199 empty_119_fu_834_p2 empty_121_fu_849_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4</Name>
            <Loops>
                <VITIS_LOOP_373_3_VITIS_LOOP_375_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>208</Best-caseLatency>
                    <Average-caseLatency>208</Average-caseLatency>
                    <Worst-caseLatency>208</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>208</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_373_3_VITIS_LOOP_375_4>
                        <Name>VITIS_LOOP_373_3_VITIS_LOOP_375_4</Name>
                        <TripCount>196</TripCount>
                        <Latency>206</Latency>
                        <AbsoluteTimeLatency>10.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_373_3_VITIS_LOOP_375_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>576</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1160</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_3_VITIS_LOOP_375_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_171_p2" SOURCE="kernel_attention.cpp:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_373_3_VITIS_LOOP_375_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1" SOURCE="kernel_attention.cpp:379" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_373_3_VITIS_LOOP_375_4" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U6" SOURCE="kernel_attention.cpp:379" URAM="0" VARIABLE="div_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_373_3_VITIS_LOOP_375_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U5" SOURCE="kernel_attention.cpp:379" URAM="0" VARIABLE="mul33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_373_3_VITIS_LOOP_375_4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4" SOURCE="kernel_attention.cpp:379" URAM="0" VARIABLE="add37_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4</Name>
            <Loops>
                <VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15683</Best-caseLatency>
                    <Average-caseLatency>15683</Average-caseLatency>
                    <Worst-caseLatency>15683</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.784 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.784 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.784 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15683</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4>
                        <Name>VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15681</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_115_p2" SOURCE="kernel_attention.cpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3</Name>
            <Loops>
                <VITIS_LOOP_80_2_VITIS_LOOP_82_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15698</Best-caseLatency>
                    <Average-caseLatency>15698</Average-caseLatency>
                    <Worst-caseLatency>15698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_2_VITIS_LOOP_82_3>
                        <Name>VITIS_LOOP_80_2_VITIS_LOOP_82_3</Name>
                        <TripCount>560</TripCount>
                        <Latency>15696</Latency>
                        <AbsoluteTimeLatency>0.785 ms</AbsoluteTimeLatency>
                        <PipelineII>28</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_2_VITIS_LOOP_82_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1989</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3240</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_698_p2" SOURCE="kernel_attention.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_724_p2" SOURCE="kernel_attention.cpp:80" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U25" SOURCE="kernel_attention.cpp:80" URAM="0" VARIABLE="mul_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_7s_13_4_1_U26" SOURCE="kernel_attention.cpp:80" URAM="0" VARIABLE="mul_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_92_fu_788_p2" SOURCE="kernel_attention.cpp:80" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U25" SOURCE="kernel_attention.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_93_fu_812_p2" SOURCE="kernel_attention.cpp:80" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_2_fu_833_p2" SOURCE="kernel_attention.cpp:84" URAM="0" VARIABLE="add_ln84_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_843_p2" SOURCE="kernel_attention.cpp:84" URAM="0" VARIABLE="add_ln84_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_7s_13_4_1_U26" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_882_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_907_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_924_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_949_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_5_fu_966_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_6_fu_991_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_7_fu_1008_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_8_fu_1033_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_9_fu_1050_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_10_fu_1075_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_11_fu_1092_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_12_fu_1117_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_13_fu_1134_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_14_fu_1159_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_15_fu_1176_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_16_fu_1201_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_17_fu_1218_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_18_fu_1243_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_19_fu_1260_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_20_fu_1285_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_21_fu_1302_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_22_fu_1327_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_23_fu_1344_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_24_fu_1369_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_25_fu_1386_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_26_fu_1411_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_27_fu_1428_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_28_fu_1456_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_29_fu_1474_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_30_fu_1499_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_31_fu_1516_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_32_fu_1541_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_33_fu_1558_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_34_fu_1583_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_35_fu_1600_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_36_fu_1625_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_37_fu_1642_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_38_fu_1667_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_39_fu_1684_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_40_fu_1709_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_41_fu_1726_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_42_fu_1751_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_43_fu_1768_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_44_fu_1793_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_45_fu_1810_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_46_fu_1835_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_47_fu_1852_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_48_fu_1877_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_49_fu_1894_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_50_fu_1919_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_51_fu_1936_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_52_fu_1961_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_53_fu_1978_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_54_fu_2003_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_55_fu_2020_p2" SOURCE="kernel_attention.cpp:90" URAM="0" VARIABLE="add_ln90_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_2_VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_742_p2" SOURCE="kernel_attention.cpp:82" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2949</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2965</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_282_p2" SOURCE="kernel_attention.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_7ns_62_1_1_U34" SOURCE="kernel_attention.cpp:337" URAM="0" VARIABLE="mul_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_341_p2" SOURCE="kernel_attention.cpp:339" URAM="0" VARIABLE="add_ln339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_1_fu_384_p2" SOURCE="kernel_attention.cpp:339" URAM="0" VARIABLE="add_ln339_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U33" SOURCE="kernel_attention.cpp:339" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U32" SOURCE="kernel_attention.cpp:339" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_433_p2" SOURCE="kernel_attention.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_419_p0" SOURCE="kernel_attention.cpp:341" URAM="0" VARIABLE="add_ln341_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Col_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Col_Output_Channel>
                        <Name>Batch_Out_Column_Kernel_Col_Output_Channel</Name>
                        <TripCount>
                            <range>
                                <min>31360</min>
                                <max>47040</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DW_conv_Pipeline_In_Channel_fu_316</Instance>
                        </InstanceList>
                    </Batch_Out_Column_Kernel_Col_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>11</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3995</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4920</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="bound31_fu_382_p2" SOURCE="" URAM="0" VARIABLE="bound31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="bound80_fu_408_p2" SOURCE="" URAM="0" VARIABLE="bound80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_493_p2" SOURCE="kernel_attention.cpp:338" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_330_fu_515_p2" SOURCE="kernel_attention.cpp:338" URAM="0" VARIABLE="empty_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_536_p2" SOURCE="kernel_attention.cpp:309" URAM="0" VARIABLE="add_ln309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_1_fu_550_p2" SOURCE="kernel_attention.cpp:309" URAM="0" VARIABLE="add_ln309_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_10_4_1_U55" SOURCE="kernel_attention.cpp:312" URAM="0" VARIABLE="p_mid2154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_13ns_14_1_1_U53" SOURCE="kernel_attention.cpp:312" URAM="0" VARIABLE="p_mid2156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_fu_726_p2" SOURCE="kernel_attention.cpp:312" URAM="0" VARIABLE="add_ln312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1106_fu_793_p2" SOURCE="kernel_attention.cpp:312" URAM="0" VARIABLE="p_mid1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_fu_806_p2" SOURCE="kernel_attention.cpp:327" URAM="0" VARIABLE="add_ln327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_819_p2" SOURCE="kernel_attention.cpp:315" URAM="0" VARIABLE="add_ln315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid153_fu_873_p2" SOURCE="kernel_attention.cpp:312" URAM="0" VARIABLE="p_mid153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_940_p2" SOURCE="kernel_attention.cpp:319" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_962_p2" SOURCE="kernel_attention.cpp:319" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_1_fu_1038_p2" SOURCE="kernel_attention.cpp:327" URAM="0" VARIABLE="add_ln327_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_10_4_1_U55" SOURCE="kernel_attention.cpp:332" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="in_ch_fu_1127_p2" SOURCE="kernel_attention.cpp:335" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_333_fu_1151_p2" SOURCE="kernel_attention.cpp:332" URAM="0" VARIABLE="empty_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_4_fu_1260_p2" SOURCE="kernel_attention.cpp:339" URAM="0" VARIABLE="add_ln339_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_1291_p2" SOURCE="kernel_attention.cpp:345" URAM="0" VARIABLE="add_ln345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U52" SOURCE="kernel_attention.cpp:345" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1347_p0" SOURCE="kernel_attention.cpp:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_1465_p2" SOURCE="kernel_attention.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_1352_p2" SOURCE="kernel_attention.cpp:317" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_1375_p2" SOURCE="kernel_attention.cpp:317" URAM="0" VARIABLE="add_ln317_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_1_fu_1388_p2" SOURCE="kernel_attention.cpp:315" URAM="0" VARIABLE="add_ln315_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_1_fu_1401_p2" SOURCE="kernel_attention.cpp:312" URAM="0" VARIABLE="add_ln312_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_skip_Pipeline_VITIS_LOOP_584_3</Name>
            <Loops>
                <Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>439043</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>658563</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.952 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.928 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>439043 ~ 658563</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3>
                        <Name>Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3</Name>
                        <TripCount>
                            <range>
                                <min>31360</min>
                                <max>47040</max>
                            </range>
                        </TripCount>
                        <Latency>439041 ~ 658561</Latency>
                        <AbsoluteTimeLatency>21.952 ms ~ 32.928 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>253</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1009</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U65" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="mul_ln580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_331_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_fu_352_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_362_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_143_fu_380_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln578_fu_280_p2" SOURCE="kernel_attention.cpp:578" URAM="0" VARIABLE="add_ln578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln578_1_fu_404_p2" SOURCE="kernel_attention.cpp:578" URAM="0" VARIABLE="add_ln578_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U66" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="mul_ln580_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_mid186_fu_440_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="tmp3_mid186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid198_fu_465_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="p_mid198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln580_fu_513_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="add_ln580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_542_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_mid1_fu_564_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid135_fu_590_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="p_mid135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln582_fu_629_p2" SOURCE="kernel_attention.cpp:582" URAM="0" VARIABLE="add_ln582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_645_p2" SOURCE="kernel_attention.cpp:582" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid111_fu_663_p2" SOURCE="kernel_attention.cpp:582" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln582_1_fu_689_p2" SOURCE="kernel_attention.cpp:582" URAM="0" VARIABLE="add_ln582_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln582_2_fu_704_p2" SOURCE="kernel_attention.cpp:582" URAM="0" VARIABLE="add_ln582_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln584_fu_730_p2" SOURCE="kernel_attention.cpp:584" URAM="0" VARIABLE="add_ln584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln582_3_fu_764_p2" SOURCE="kernel_attention.cpp:582" URAM="0" VARIABLE="add_ln582_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln580_1_fu_297_p2" SOURCE="kernel_attention.cpp:580" URAM="0" VARIABLE="add_ln580_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_skip</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>439045</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>658565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.952 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.928 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>439045 ~ 658565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>285</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1114</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_14_1_1_U74" SOURCE="" URAM="0" VARIABLE="bound21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>get_qk</Name>
            <Loops>
                <init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31378</Best-caseLatency>
                    <Average-caseLatency>31378</Average-caseLatency>
                    <Worst-caseLatency>31378</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.569 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.569 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.569 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31378</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5>
                        <Name>init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5</Name>
                        <TripCount>31360</TripCount>
                        <Latency>31376</Latency>
                        <AbsoluteTimeLatency>1.569 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1761</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_13ns_14_1_1_U80" SOURCE="kernel_attention.cpp:37" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U84" SOURCE="" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U84" SOURCE="kernel_attention.cpp:37" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U82" SOURCE="kernel_attention.cpp:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U86" SOURCE="kernel_attention.cpp:41" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U86" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U88" SOURCE="kernel_attention.cpp:43" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U88" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_1030_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln50_fu_1107_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="sub_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_361_p2" SOURCE="kernel_attention.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_500_p2" SOURCE="kernel_attention.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_13ns_14_1_1_U81" SOURCE="kernel_attention.cpp:37" URAM="0" VARIABLE="p_mid1183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_405_p2" SOURCE="kernel_attention.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U85" SOURCE="kernel_attention.cpp:39" URAM="0" VARIABLE="p_mid1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U85" SOURCE="kernel_attention.cpp:39" URAM="0" VARIABLE="p_mid1108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U83" SOURCE="kernel_attention.cpp:41" URAM="0" VARIABLE="mul_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_667_p2" SOURCE="kernel_attention.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_937_p2" SOURCE="kernel_attention.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U87" SOURCE="kernel_attention.cpp:41" URAM="0" VARIABLE="p_mid146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U87" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_973_p2" SOURCE="kernel_attention.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U89" SOURCE="kernel_attention.cpp:43" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U89" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="p_mid116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_7_fu_1075_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1158_p2" SOURCE="kernel_attention.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln50_1_fu_1180_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="sub_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1203_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1213_p2" SOURCE="kernel_attention.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_1231_p2" SOURCE="kernel_attention.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_5_fu_1280_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_4_fu_1290_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_3_fu_1308_p2" SOURCE="kernel_attention.cpp:50" URAM="0" VARIABLE="add_ln50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_858_p2" SOURCE="kernel_attention.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_864_p2" SOURCE="kernel_attention.cpp:45" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_878_p2" SOURCE="kernel_attention.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_435_p2" SOURCE="kernel_attention.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_449_p2" SOURCE="kernel_attention.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_multiplication_Pipeline_VITIS_LOOP_207_4</Name>
            <Loops>
                <VITIS_LOOP_207_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54 ~ 112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_207_4>
                        <Name>VITIS_LOOP_207_4</Name>
                        <TripCount>
                            <range>
                                <min>20</min>
                                <max>49</max>
                            </range>
                        </TripCount>
                        <Latency>52 ~ 110</Latency>
                        <AbsoluteTimeLatency>2.600 us ~ 5.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_207_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>382</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_212_p2" SOURCE="kernel_attention.cpp:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_226_p2" SOURCE="kernel_attention.cpp:208" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_207_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100" SOURCE="kernel_attention.cpp:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_207_4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100" SOURCE="kernel_attention.cpp:209" URAM="0" VARIABLE="mul_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_207_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100" SOURCE="kernel_attention.cpp:209" URAM="0" VARIABLE="add_ln209_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_2_fu_258_p2" SOURCE="kernel_attention.cpp:209" URAM="0" VARIABLE="add_ln209_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_207_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U99" SOURCE="kernel_attention.cpp:209" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_207_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U99" SOURCE="kernel_attention.cpp:209" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_207_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U98" SOURCE="kernel_attention.cpp:208" URAM="0" VARIABLE="sum_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_multiplication</Name>
            <Loops>
                <execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2>
                    <VITIS_LOOP_206_3/>
                </execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>904737</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4428817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.237 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.221 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>904737 ~ 4428817</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2>
                        <Name>execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2</Name>
                        <TripCount>784</TripCount>
                        <Latency>904736 ~ 4428816</Latency>
                        <AbsoluteTimeLatency>45.237 ms ~ 0.221 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1154</min>
                                <max>5649</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1154 ~ 5649</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_206_3>
                            <Name>VITIS_LOOP_206_3</Name>
                            <TripCount>
                                <range>
                                    <min>20</min>
                                    <max>49</max>
                                </range>
                            </TripCount>
                            <Latency>1140 ~ 5635</Latency>
                            <AbsoluteTimeLatency>57.000 us ~ 0.282 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>57</min>
                                    <max>115</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>57 ~ 115</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197</Instance>
                            </InstanceList>
                        </VITIS_LOOP_206_3>
                    </execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>626</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1237</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_281_p2" SOURCE="kernel_attention.cpp:204" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_293_p2" SOURCE="kernel_attention.cpp:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_1_fu_316_p2" SOURCE="kernel_attention.cpp:203" URAM="0" VARIABLE="add_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_376_p2" SOURCE="kernel_attention.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_400_p2" SOURCE="kernel_attention.cpp:204" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_10_1_1_U111" SOURCE="kernel_attention.cpp:204" URAM="0" VARIABLE="mul_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_6ns_6ns_10_4_1_U112" SOURCE="kernel_attention.cpp:204" URAM="0" VARIABLE="mul_ln204_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_6ns_6ns_10_4_1_U112" SOURCE="kernel_attention.cpp:205" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_6ns_16_4_1_U113" SOURCE="kernel_attention.cpp:205" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_448_p2" SOURCE="kernel_attention.cpp:205" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_6ns_16_4_1_U114" SOURCE="kernel_attention.cpp:205" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_464_p2" SOURCE="kernel_attention.cpp:205" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_206_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_504_p2" SOURCE="kernel_attention.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_510_p2" SOURCE="kernel_attention.cpp:205" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_1_fu_515_p2" SOURCE="kernel_attention.cpp:204" URAM="0" VARIABLE="add_ln204_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>20.551</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>33</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>646</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5420</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_291_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_331_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="e_frac_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="11" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_67ns_120_1_1_U125" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_frac_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_371_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U130" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U130" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_642_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_1_1_U126" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_684_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_786_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_1_1_U127" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_833_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_843_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_1_1_U128" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_911_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_921_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_947_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_1_1_U129" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_1011_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_1_fu_1017_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_2_fu_1023_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_1037_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_1122_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum</Name>
            <Loops>
                <VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1920921</Best-caseLatency>
                    <Average-caseLatency>1920921</Average-caseLatency>
                    <Worst-caseLatency>1920921</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.046 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.046 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.046 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1920921</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum>
                        <Name>VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum</Name>
                        <TripCount>38416</TripCount>
                        <Latency>1920919</Latency>
                        <AbsoluteTimeLatency>96.046 ms</AbsoluteTimeLatency>
                        <PipelineII>50</PipelineII>
                        <PipelineDepth>121</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_868</Instance>
                        </InstanceList>
                    </VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8328</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11906</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_15_1_1_U147" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="mul_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U149" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U151" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U151" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_1274_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_1292_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_1041_p2" SOURCE="kernel_attention.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_1_fu_1062_p2" SOURCE="kernel_attention.cpp:230" URAM="0" VARIABLE="add_ln230_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_15_1_1_U148" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="mul_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12597_fu_1334_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="p_mid12597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_1240_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U150" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="p_mid12331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12343_fu_1372_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="p_mid12343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12353_fu_1397_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="p_mid12353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_1145_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U152" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="p_mid12312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U152" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12314_fu_1438_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="p_mid12314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12318_fu_1467_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="p_mid12318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_1531_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_2_fu_1554_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_3_fu_1569_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_4_fu_1584_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_5_fu_1599_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_6_fu_1614_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_7_fu_1629_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_8_fu_1644_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_9_fu_1659_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_10_fu_1682_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_11_fu_1701_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_12_fu_1720_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_13_fu_1739_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_14_fu_1758_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_15_fu_1777_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_16_fu_1796_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_17_fu_1815_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_18_fu_1834_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_19_fu_1853_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_20_fu_1872_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_21_fu_1891_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_22_fu_1910_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_23_fu_1929_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_24_fu_1948_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_25_fu_1967_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_26_fu_1986_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_27_fu_2005_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_28_fu_2024_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_29_fu_2043_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_30_fu_2062_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_31_fu_2081_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_32_fu_2100_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_33_fu_2119_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_34_fu_2138_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_35_fu_2157_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_36_fu_2176_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_37_fu_2195_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_38_fu_2214_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_39_fu_2233_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_40_fu_2252_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_41_fu_2271_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_42_fu_2290_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_43_fu_2309_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_44_fu_2328_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_45_fu_2347_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_46_fu_2366_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_47_fu_2385_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_48_fu_2394_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U141" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="sub_i1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U146" SOURCE="kernel_attention.cpp:238" URAM="0" VARIABLE="add40_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_2_no_dsp_1_U142" SOURCE="kernel_attention.cpp:240" URAM="0" VARIABLE="div_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_1514_p2" SOURCE="kernel_attention.cpp:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_49_fu_1163_p2" SOURCE="kernel_attention.cpp:232" URAM="0" VARIABLE="add_ln232_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_1177_p2" SOURCE="kernel_attention.cpp:231" URAM="0" VARIABLE="add_ln231_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT</Name>
            <Loops>
                <VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15691</Best-caseLatency>
                    <Average-caseLatency>15691</Average-caseLatency>
                    <Worst-caseLatency>15691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5>
                        <Name>VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15689</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>583</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>913</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U161" SOURCE="kernel_attention.cpp:112" URAM="0" VARIABLE="mul_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U163" SOURCE="kernel_attention.cpp:112" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U163" SOURCE="kernel_attention.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_2_fu_430_p2" SOURCE="kernel_attention.cpp:120" URAM="0" VARIABLE="add_ln120_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_fu_451_p2" SOURCE="kernel_attention.cpp:121" URAM="0" VARIABLE="sub_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_256_p2" SOURCE="kernel_attention.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_385_p2" SOURCE="kernel_attention.cpp:110" URAM="0" VARIABLE="add_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U162" SOURCE="kernel_attention.cpp:112" URAM="0" VARIABLE="mul_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_300_p2" SOURCE="kernel_attention.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U164" SOURCE="kernel_attention.cpp:112" URAM="0" VARIABLE="p_mid12847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U164" SOURCE="kernel_attention.cpp:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_537_p2" SOURCE="kernel_attention.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_4_fu_565_p2" SOURCE="kernel_attention.cpp:120" URAM="0" VARIABLE="add_ln120_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_611_p2" SOURCE="kernel_attention.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_1_fu_652_p2" SOURCE="kernel_attention.cpp:121" URAM="0" VARIABLE="sub_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_678_p2" SOURCE="kernel_attention.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_3_fu_708_p2" SOURCE="kernel_attention.cpp:120" URAM="0" VARIABLE="add_ln120_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_718_p2" SOURCE="kernel_attention.cpp:120" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_736_p2" SOURCE="kernel_attention.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_761_p2" SOURCE="kernel_attention.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_767_p2" SOURCE="kernel_attention.cpp:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_324_p2" SOURCE="kernel_attention.cpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_338_p2" SOURCE="kernel_attention.cpp:112" URAM="0" VARIABLE="add_ln112_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT</Name>
            <Loops>
                <VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15691</Best-caseLatency>
                    <Average-caseLatency>15691</Average-caseLatency>
                    <Worst-caseLatency>15691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5>
                        <Name>VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15689</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>510</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>848</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U168" SOURCE="kernel_attention.cpp:177" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_107_fu_646_p2" SOURCE="kernel_attention.cpp:181" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_2_fu_656_p2" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="add_ln185_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_272_p2" SOURCE="kernel_attention.cpp:177" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_662_p2" SOURCE="kernel_attention.cpp:177" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U169" SOURCE="kernel_attention.cpp:177" URAM="0" VARIABLE="p_mid13000"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_362_p2" SOURCE="kernel_attention.cpp:179" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_713_p2" SOURCE="kernel_attention.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid12943_fu_735_p2" SOURCE="kernel_attention.cpp:181" URAM="0" VARIABLE="p_mid12943"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_6_fu_745_p2" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="add_ln185_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_592_p2" SOURCE="kernel_attention.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_1_fu_494_p2" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="add_ln185_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="mul_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="add_ln185_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_5_fu_768_p2" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="add_ln185_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_4_fu_786_p2" SOURCE="kernel_attention.cpp:185" URAM="0" VARIABLE="add_ln185_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_504_p2" SOURCE="kernel_attention.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_510_p2" SOURCE="kernel_attention.cpp:183" URAM="0" VARIABLE="add_ln183_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_1_fu_524_p2" SOURCE="kernel_attention.cpp:181" URAM="0" VARIABLE="add_ln181_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_1_fu_538_p2" SOURCE="kernel_attention.cpp:179" URAM="0" VARIABLE="add_ln179_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4</Name>
            <Loops>
                <VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47051</Best-caseLatency>
                    <Average-caseLatency>47051</Average-caseLatency>
                    <Worst-caseLatency>47051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.353 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.353 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.353 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4>
                        <Name>VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47049</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>640</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>803</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_16_1_1_U176" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="mul_ln513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_16ns_16_4_1_U178" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_16ns_16_4_1_U178" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_96_fu_430_p2" SOURCE="kernel_attention.cpp:515" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln511_fu_241_p2" SOURCE="kernel_attention.cpp:511" URAM="0" VARIABLE="add_ln511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln511_1_fu_370_p2" SOURCE="kernel_attention.cpp:511" URAM="0" VARIABLE="add_ln511_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_16_1_1_U177" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="mul_ln513_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln513_fu_285_p2" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="add_ln513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_16ns_16_4_1_U179" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="p_mid13066"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_16ns_16_4_1_U179" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="p_mid13068"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln515_fu_495_p2" SOURCE="kernel_attention.cpp:515" URAM="0" VARIABLE="add_ln515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid13052_fu_535_p2" SOURCE="kernel_attention.cpp:515" URAM="0" VARIABLE="p_mid13052"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln520_2_fu_575_p2" SOURCE="kernel_attention.cpp:520" URAM="0" VARIABLE="add_ln520_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln520_1_fu_585_p2" SOURCE="kernel_attention.cpp:520" URAM="0" VARIABLE="add_ln520_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln520_fu_603_p2" SOURCE="kernel_attention.cpp:520" URAM="0" VARIABLE="add_ln520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln517_fu_628_p2" SOURCE="kernel_attention.cpp:517" URAM="0" VARIABLE="add_ln517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln515_1_fu_309_p2" SOURCE="kernel_attention.cpp:515" URAM="0" VARIABLE="add_ln515_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln513_1_fu_323_p2" SOURCE="kernel_attention.cpp:513" URAM="0" VARIABLE="add_ln513_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT</Name>
            <Loops>
                <VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47048</Best-caseLatency>
                    <Average-caseLatency>47048</Average-caseLatency>
                    <Worst-caseLatency>47048</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47048</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6>
                        <Name>VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47046</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U186" SOURCE="kernel_attention.cpp:150" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_292_p2" SOURCE="kernel_attention.cpp:150" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_fu_322_p2" SOURCE="kernel_attention.cpp:157" URAM="0" VARIABLE="sub_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_334_p2" SOURCE="kernel_attention.cpp:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_1_fu_369_p2" SOURCE="kernel_attention.cpp:146" URAM="0" VARIABLE="add_ln146_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_1_fu_427_p2" SOURCE="kernel_attention.cpp:157" URAM="0" VARIABLE="sub_ln157_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_487_p2" SOURCE="kernel_attention.cpp:148" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_2_fu_551_p2" SOURCE="kernel_attention.cpp:157" URAM="0" VARIABLE="sub_ln157_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_601_p2" SOURCE="kernel_attention.cpp:150" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U187" SOURCE="kernel_attention.cpp:150" URAM="0" VARIABLE="p_mid13146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_695_p2" SOURCE="kernel_attention.cpp:152" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid13133_fu_729_p2" SOURCE="kernel_attention.cpp:152" URAM="0" VARIABLE="p_mid13133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_3_fu_759_p2" SOURCE="kernel_attention.cpp:157" URAM="0" VARIABLE="sub_ln157_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_793_p2" SOURCE="kernel_attention.cpp:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_803_p2" SOURCE="kernel_attention.cpp:157" URAM="0" VARIABLE="add_ln157_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_821_p2" SOURCE="kernel_attention.cpp:157" URAM="0" VARIABLE="add_ln157_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_846_p2" SOURCE="kernel_attention.cpp:154" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_1_fu_852_p2" SOURCE="kernel_attention.cpp:152" URAM="0" VARIABLE="add_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_1_fu_866_p2" SOURCE="kernel_attention.cpp:150" URAM="0" VARIABLE="add_ln150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_1_fu_880_p2" SOURCE="kernel_attention.cpp:148" URAM="0" VARIABLE="add_ln148_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4</Name>
            <Loops>
                <VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47043</Best-caseLatency>
                    <Average-caseLatency>47043</Average-caseLatency>
                    <Worst-caseLatency>47043</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47043</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4>
                        <Name>VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47041</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_115_p2" SOURCE="kernel_attention.cpp:268" URAM="0" VARIABLE="add_ln268"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention</Name>
            <Loops>
                <VITIS_LOOP_371_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_371_2>
                        <Name>VITIS_LOOP_371_2</Name>
                        <TripCount>80</TripCount>
                        <Latency>18080</Latency>
                        <AbsoluteTimeLatency>0.904 ms</AbsoluteTimeLatency>
                        <IterationLatency>226</IterationLatency>
                        <PipelineDepth>226</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525</Instance>
                        </InstanceList>
                    </VITIS_LOOP_371_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>89</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>26856</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38813</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_794_p2" SOURCE="kernel_attention.cpp:371" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_804_p2" SOURCE="kernel_attention.cpp:371" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_819_p2" SOURCE="kernel_attention.cpp:371" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_371_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U198" SOURCE="kernel_attention.cpp:371" URAM="0" VARIABLE="add29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_371_2" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_5_no_dsp_1_U199" SOURCE="kernel_attention.cpp:379" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_834_p2" SOURCE="kernel_attention.cpp:371" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_849_p2" SOURCE="kernel_attention.cpp:371" URAM="0" VARIABLE="empty_121"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="buffer_DataIn_1" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_DataIn_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_DataIn_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterNorm" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterNorm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterNorm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_mean" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_var" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_weight" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_bias" index="5" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterPad" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterPad_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterPad_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeX" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterPad1" index="8" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterPad1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterPad1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterConv1" index="9" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel1" index="10" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="kernel1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="kernel1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias1" index="11" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_qk" index="12" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in_qk_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_qk_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_q" index="13" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in_q_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_q_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_k" index="14" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in_k_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_k_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterQKMultiplication" index="15" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKMultiplication_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKMultiplication_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterSoftmax" index="16" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterSoftmax_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterSoftmax_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeX2" index="17" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterQKXMultiplication" index="18" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKXMultiplication_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKXMultiplication_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeQKX" index="19" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeQKX_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeQKX_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterPad2" index="20" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterPad2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterPad2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterConv2" index="21" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel2" index="22" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="kernel2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="kernel2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias2" index="23" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterAct2" index="24" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterAct2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterAct2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="QKV" index="25" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="QKV_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="QKV_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_out" index="26" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_result" index="27" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_result_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_result_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="buffer_DataIn_1_1" access="W" description="Data signal of buffer_DataIn_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_DataIn_1" access="W" description="Bit 31 to 0 of buffer_DataIn_1"/>
                    </fields>
                </register>
                <register offset="0x14" name="buffer_DataIn_1_2" access="W" description="Data signal of buffer_DataIn_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_DataIn_1" access="W" description="Bit 63 to 32 of buffer_DataIn_1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="afterNorm_1" access="W" description="Data signal of afterNorm" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterNorm" access="W" description="Bit 31 to 0 of afterNorm"/>
                    </fields>
                </register>
                <register offset="0x20" name="afterNorm_2" access="W" description="Data signal of afterNorm" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterNorm" access="W" description="Bit 63 to 32 of afterNorm"/>
                    </fields>
                </register>
                <register offset="0x28" name="norm1_mean_1" access="W" description="Data signal of norm1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_mean" access="W" description="Bit 31 to 0 of norm1_mean"/>
                    </fields>
                </register>
                <register offset="0x2c" name="norm1_mean_2" access="W" description="Data signal of norm1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_mean" access="W" description="Bit 63 to 32 of norm1_mean"/>
                    </fields>
                </register>
                <register offset="0x34" name="norm1_var_1" access="W" description="Data signal of norm1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_var" access="W" description="Bit 31 to 0 of norm1_var"/>
                    </fields>
                </register>
                <register offset="0x38" name="norm1_var_2" access="W" description="Data signal of norm1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_var" access="W" description="Bit 63 to 32 of norm1_var"/>
                    </fields>
                </register>
                <register offset="0x40" name="norm1_weight_1" access="W" description="Data signal of norm1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_weight" access="W" description="Bit 31 to 0 of norm1_weight"/>
                    </fields>
                </register>
                <register offset="0x44" name="norm1_weight_2" access="W" description="Data signal of norm1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_weight" access="W" description="Bit 63 to 32 of norm1_weight"/>
                    </fields>
                </register>
                <register offset="0x4c" name="norm1_bias_1" access="W" description="Data signal of norm1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_bias" access="W" description="Bit 31 to 0 of norm1_bias"/>
                    </fields>
                </register>
                <register offset="0x50" name="norm1_bias_2" access="W" description="Data signal of norm1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_bias" access="W" description="Bit 63 to 32 of norm1_bias"/>
                    </fields>
                </register>
                <register offset="0x58" name="afterPad_1" access="W" description="Data signal of afterPad" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterPad" access="W" description="Bit 31 to 0 of afterPad"/>
                    </fields>
                </register>
                <register offset="0x5c" name="afterPad_2" access="W" description="Data signal of afterPad" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterPad" access="W" description="Bit 63 to 32 of afterPad"/>
                    </fields>
                </register>
                <register offset="0x64" name="afterRearrangeX_1" access="W" description="Data signal of afterRearrangeX" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX" access="W" description="Bit 31 to 0 of afterRearrangeX"/>
                    </fields>
                </register>
                <register offset="0x68" name="afterRearrangeX_2" access="W" description="Data signal of afterRearrangeX" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX" access="W" description="Bit 63 to 32 of afterRearrangeX"/>
                    </fields>
                </register>
                <register offset="0x70" name="afterPad1_1" access="W" description="Data signal of afterPad1" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterPad1" access="W" description="Bit 31 to 0 of afterPad1"/>
                    </fields>
                </register>
                <register offset="0x74" name="afterPad1_2" access="W" description="Data signal of afterPad1" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterPad1" access="W" description="Bit 63 to 32 of afterPad1"/>
                    </fields>
                </register>
                <register offset="0x7c" name="afterConv1_1" access="W" description="Data signal of afterConv1" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv1" access="W" description="Bit 31 to 0 of afterConv1"/>
                    </fields>
                </register>
                <register offset="0x80" name="afterConv1_2" access="W" description="Data signal of afterConv1" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv1" access="W" description="Bit 63 to 32 of afterConv1"/>
                    </fields>
                </register>
                <register offset="0x88" name="kernel1_1" access="W" description="Data signal of kernel1" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel1" access="W" description="Bit 31 to 0 of kernel1"/>
                    </fields>
                </register>
                <register offset="0x8c" name="kernel1_2" access="W" description="Data signal of kernel1" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel1" access="W" description="Bit 63 to 32 of kernel1"/>
                    </fields>
                </register>
                <register offset="0x94" name="bias1_1" access="W" description="Data signal of bias1" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias1" access="W" description="Bit 31 to 0 of bias1"/>
                    </fields>
                </register>
                <register offset="0x98" name="bias1_2" access="W" description="Data signal of bias1" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias1" access="W" description="Bit 63 to 32 of bias1"/>
                    </fields>
                </register>
                <register offset="0xa0" name="in_qk_1" access="W" description="Data signal of in_qk" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_qk" access="W" description="Bit 31 to 0 of in_qk"/>
                    </fields>
                </register>
                <register offset="0xa4" name="in_qk_2" access="W" description="Data signal of in_qk" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_qk" access="W" description="Bit 63 to 32 of in_qk"/>
                    </fields>
                </register>
                <register offset="0xac" name="in_q_1" access="W" description="Data signal of in_q" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_q" access="W" description="Bit 31 to 0 of in_q"/>
                    </fields>
                </register>
                <register offset="0xb0" name="in_q_2" access="W" description="Data signal of in_q" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_q" access="W" description="Bit 63 to 32 of in_q"/>
                    </fields>
                </register>
                <register offset="0xb8" name="in_k_1" access="W" description="Data signal of in_k" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_k" access="W" description="Bit 31 to 0 of in_k"/>
                    </fields>
                </register>
                <register offset="0xbc" name="in_k_2" access="W" description="Data signal of in_k" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_k" access="W" description="Bit 63 to 32 of in_k"/>
                    </fields>
                </register>
                <register offset="0xc4" name="afterQKMultiplication_1" access="W" description="Data signal of afterQKMultiplication" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKMultiplication" access="W" description="Bit 31 to 0 of afterQKMultiplication"/>
                    </fields>
                </register>
                <register offset="0xc8" name="afterQKMultiplication_2" access="W" description="Data signal of afterQKMultiplication" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKMultiplication" access="W" description="Bit 63 to 32 of afterQKMultiplication"/>
                    </fields>
                </register>
                <register offset="0xd0" name="afterSoftmax_1" access="W" description="Data signal of afterSoftmax" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterSoftmax" access="W" description="Bit 31 to 0 of afterSoftmax"/>
                    </fields>
                </register>
                <register offset="0xd4" name="afterSoftmax_2" access="W" description="Data signal of afterSoftmax" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterSoftmax" access="W" description="Bit 63 to 32 of afterSoftmax"/>
                    </fields>
                </register>
                <register offset="0xdc" name="afterRearrangeX2_1" access="W" description="Data signal of afterRearrangeX2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX2" access="W" description="Bit 31 to 0 of afterRearrangeX2"/>
                    </fields>
                </register>
                <register offset="0xe0" name="afterRearrangeX2_2" access="W" description="Data signal of afterRearrangeX2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX2" access="W" description="Bit 63 to 32 of afterRearrangeX2"/>
                    </fields>
                </register>
                <register offset="0xe8" name="afterQKXMultiplication_1" access="W" description="Data signal of afterQKXMultiplication" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKXMultiplication" access="W" description="Bit 31 to 0 of afterQKXMultiplication"/>
                    </fields>
                </register>
                <register offset="0xec" name="afterQKXMultiplication_2" access="W" description="Data signal of afterQKXMultiplication" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKXMultiplication" access="W" description="Bit 63 to 32 of afterQKXMultiplication"/>
                    </fields>
                </register>
                <register offset="0xf4" name="afterRearrangeQKX_1" access="W" description="Data signal of afterRearrangeQKX" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeQKX" access="W" description="Bit 31 to 0 of afterRearrangeQKX"/>
                    </fields>
                </register>
                <register offset="0xf8" name="afterRearrangeQKX_2" access="W" description="Data signal of afterRearrangeQKX" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeQKX" access="W" description="Bit 63 to 32 of afterRearrangeQKX"/>
                    </fields>
                </register>
                <register offset="0x100" name="afterPad2_1" access="W" description="Data signal of afterPad2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterPad2" access="W" description="Bit 31 to 0 of afterPad2"/>
                    </fields>
                </register>
                <register offset="0x104" name="afterPad2_2" access="W" description="Data signal of afterPad2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterPad2" access="W" description="Bit 63 to 32 of afterPad2"/>
                    </fields>
                </register>
                <register offset="0x10c" name="afterConv2_1" access="W" description="Data signal of afterConv2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv2" access="W" description="Bit 31 to 0 of afterConv2"/>
                    </fields>
                </register>
                <register offset="0x110" name="afterConv2_2" access="W" description="Data signal of afterConv2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv2" access="W" description="Bit 63 to 32 of afterConv2"/>
                    </fields>
                </register>
                <register offset="0x118" name="kernel2_1" access="W" description="Data signal of kernel2" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel2" access="W" description="Bit 31 to 0 of kernel2"/>
                    </fields>
                </register>
                <register offset="0x11c" name="kernel2_2" access="W" description="Data signal of kernel2" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel2" access="W" description="Bit 63 to 32 of kernel2"/>
                    </fields>
                </register>
                <register offset="0x124" name="bias2_1" access="W" description="Data signal of bias2" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias2" access="W" description="Bit 31 to 0 of bias2"/>
                    </fields>
                </register>
                <register offset="0x128" name="bias2_2" access="W" description="Data signal of bias2" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias2" access="W" description="Bit 63 to 32 of bias2"/>
                    </fields>
                </register>
                <register offset="0x130" name="afterAct2_1" access="W" description="Data signal of afterAct2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterAct2" access="W" description="Bit 31 to 0 of afterAct2"/>
                    </fields>
                </register>
                <register offset="0x134" name="afterAct2_2" access="W" description="Data signal of afterAct2" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterAct2" access="W" description="Bit 63 to 32 of afterAct2"/>
                    </fields>
                </register>
                <register offset="0x13c" name="QKV_1" access="W" description="Data signal of QKV" range="32">
                    <fields>
                        <field offset="0" width="32" name="QKV" access="W" description="Bit 31 to 0 of QKV"/>
                    </fields>
                </register>
                <register offset="0x140" name="QKV_2" access="W" description="Data signal of QKV" range="32">
                    <fields>
                        <field offset="0" width="32" name="QKV" access="W" description="Bit 63 to 32 of QKV"/>
                    </fields>
                </register>
                <register offset="0x148" name="buffer_out_1" access="W" description="Data signal of buffer_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_out" access="W" description="Bit 31 to 0 of buffer_out"/>
                    </fields>
                </register>
                <register offset="0x14c" name="buffer_out_2" access="W" description="Data signal of buffer_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_out" access="W" description="Bit 63 to 32 of buffer_out"/>
                    </fields>
                </register>
                <register offset="0x154" name="buffer_result_1" access="W" description="Data signal of buffer_result" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_result" access="W" description="Bit 31 to 0 of buffer_result"/>
                    </fields>
                </register>
                <register offset="0x158" name="buffer_result_2" access="W" description="Data signal of buffer_result" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_result" access="W" description="Bit 63 to 32 of buffer_result"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="buffer_DataIn_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="afterNorm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="norm1_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="norm1_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="norm1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="norm1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="afterPad"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="afterRearrangeX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="afterPad1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="afterConv1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="kernel1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="bias1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="in_qk"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="in_q"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="in_k"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="afterQKMultiplication"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="afterSoftmax"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="afterRearrangeX2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="afterQKXMultiplication"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="244" argName="afterRearrangeQKX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="afterPad2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="268" argName="afterConv2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="kernel2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="292" argName="bias2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="afterAct2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="316" argName="QKV"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="buffer_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="340" argName="buffer_result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="buffer_DataIn_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="buffer_DataIn_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="buffer_result"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="buffer_result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterNorm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterNorm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterPad"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterPad"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeX"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeX"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterPad1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterPad1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterConv1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterConv1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="kernel1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="kernel1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="bias1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_qk"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in_qk"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_q"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in_q"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_k"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in_k"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterQKMultiplication"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterQKMultiplication"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterSoftmax"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterSoftmax"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeX2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeX2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterQKXMultiplication"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterQKXMultiplication"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeQKX"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeQKX"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterPad2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterPad2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterConv2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterConv2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="kernel2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="kernel2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="bias2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterAct2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterAct2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="QKV"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="QKV"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="buffer_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="buffer_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 9, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">buffer_DataIn_1_1, 0x10, 32, W, Data signal of buffer_DataIn_1, </column>
                    <column name="s_axi_control">buffer_DataIn_1_2, 0x14, 32, W, Data signal of buffer_DataIn_1, </column>
                    <column name="s_axi_control">afterNorm_1, 0x1c, 32, W, Data signal of afterNorm, </column>
                    <column name="s_axi_control">afterNorm_2, 0x20, 32, W, Data signal of afterNorm, </column>
                    <column name="s_axi_control">norm1_mean_1, 0x28, 32, W, Data signal of norm1_mean, </column>
                    <column name="s_axi_control">norm1_mean_2, 0x2c, 32, W, Data signal of norm1_mean, </column>
                    <column name="s_axi_control">norm1_var_1, 0x34, 32, W, Data signal of norm1_var, </column>
                    <column name="s_axi_control">norm1_var_2, 0x38, 32, W, Data signal of norm1_var, </column>
                    <column name="s_axi_control">norm1_weight_1, 0x40, 32, W, Data signal of norm1_weight, </column>
                    <column name="s_axi_control">norm1_weight_2, 0x44, 32, W, Data signal of norm1_weight, </column>
                    <column name="s_axi_control">norm1_bias_1, 0x4c, 32, W, Data signal of norm1_bias, </column>
                    <column name="s_axi_control">norm1_bias_2, 0x50, 32, W, Data signal of norm1_bias, </column>
                    <column name="s_axi_control">afterPad_1, 0x58, 32, W, Data signal of afterPad, </column>
                    <column name="s_axi_control">afterPad_2, 0x5c, 32, W, Data signal of afterPad, </column>
                    <column name="s_axi_control">afterRearrangeX_1, 0x64, 32, W, Data signal of afterRearrangeX, </column>
                    <column name="s_axi_control">afterRearrangeX_2, 0x68, 32, W, Data signal of afterRearrangeX, </column>
                    <column name="s_axi_control">afterPad1_1, 0x70, 32, W, Data signal of afterPad1, </column>
                    <column name="s_axi_control">afterPad1_2, 0x74, 32, W, Data signal of afterPad1, </column>
                    <column name="s_axi_control">afterConv1_1, 0x7c, 32, W, Data signal of afterConv1, </column>
                    <column name="s_axi_control">afterConv1_2, 0x80, 32, W, Data signal of afterConv1, </column>
                    <column name="s_axi_control">kernel1_1, 0x88, 32, W, Data signal of kernel1, </column>
                    <column name="s_axi_control">kernel1_2, 0x8c, 32, W, Data signal of kernel1, </column>
                    <column name="s_axi_control">bias1_1, 0x94, 32, W, Data signal of bias1, </column>
                    <column name="s_axi_control">bias1_2, 0x98, 32, W, Data signal of bias1, </column>
                    <column name="s_axi_control">in_qk_1, 0xa0, 32, W, Data signal of in_qk, </column>
                    <column name="s_axi_control">in_qk_2, 0xa4, 32, W, Data signal of in_qk, </column>
                    <column name="s_axi_control">in_q_1, 0xac, 32, W, Data signal of in_q, </column>
                    <column name="s_axi_control">in_q_2, 0xb0, 32, W, Data signal of in_q, </column>
                    <column name="s_axi_control">in_k_1, 0xb8, 32, W, Data signal of in_k, </column>
                    <column name="s_axi_control">in_k_2, 0xbc, 32, W, Data signal of in_k, </column>
                    <column name="s_axi_control">afterQKMultiplication_1, 0xc4, 32, W, Data signal of afterQKMultiplication, </column>
                    <column name="s_axi_control">afterQKMultiplication_2, 0xc8, 32, W, Data signal of afterQKMultiplication, </column>
                    <column name="s_axi_control">afterSoftmax_1, 0xd0, 32, W, Data signal of afterSoftmax, </column>
                    <column name="s_axi_control">afterSoftmax_2, 0xd4, 32, W, Data signal of afterSoftmax, </column>
                    <column name="s_axi_control">afterRearrangeX2_1, 0xdc, 32, W, Data signal of afterRearrangeX2, </column>
                    <column name="s_axi_control">afterRearrangeX2_2, 0xe0, 32, W, Data signal of afterRearrangeX2, </column>
                    <column name="s_axi_control">afterQKXMultiplication_1, 0xe8, 32, W, Data signal of afterQKXMultiplication, </column>
                    <column name="s_axi_control">afterQKXMultiplication_2, 0xec, 32, W, Data signal of afterQKXMultiplication, </column>
                    <column name="s_axi_control">afterRearrangeQKX_1, 0xf4, 32, W, Data signal of afterRearrangeQKX, </column>
                    <column name="s_axi_control">afterRearrangeQKX_2, 0xf8, 32, W, Data signal of afterRearrangeQKX, </column>
                    <column name="s_axi_control">afterPad2_1, 0x100, 32, W, Data signal of afterPad2, </column>
                    <column name="s_axi_control">afterPad2_2, 0x104, 32, W, Data signal of afterPad2, </column>
                    <column name="s_axi_control">afterConv2_1, 0x10c, 32, W, Data signal of afterConv2, </column>
                    <column name="s_axi_control">afterConv2_2, 0x110, 32, W, Data signal of afterConv2, </column>
                    <column name="s_axi_control">kernel2_1, 0x118, 32, W, Data signal of kernel2, </column>
                    <column name="s_axi_control">kernel2_2, 0x11c, 32, W, Data signal of kernel2, </column>
                    <column name="s_axi_control">bias2_1, 0x124, 32, W, Data signal of bias2, </column>
                    <column name="s_axi_control">bias2_2, 0x128, 32, W, Data signal of bias2, </column>
                    <column name="s_axi_control">afterAct2_1, 0x130, 32, W, Data signal of afterAct2, </column>
                    <column name="s_axi_control">afterAct2_2, 0x134, 32, W, Data signal of afterAct2, </column>
                    <column name="s_axi_control">QKV_1, 0x13c, 32, W, Data signal of QKV, </column>
                    <column name="s_axi_control">QKV_2, 0x140, 32, W, Data signal of QKV, </column>
                    <column name="s_axi_control">buffer_out_1, 0x148, 32, W, Data signal of buffer_out, </column>
                    <column name="s_axi_control">buffer_out_2, 0x14c, 32, W, Data signal of buffer_out, </column>
                    <column name="s_axi_control">buffer_result_1, 0x154, 32, W, Data signal of buffer_result, </column>
                    <column name="s_axi_control">buffer_result_2, 0x158, 32, W, Data signal of buffer_result, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="buffer_DataIn_1">inout, float*</column>
                    <column name="afterNorm">inout, float*</column>
                    <column name="norm1_mean">inout, float*</column>
                    <column name="norm1_var">inout, float*</column>
                    <column name="norm1_weight">inout, float*</column>
                    <column name="norm1_bias">inout, float*</column>
                    <column name="afterPad">inout, float*</column>
                    <column name="afterRearrangeX">inout, float*</column>
                    <column name="afterPad1">inout, float*</column>
                    <column name="afterConv1">inout, float*</column>
                    <column name="kernel1">inout, float*</column>
                    <column name="bias1">inout, float*</column>
                    <column name="in_qk">inout, float*</column>
                    <column name="in_q">inout, float*</column>
                    <column name="in_k">inout, float*</column>
                    <column name="afterQKMultiplication">inout, float*</column>
                    <column name="afterSoftmax">inout, float*</column>
                    <column name="afterRearrangeX2">inout, float*</column>
                    <column name="afterQKXMultiplication">inout, float*</column>
                    <column name="afterRearrangeQKX">inout, float*</column>
                    <column name="afterPad2">inout, float*</column>
                    <column name="afterConv2">inout, float*</column>
                    <column name="kernel2">inout, float*</column>
                    <column name="bias2">inout, float*</column>
                    <column name="afterAct2">inout, float*</column>
                    <column name="QKV">inout, float*</column>
                    <column name="buffer_out">inout, float*</column>
                    <column name="buffer_result">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="buffer_DataIn_1">m_axi_gmem0, interface, , </column>
                    <column name="buffer_DataIn_1">s_axi_control, register, offset, name=buffer_DataIn_1_1 offset=0x10 range=32</column>
                    <column name="buffer_DataIn_1">s_axi_control, register, offset, name=buffer_DataIn_1_2 offset=0x14 range=32</column>
                    <column name="afterNorm">m_axi_gmem1, interface, , </column>
                    <column name="afterNorm">s_axi_control, register, offset, name=afterNorm_1 offset=0x1c range=32</column>
                    <column name="afterNorm">s_axi_control, register, offset, name=afterNorm_2 offset=0x20 range=32</column>
                    <column name="norm1_mean">m_axi_gmem, interface, , </column>
                    <column name="norm1_mean">s_axi_control, register, offset, name=norm1_mean_1 offset=0x28 range=32</column>
                    <column name="norm1_mean">s_axi_control, register, offset, name=norm1_mean_2 offset=0x2c range=32</column>
                    <column name="norm1_var">m_axi_gmem, interface, , </column>
                    <column name="norm1_var">s_axi_control, register, offset, name=norm1_var_1 offset=0x34 range=32</column>
                    <column name="norm1_var">s_axi_control, register, offset, name=norm1_var_2 offset=0x38 range=32</column>
                    <column name="norm1_weight">m_axi_gmem, interface, , </column>
                    <column name="norm1_weight">s_axi_control, register, offset, name=norm1_weight_1 offset=0x40 range=32</column>
                    <column name="norm1_weight">s_axi_control, register, offset, name=norm1_weight_2 offset=0x44 range=32</column>
                    <column name="norm1_bias">m_axi_gmem, interface, , </column>
                    <column name="norm1_bias">s_axi_control, register, offset, name=norm1_bias_1 offset=0x4c range=32</column>
                    <column name="norm1_bias">s_axi_control, register, offset, name=norm1_bias_2 offset=0x50 range=32</column>
                    <column name="afterPad">m_axi_gmem, interface, , </column>
                    <column name="afterPad">s_axi_control, register, offset, name=afterPad_1 offset=0x58 range=32</column>
                    <column name="afterPad">s_axi_control, register, offset, name=afterPad_2 offset=0x5c range=32</column>
                    <column name="afterRearrangeX">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeX">s_axi_control, register, offset, name=afterRearrangeX_1 offset=0x64 range=32</column>
                    <column name="afterRearrangeX">s_axi_control, register, offset, name=afterRearrangeX_2 offset=0x68 range=32</column>
                    <column name="afterPad1">m_axi_gmem, interface, , </column>
                    <column name="afterPad1">s_axi_control, register, offset, name=afterPad1_1 offset=0x70 range=32</column>
                    <column name="afterPad1">s_axi_control, register, offset, name=afterPad1_2 offset=0x74 range=32</column>
                    <column name="afterConv1">m_axi_gmem, interface, , </column>
                    <column name="afterConv1">s_axi_control, register, offset, name=afterConv1_1 offset=0x7c range=32</column>
                    <column name="afterConv1">s_axi_control, register, offset, name=afterConv1_2 offset=0x80 range=32</column>
                    <column name="kernel1">m_axi_gmem, interface, , </column>
                    <column name="kernel1">s_axi_control, register, offset, name=kernel1_1 offset=0x88 range=32</column>
                    <column name="kernel1">s_axi_control, register, offset, name=kernel1_2 offset=0x8c range=32</column>
                    <column name="bias1">m_axi_gmem, interface, , </column>
                    <column name="bias1">s_axi_control, register, offset, name=bias1_1 offset=0x94 range=32</column>
                    <column name="bias1">s_axi_control, register, offset, name=bias1_2 offset=0x98 range=32</column>
                    <column name="in_qk">m_axi_gmem, interface, , </column>
                    <column name="in_qk">s_axi_control, register, offset, name=in_qk_1 offset=0xa0 range=32</column>
                    <column name="in_qk">s_axi_control, register, offset, name=in_qk_2 offset=0xa4 range=32</column>
                    <column name="in_q">m_axi_gmem, interface, , </column>
                    <column name="in_q">s_axi_control, register, offset, name=in_q_1 offset=0xac range=32</column>
                    <column name="in_q">s_axi_control, register, offset, name=in_q_2 offset=0xb0 range=32</column>
                    <column name="in_k">m_axi_gmem, interface, , </column>
                    <column name="in_k">s_axi_control, register, offset, name=in_k_1 offset=0xb8 range=32</column>
                    <column name="in_k">s_axi_control, register, offset, name=in_k_2 offset=0xbc range=32</column>
                    <column name="afterQKMultiplication">m_axi_gmem, interface, , </column>
                    <column name="afterQKMultiplication">s_axi_control, register, offset, name=afterQKMultiplication_1 offset=0xc4 range=32</column>
                    <column name="afterQKMultiplication">s_axi_control, register, offset, name=afterQKMultiplication_2 offset=0xc8 range=32</column>
                    <column name="afterSoftmax">m_axi_gmem, interface, , </column>
                    <column name="afterSoftmax">s_axi_control, register, offset, name=afterSoftmax_1 offset=0xd0 range=32</column>
                    <column name="afterSoftmax">s_axi_control, register, offset, name=afterSoftmax_2 offset=0xd4 range=32</column>
                    <column name="afterRearrangeX2">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeX2">s_axi_control, register, offset, name=afterRearrangeX2_1 offset=0xdc range=32</column>
                    <column name="afterRearrangeX2">s_axi_control, register, offset, name=afterRearrangeX2_2 offset=0xe0 range=32</column>
                    <column name="afterQKXMultiplication">m_axi_gmem, interface, , </column>
                    <column name="afterQKXMultiplication">s_axi_control, register, offset, name=afterQKXMultiplication_1 offset=0xe8 range=32</column>
                    <column name="afterQKXMultiplication">s_axi_control, register, offset, name=afterQKXMultiplication_2 offset=0xec range=32</column>
                    <column name="afterRearrangeQKX">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeQKX">s_axi_control, register, offset, name=afterRearrangeQKX_1 offset=0xf4 range=32</column>
                    <column name="afterRearrangeQKX">s_axi_control, register, offset, name=afterRearrangeQKX_2 offset=0xf8 range=32</column>
                    <column name="afterPad2">m_axi_gmem, interface, , </column>
                    <column name="afterPad2">s_axi_control, register, offset, name=afterPad2_1 offset=0x100 range=32</column>
                    <column name="afterPad2">s_axi_control, register, offset, name=afterPad2_2 offset=0x104 range=32</column>
                    <column name="afterConv2">m_axi_gmem, interface, , </column>
                    <column name="afterConv2">s_axi_control, register, offset, name=afterConv2_1 offset=0x10c range=32</column>
                    <column name="afterConv2">s_axi_control, register, offset, name=afterConv2_2 offset=0x110 range=32</column>
                    <column name="kernel2">m_axi_gmem, interface, , </column>
                    <column name="kernel2">s_axi_control, register, offset, name=kernel2_1 offset=0x118 range=32</column>
                    <column name="kernel2">s_axi_control, register, offset, name=kernel2_2 offset=0x11c range=32</column>
                    <column name="bias2">m_axi_gmem, interface, , </column>
                    <column name="bias2">s_axi_control, register, offset, name=bias2_1 offset=0x124 range=32</column>
                    <column name="bias2">s_axi_control, register, offset, name=bias2_2 offset=0x128 range=32</column>
                    <column name="afterAct2">m_axi_gmem, interface, , </column>
                    <column name="afterAct2">s_axi_control, register, offset, name=afterAct2_1 offset=0x130 range=32</column>
                    <column name="afterAct2">s_axi_control, register, offset, name=afterAct2_2 offset=0x134 range=32</column>
                    <column name="QKV">m_axi_gmem, interface, , </column>
                    <column name="QKV">s_axi_control, register, offset, name=QKV_1 offset=0x13c range=32</column>
                    <column name="QKV">s_axi_control, register, offset, name=QKV_2 offset=0x140 range=32</column>
                    <column name="buffer_out">m_axi_gmem, interface, , </column>
                    <column name="buffer_out">s_axi_control, register, offset, name=buffer_out_1 offset=0x148 range=32</column>
                    <column name="buffer_out">s_axi_control, register, offset, name=buffer_out_2 offset=0x14c range=32</column>
                    <column name="buffer_result">m_axi_gmem0, interface, , </column>
                    <column name="buffer_result">s_axi_control, register, offset, name=buffer_result_1 offset=0x154 range=32</column>
                    <column name="buffer_result">s_axi_control, register, offset, name=buffer_result_2 offset=0x158 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem">VITIS_LOOP_584_3, read, variable, 32, kernel_attention.cpp:584:35</column>
                    <column name="m_axi_gmem">VITIS_LOOP_584_3, write, variable, 32, kernel_attention.cpp:584:35</column>
                    <column name="m_axi_gmem">VITIS_LOOP_41_2, read, 3920, 32, kernel_attention.cpp:41:30</column>
                    <column name="m_axi_gmem">VITIS_LOOP_206_3, write, variable, 32, kernel_attention.cpp:206:35</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_371_2, read, 15680, 32, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_371_2, write, 15680, 32, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_17_2, read, 15680, 32, kernel_attention.cpp:17:26</column>
                    <column name="m_axi_gmem">VITIS_LOOP_17_2, write, 15680, 32, kernel_attention.cpp:17:26</column>
                    <column name="m_axi_gmem">VITIS_LOOP_84_4, read, 28, 32, kernel_attention.cpp:84:34</column>
                    <column name="m_axi_gmem">VITIS_LOOP_230_1, write, 38416, 32, kernel_attention.cpp:230:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_110_1, read, 15680, 32, kernel_attention.cpp:110:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_177_1, read, 15680, 32, kernel_attention.cpp:177:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_511_1, read, 47040, 32, kernel_attention.cpp:511:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_146_2, read, 47040, 32, kernel_attention.cpp:146:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_268_2, read, 47040, 32, kernel_attention.cpp:268:27</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_268_2, write, 47040, 32, kernel_attention.cpp:268:27</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">in_k, VITIS_LOOP_47_5, Access store is in the conditional branch, 214-232, kernel_attention.cpp:47:42</column>
                    <column name="m_axi_gmem">in_q, VITIS_LOOP_47_5, Access store is in the conditional branch, 214-232, kernel_attention.cpp:47:42</column>
                    <column name="m_axi_gmem">in_qk, VITIS_LOOP_39_1, Stride is incompatible, 214-230, kernel_attention.cpp:39:23</column>
                    <column name="m_axi_gmem">afterRearrangeX, VITIS_LOOP_88_6, Stride is incompatible, 214-230, kernel_attention.cpp:88:42</column>
                    <column name="m_axi_gmem">afterPad, VITIS_LOOP_82_3, Stride is incompatible, 214-230, kernel_attention.cpp:82:30</column>
                    <column name="m_axi_gmem">afterQKMultiplication, count_sum, Stride is incompatible, 214-230, kernel_attention.cpp:234:17</column>
                    <column name="m_axi_gmem">afterRearrangeX2, VITIS_LOOP_118_5, Stride is incompatible, 214-230, kernel_attention.cpp:118:39</column>
                    <column name="m_axi_gmem">afterRearrangeQKX, VITIS_LOOP_184_5, Stride is incompatible, 214-230, kernel_attention.cpp:184:39</column>
                    <column name="m_axi_gmem">afterAct2, VITIS_LOOP_517_4, Access store is in the conditional branch, 214-232, kernel_attention.cpp:517:39</column>
                    <column name="m_axi_gmem">afterAct2, VITIS_LOOP_517_4, Access store is in the conditional branch, 214-232, kernel_attention.cpp:517:39</column>
                    <column name="m_axi_gmem">buffer_out, VITIS_LOOP_154_6, Stride is incompatible, 214-230, kernel_attention.cpp:154:43</column>
                    <column name="m_axi_gmemgmem">out, Output_Channel, Access load is in the conditional branch, 214-232, kernel_attention.cpp:330:25</column>
                    <column name="m_axi_gmemgmem">out, Output_Channel, Access load is in the conditional branch, 214-232, kernel_attention.cpp:330:25</column>
                    <column name="m_axi_gmemgmem">bias, Output_Channel, Access load is in the conditional branch, 214-232, kernel_attention.cpp:330:25</column>
                    <column name="m_axi_gmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention.cpp:330:25</column>
                    <column name="m_axi_gmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention.cpp:330:25</column>
                    <column name="m_axi_gmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention.cpp:330:25</column>
                    <column name="m_axi_gmemgmem">afterAct, VITIS_LOOP_582_2, Access call is in the conditional branch, 214-232, kernel_attention.cpp:582:31</column>
                    <column name="m_axi_gmemgmem">buffer_result, VITIS_LOOP_582_2, Access call is in the conditional branch, 214-232, kernel_attention.cpp:582:31</column>
                    <column name="m_axi_gmemgmem">in_k, VITIS_LOOP_207_4, Stride is incompatible, 214-230, kernel_attention.cpp:207:39</column>
                    <column name="m_axi_gmemgmem">in_q, VITIS_LOOP_206_3, Access call is in the conditional branch, 214-232, kernel_attention.cpp:206:35</column>
                    <column name="m_axi_gmemgmem">afterQKMultiplication, VITIS_LOOP_205_2, Access call is in the conditional branch, 214-232, kernel_attention.cpp:205:31</column>
                    <column name="m_axi_gmem">in_qk, VITIS_LOOP_47_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:47:42</column>
                    <column name="m_axi_gmem">buffer_out, VITIS_LOOP_270_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:270:35</column>
                    <column name="m_axi_gmem0">buffer_result, VITIS_LOOP_270_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:270:35</column>
                    <column name="m_axi_gmem">QKV, VITIS_LOOP_154_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:154:43</column>
                    <column name="m_axi_gmem">afterConv2, VITIS_LOOP_517_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:517:39</column>
                    <column name="m_axi_gmem">afterQKXMultiplication, VITIS_LOOP_184_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:184:39</column>
                    <column name="m_axi_gmem">afterRearrangeX, VITIS_LOOP_118_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:118:39</column>
                    <column name="m_axi_gmem">afterSoftmax, count_sum, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:234:17</column>
                    <column name="m_axi_gmem">afterQKMultiplication, VITIS_LOOP_236_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:236:39</column>
                    <column name="m_axi_gmem">afterQKMultiplication, count_sum, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:234:17</column>
                    <column name="m_axi_gmem">afterPad, VITIS_LOOP_88_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:88:42</column>
                    <column name="m_axi_gmem1">afterNorm, VITIS_LOOP_19_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:19:34</column>
                    <column name="m_axi_gmem">afterPad, VITIS_LOOP_19_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:19:34</column>
                    <column name="m_axi_gmem0">buffer_DataIn_1, VITIS_LOOP_375_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:375:35</column>
                    <column name="m_axi_gmem1">afterNorm, VITIS_LOOP_375_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:375:35</column>
                    <column name="m_axi_gmem">norm1_mean, VITIS_LOOP_371_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem">norm1_var, VITIS_LOOP_371_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem">norm1_weight, VITIS_LOOP_371_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem">norm1_bias, VITIS_LOOP_371_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmemgmem">afterAct, VITIS_LOOP_584_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:584:35</column>
                    <column name="m_axi_gmemgmem">buffer_result, VITIS_LOOP_584_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:584:35</column>
                    <column name="m_axi_gmemgmem">afterQKMultiplication, VITIS_LOOP_206_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:206:35</column>
                    <column name="m_axi_gmemgmem">in_q, VITIS_LOOP_207_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention.cpp:207:39</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention.cpp:207:39</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention.cpp:371:27</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention.cpp:230:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="kernel_attention.cpp:634" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = buffer_DataIn_1 bundle = gmem0 depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:637" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterNorm bundle = gmem1 depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:639" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = norm1_mean depth = 80"/>
        <Pragma type="interface" location="kernel_attention.cpp:640" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = norm1_var depth = 80"/>
        <Pragma type="interface" location="kernel_attention.cpp:641" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = norm1_weight depth = 80"/>
        <Pragma type="interface" location="kernel_attention.cpp:642" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = norm1_bias depth = 80"/>
        <Pragma type="interface" location="kernel_attention.cpp:646" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterPad depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:649" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterRearrangeX depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:651" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterPad1 depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:652" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterConv1 depth = 31360"/>
        <Pragma type="interface" location="kernel_attention.cpp:653" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = kernel1 depth = 12800"/>
        <Pragma type="interface" location="kernel_attention.cpp:654" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = bias1 depth = 160"/>
        <Pragma type="interface" location="kernel_attention.cpp:656" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = in_qk depth = 31360"/>
        <Pragma type="interface" location="kernel_attention.cpp:658" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = in_q depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:660" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = in_k depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:662" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterQKMultiplication depth = 38416"/>
        <Pragma type="interface" location="kernel_attention.cpp:664" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterSoftmax depth = 38416"/>
        <Pragma type="interface" location="kernel_attention.cpp:666" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterRearrangeX2 depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:668" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterQKXMultiplication depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:670" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterRearrangeQKX depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:672" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterPad2 depth = 15680"/>
        <Pragma type="interface" location="kernel_attention.cpp:673" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterConv2 depth = 47040"/>
        <Pragma type="interface" location="kernel_attention.cpp:674" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = kernel2 depth = 19200"/>
        <Pragma type="interface" location="kernel_attention.cpp:675" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = bias2 depth = 240"/>
        <Pragma type="interface" location="kernel_attention.cpp:676" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = afterAct2 depth = 47040"/>
        <Pragma type="interface" location="kernel_attention.cpp:678" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = QKV depth = 47040"/>
        <Pragma type="interface" location="kernel_attention.cpp:680" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = buffer_out depth = 47040"/>
        <Pragma type="interface" location="kernel_attention.cpp:682" status="valid" parentFunction="kernel_attention" variable="" isDirective="0" options="m_axi port = buffer_result bundle = gmem0 depth = 47040"/>
    </PragmaReport>
</profile>

