[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|AXI4LiteSlave_1",
    "duplicate":"~Top|Top/vga:VGA/slave:AXI4LiteSlave_1",
    "index":0.02531645569620253
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|AXI4LiteSlave_2",
    "duplicate":"~Top|Top/uart:Uart/slave:AXI4LiteSlave_1",
    "index":0.05063291139240506
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/instruction:PipelineRegister",
    "index":0.21518987341772153
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_1",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/instruction_address:PipelineRegister_1",
    "index":0.22784810126582278
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_2",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/interrupt_flag:PipelineRegister_2",
    "index":0.24050632911392406
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_3",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/btb_predicted_taken:PipelineRegister_3",
    "index":0.25316455696202533
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_4",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/btb_predicted_target:PipelineRegister_2",
    "index":0.26582278481012656
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_5",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/ras_predicted_valid:PipelineRegister_3",
    "index":0.27848101265822783
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_6",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/ras_predicted_target:PipelineRegister_2",
    "index":0.2911392405063291
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_7",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/ibtb_predicted_valid:PipelineRegister_3",
    "index":0.3037974683544304
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_8",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/ibtb_predicted_target:PipelineRegister_2",
    "index":0.31645569620253167
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_9",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/instruction:PipelineRegister",
    "index":0.35443037974683544
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_10",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/instruction_address:PipelineRegister_1",
    "index":0.3670886075949367
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_11",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_reg1_read_address:PipelineRegister_11",
    "index":0.379746835443038
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_12",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_reg2_read_address:PipelineRegister_11",
    "index":0.3924050632911392
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_13",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_write_enable:PipelineRegister_3",
    "index":0.4050632911392405
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_14",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_write_address:PipelineRegister_11",
    "index":0.4177215189873418
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_15",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_write_source:PipelineRegister_15",
    "index":0.43037974683544306
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_16",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/reg1_data:PipelineRegister_2",
    "index":0.4430379746835443
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_17",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/reg2_data:PipelineRegister_2",
    "index":0.45569620253164556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_18",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/immediate:PipelineRegister_2",
    "index":0.46835443037974683
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_19",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/aluop1_source:PipelineRegister_3",
    "index":0.4810126582278481
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_20",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/aluop2_source:PipelineRegister_3",
    "index":0.4936708860759494
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_21",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/csr_write_enable:PipelineRegister_3",
    "index":0.5063291139240507
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_23",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/memory_read_enable:PipelineRegister_3",
    "index":0.5316455696202531
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_24",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/memory_write_enable:PipelineRegister_3",
    "index":0.5443037974683544
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_25",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/csr_read_data:PipelineRegister_2",
    "index":0.5569620253164557
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_26",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/regs_write_enable:PipelineRegister_3",
    "index":0.620253164556962
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_27",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/regs_write_source:PipelineRegister_15",
    "index":0.6329113924050633
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_28",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/regs_write_address:PipelineRegister_11",
    "index":0.6455696202531646
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_29",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/instruction_address:PipelineRegister_2",
    "index":0.6582278481012658
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_31",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/reg2_data:PipelineRegister_2",
    "index":0.6835443037974683
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_32",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/alu_result:PipelineRegister_2",
    "index":0.6962025316455697
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_33",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/memory_read_enable:PipelineRegister_3",
    "index":0.7088607594936709
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_34",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/memory_write_enable:PipelineRegister_3",
    "index":0.7215189873417721
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_35",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/csr_read_data:PipelineRegister_2",
    "index":0.7341772151898734
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_36",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/alu_result:PipelineRegister_2",
    "index":0.7721518987341772
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_37",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/memory_read_data:PipelineRegister_2",
    "index":0.7848101265822784
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_38",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/regs_write_enable:PipelineRegister_3",
    "index":0.7974683544303798
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_39",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/regs_write_source:PipelineRegister_15",
    "index":0.810126582278481
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_40",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/regs_write_address:PipelineRegister_11",
    "index":0.8227848101265823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_41",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/instruction_address:PipelineRegister_2",
    "index":0.8354430379746836
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_42",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/csr_read_data:PipelineRegister_2",
    "index":0.8481012658227848
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.AXI4LiteMaster.state",
    "enumTypeName":"bus.AXI4LiteStates"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.MemoryAccessStates",
    "definition":{
      "Idle":0,
      "Read":1,
      "Write":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.MemoryAccess.mem_access_state",
    "enumTypeName":"riscv.core.MemoryAccessStates"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_49",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_48",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_46",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_44",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_42",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_40",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_38",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_36",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_34",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_32",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_30",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_28",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_26",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_24",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_22",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_20",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_18",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_15",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_13",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_11",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_9",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_7",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_5",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_3",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_1",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl.io_alu_funct",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.ALUFunctions",
    "definition":{
      "sll":3,
      "divu":17,
      "sra":9,
      "mulhu":14,
      "div":15,
      "or":6,
      "mulh":12,
      "mulhsu":13,
      "rem":16,
      "slt":4,
      "sub":2,
      "remu":18,
      "add":1,
      "sltu":10,
      "and":7,
      "srl":8,
      "zero":0,
      "mul":11,
      "xor":5
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALU.io_func",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.AXI4LiteSlave_1.state",
    "enumTypeName":"bus.AXI4LiteStates"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Top.TrueDualPortRAM32",
    "name":"TrueDualPortRAM32.v",
    "text":"// SPDX-License-Identifier: MIT\n// True dual-port, dual-clock RAM behavioral model\n// Port A: Write port (CPU clock domain)\n// Port B: Read port (Pixel clock domain)\n\nmodule TrueDualPortRAM32 #(\n    parameter DEPTH = 6144,       // Number of 32-bit words\n    parameter ADDR_WIDTH = 13     // Address width in bits\n) (\n    // Port A: Write port (CPU clock domain)\n    input wire clka,\n    input wire wea,\n    input wire [ADDR_WIDTH-1:0] addra,\n    input wire [31:0] dina,\n\n    // Port B: Read port (Pixel clock domain)\n    input wire clkb,\n    input wire [ADDR_WIDTH-1:0] addrb,\n    output reg [31:0] doutb\n);\n\n    // RAM storage\n    reg [31:0] mem [0:DEPTH-1];\n\n    // Port A: Write port\n    always @(posedge clka) begin\n        if (wea) begin\n            mem[addra] <= dina;\n        end\n    end\n\n    // Port B: Read port\n    always @(posedge clkb) begin\n        doutb <= mem[addrb];\n    end\n\n    // Initialize memory to zero\n    integer i;\n    initial begin\n        for (i = 0; i < DEPTH; i = i + 1) begin\n            mem[i] = 32'h0;\n        end\n    end\n\nendmodule\n"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"bus.AXI4LiteStates",
    "definition":{
      "ReadData":2,
      "WriteAddr":3,
      "WriteResp":5,
      "Idle":0,
      "WriteData":4,
      "ReadAddr":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.AXI4LiteSlave.state",
    "enumTypeName":"bus.AXI4LiteStates"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"4-soc/verilog/verilator"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_cpu_csr_debug_read_data",
    "sources":[
      "~Top|Top>io_cpu_csr_debug_read_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_cpu_debug_read_data",
    "sources":[
      "~Top|Top>io_cpu_debug_read_address"
    ]
  }
]