design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/user/Project/MPW7_resubmission/spectrometer_user_project/openlane/user_project_wrapper,user_project_wrapper,22_12_03_07_35,flow completed,8h45m34s0ms,5h5m12s0ms,14004.125155666252,10.2784,7002.062577833126,7.75,17281.27,71970,0,0,0,0,0,0,-1,-1,0,-1,-1,2953734,558679,-37.43,-37.43,0.0,0.0,0.0,-131.85,-621.5,0.0,0.0,0.0,2091347191.0,0.0,7.39,10.95,0.14,0.66,-1,59535,90856,3203,34281,0,0,0,68923,795,272,509,7996,13567,7615,4345,3965,11800,11762,215,2882,142104,0,144986,10173980.1536,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,52.5,19.047619047619047,52.5,AREA 0,10,50,1,180,180,0.3,0.3,sky130_fd_sc_hd,3
