
*** Running vivado
    with args -log mul_x_inv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mul_x_inv.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mul_x_inv.tcl -notrace
Command: synth_design -top mul_x_inv -part xc7k410tffv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-86] Your Synthesis license expires in 9 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 437.852 ; gain = 100.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul_x_inv' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/polynomial.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/polynomial.v:40]
INFO: [Synth 8-6157] synthesizing module 'mod_a' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/a.v:21]
INFO: [Synth 8-6157] synthesizing module 'mod_d' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_d.v:23]
INFO: [Synth 8-6157] synthesizing module 'mod_i' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_i.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_i' (1#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_i.v:2]
INFO: [Synth 8-6157] synthesizing module 'mod_h' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_h.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_h' (2#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_h.v:2]
INFO: [Synth 8-6157] synthesizing module 'mod_g' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_g.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_g' (3#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_g.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_d' (4#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_d.v:23]
INFO: [Synth 8-6157] synthesizing module 'mod_e' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_e.v:2]
INFO: [Synth 8-6157] synthesizing module 'mod_f' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_f.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_f' (5#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_f.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_e' (6#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_e.v:2]
INFO: [Synth 8-6157] synthesizing module 'mod_b' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_b.v:23]
INFO: [Synth 8-6157] synthesizing module 'mod_c' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_c.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_c' (7#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_c.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mod_b' (8#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_b.v:23]
INFO: [Synth 8-6157] synthesizing module 'mx_mul' [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_xinvmul.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mx_mul' (9#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/mod_xinvmul.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mod_a' (10#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/a.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mul_x_inv' (11#1) [C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.srcs/sources_1/new/polynomial.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 494.074 ; gain = 156.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 494.074 ; gain = 156.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k410tffv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 494.074 ; gain = 156.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 494.074 ; gain = 156.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 15    
	   2 Input      1 Bit         XORs := 64    
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mul_x_inv 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 7     
Module mod_h 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module mod_g 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module mod_d 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module mod_f 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module mod_e 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
Module mod_c 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module mod_b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module mx_mul 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module mod_a 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |    17|
|2     |LUT5 |    10|
|3     |LUT6 |    56|
|4     |IBUF |     8|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    99|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.141 ; gain = 378.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 817.102 ; gain = 492.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utkarsh/Documents/sbox_polynomial/sbox_polynomial.runs/synth_1/mul_x_inv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mul_x_inv_utilization_synth.rpt -pb mul_x_inv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 11:46:21 2020...
