<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_alu.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_mcode.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\i2s_audio\i2s_audio.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\kanji_rom\kanji_rom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\megarom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\megarom_wo_scc.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_channel_mixer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_channel_volume.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_core.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_register.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_selector.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\megarom\scc\scc_tone_generator_5ch.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\memory_mapper\memory_mapper.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\memory_mapper\memory_mapper_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\micom_connect\micom_connect.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\ppi\ppi.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\ppi\ppi_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\sdram\ip_sdram_tangnano20k_c.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\secondary_slot\secondary_slot_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\ssg\ssg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_bus.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_decoder.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_double_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_graphic123m.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_interrupt.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_lcd.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_256byte.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_line_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_register.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_spinforam.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_text12.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_wait_control.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\gowin_pll\gowin_pll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\ram\ip_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\rom\ip_hello_world_rom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\tangnano20k_step8.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\uart\ip_uart.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\uart\ip_uart_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\opll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_dac.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_eg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_lfo.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_op.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_pg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_timinggen.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 16 22:55:18 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangnano20k_step8</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.89s, Elapsed time = 0h 0m 0.886s, Peak memory usage = 516.504MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.411s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.64s, Elapsed time = 0h 0m 0.654s, Peak memory usage = 516.504MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.441s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 516.504MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.147s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.294s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 30s, Elapsed time = 0h 0m 31s, Peak memory usage = 516.504MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.622s, Peak memory usage = 516.504MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.52s, Peak memory usage = 516.504MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 36s, Elapsed time = 0h 0m 37s, Peak memory usage = 516.504MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>97</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2736</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>915</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>230</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>127</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1408</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4908</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT1</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>465</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1667</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2775</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>304</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>304</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>57</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5479(4965 LUT, 304 ALU, 35 RAM16) / 20736</td>
<td>27%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2736 / 15915</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2736 / 15915</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>13 / 46</td>
<td>29%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.6</td>
<td>0.000</td>
<td>139.704</td>
<td> </td>
<td> </td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.9</td>
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.9</td>
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.9</td>
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.6</td>
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>120.207(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>62.313(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>2574</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.844</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ff_a_10_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_z80/u_cz80/ff_a_10_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s8/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s8/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s5/I0</td>
</tr>
<tr>
<td>3.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>3.570</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s1/I3</td>
</tr>
<tr>
<td>3.941</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>4.932</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>5.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>6.435</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_16_s3/I0</td>
</tr>
<tr>
<td>6.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_16_s3/F</td>
</tr>
<tr>
<td>7.426</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_16_s1/I1</td>
</tr>
<tr>
<td>7.981</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_16_s1/F</td>
</tr>
<tr>
<td>8.455</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_16_s0/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_16_s0/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_address_16_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_address_16_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_sdram/ff_address_16_s0</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_address_16_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.142, 47.940%; route: 4.266, 49.375%; tC2Q: 0.232, 2.685%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi/ff_port_c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>2574</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.844</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_2_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>u_z80/u_cz80/ir_2_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s20/I1</td>
</tr>
<tr>
<td>3.134</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s20/F</td>
</tr>
<tr>
<td>3.608</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>4.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s11/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s4/I0</td>
</tr>
<tr>
<td>6.183</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>u_z80/n279_s4/F</td>
</tr>
<tr>
<td>6.657</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>7.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>d_2_s7/F</td>
</tr>
<tr>
<td>7.584</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_7_s5/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_ppi/u_ppi/ff_port_c_7_s5/F</td>
</tr>
<tr>
<td>8.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_2_s3/I1</td>
</tr>
<tr>
<td>9.081</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_2_s3/F</td>
</tr>
<tr>
<td>9.441</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_2_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_2_s1/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ppi/u_ppi/ff_port_c_2_s1</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.213, 49.005%; route: 4.152, 48.296%; tC2Q: 0.232, 2.699%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi/ff_port_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>2574</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.844</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_2_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>u_z80/u_cz80/ir_2_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s4/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s20/I1</td>
</tr>
<tr>
<td>3.134</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s20/F</td>
</tr>
<tr>
<td>3.608</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s11/I1</td>
</tr>
<tr>
<td>4.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s11/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/I1</td>
</tr>
<tr>
<td>5.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s4/I0</td>
</tr>
<tr>
<td>6.183</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>u_z80/n279_s4/F</td>
</tr>
<tr>
<td>6.657</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ppi/u_ppi/n82_s4/I2</td>
</tr>
<tr>
<td>7.110</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ppi/u_ppi/n82_s4/F</td>
</tr>
<tr>
<td>7.584</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ppi/u_ppi/n82_s2/I2</td>
</tr>
<tr>
<td>8.037</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_ppi/u_ppi/n82_s2/F</td>
</tr>
<tr>
<td>8.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ppi/u_ppi/n82_s1/I0</td>
</tr>
<tr>
<td>9.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ppi/u_ppi/n82_s1/F</td>
</tr>
<tr>
<td>9.420</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_0_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_0_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ppi/u_ppi/ff_port_c_0_s0</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_c_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.192, 48.881%; route: 4.152, 48.414%; tC2Q: 0.232, 2.705%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>2574</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.844</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ff_a_10_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_z80/u_cz80/ff_a_10_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s8/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s8/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s5/I0</td>
</tr>
<tr>
<td>3.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>3.570</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s1/I3</td>
</tr>
<tr>
<td>3.941</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_17_s9/I0</td>
</tr>
<tr>
<td>4.932</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>w_sdram_address_17_s9/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n1341_s5/I0</td>
</tr>
<tr>
<td>5.923</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n1341_s5/F</td>
</tr>
<tr>
<td>6.397</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>6.914</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>7.388</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_rd_n_s5/I0</td>
</tr>
<tr>
<td>7.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/ff_rd_n_s5/F</td>
</tr>
<tr>
<td>8.379</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s2/I1</td>
</tr>
<tr>
<td>8.934</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s2/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_is_write_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_is_write_s1/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.066, 47.478%; route: 4.266, 49.813%; tC2Q: 0.232, 2.709%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_rd_n_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>2574</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.844</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ff_a_10_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_z80/u_cz80/ff_a_10_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s8/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s8/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s5/I0</td>
</tr>
<tr>
<td>3.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>3.570</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s1/I3</td>
</tr>
<tr>
<td>3.941</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_17_s9/I0</td>
</tr>
<tr>
<td>4.932</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>w_sdram_address_17_s9/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n1341_s5/I0</td>
</tr>
<tr>
<td>5.923</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n1341_s5/F</td>
</tr>
<tr>
<td>6.397</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>6.914</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>7.388</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_rd_n_s5/I0</td>
</tr>
<tr>
<td>7.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/ff_rd_n_s5/F</td>
</tr>
<tr>
<td>8.379</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n13_s2/I1</td>
</tr>
<tr>
<td>8.934</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n13_s2/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_rd_n_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_rd_n_s1/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_sdram/ff_rd_n_s1</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_rd_n_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.066, 47.478%; route: 4.266, 49.813%; tC2Q: 0.232, 2.709%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
