

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14'
================================================================
* Date:           Mon May 20 14:16:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.361 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_13_VITIS_LOOP_72_14  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    216|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     656|    164|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     319|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     975|    516|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_48s_32s_64_5_1_U53  |mul_48s_32s_64_5_1  |        0|   4|  328|  82|    0|
    |mul_48s_32s_64_5_1_U54  |mul_48s_32s_64_5_1  |        0|   4|  328|  82|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   8|  656| 164|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_fu_373_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln71_1_fu_179_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln71_fu_188_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln72_fu_264_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln73_fu_355_p2         |         +|   0|  0|  11|           3|           3|
    |icmp_ln71_fu_173_p2        |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln72_fu_198_p2        |      icmp|   0|  0|   8|           2|           3|
    |or_ln71_fu_249_p2          |        or|   0|  0|   4|           4|           1|
    |select_ln1273_1_fu_322_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1273_fu_307_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln71_1_fu_220_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln71_2_fu_228_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln71_4_fu_241_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln71_fu_204_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 216|          93|         157|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_70                                 |   9|          2|    3|          6|
    |indvar_flatten36_fu_74                  |   9|          2|    4|          8|
    |j_fu_66                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   20|         40|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |P_prior_V_load_1_reg_465            |  32|   0|   32|          0|
    |P_prior_V_load_reg_460              |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |i_fu_70                             |   3|   0|    3|          0|
    |indvar_flatten36_fu_74              |   4|   0|    4|          0|
    |j_fu_66                             |   2|   0|    2|          0|
    |mul_ln1273_2_reg_490                |  64|   0|   64|          0|
    |select_ln71_1_reg_439               |   3|   0|    3|          0|
    |select_ln71_reg_434                 |   2|   0|    2|          0|
    |tmp_s_reg_495                       |  32|   0|   32|          0|
    |trunc_ln1273_reg_454                |   1|   0|    1|          0|
    |trunc_ln1273_reg_454_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln71_1_reg_439               |  64|  32|    3|          0|
    |select_ln71_reg_434                 |  64|  32|    2|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 319|  64|  196|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14|  return value|
|P_prior_V_address0  |  out|    4|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_ce0       |  out|    1|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_q0        |   in|   32|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_address1  |  out|    4|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_ce1       |  out|    1|   ap_memory|                                                     P_prior_V|         array|
|P_prior_V_q1        |   in|   32|   ap_memory|                                                     P_prior_V|         array|
|K_V_address0        |  out|    3|   ap_memory|                                                           K_V|         array|
|K_V_ce0             |  out|    1|   ap_memory|                                                           K_V|         array|
|K_V_we0             |  out|    1|   ap_memory|                                                           K_V|         array|
|K_V_d0              |  out|   32|   ap_memory|                                                           K_V|         array|
|S_inv_V_0_1         |   in|   32|     ap_none|                                                   S_inv_V_0_1|        scalar|
|S_inv_V_0_0         |   in|   32|     ap_none|                                                   S_inv_V_0_0|        scalar|
|S_inv_V_1_1         |   in|   32|     ap_none|                                                   S_inv_V_1_1|        scalar|
|S_inv_V_1_0         |   in|   32|     ap_none|                                                   S_inv_V_1_0|        scalar|
+--------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

