ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM7_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM7_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM7_Init:
  27              	.LFB131:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  30:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim3_ch3;
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 2


  31:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim3_ch4_up;
  32:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim8_ch4_trig_com;
  33:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim8_ch3;
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c **** /* TIM3 init function */
  36:Core/Src/tim.c **** void MX_TIM3_Init(void)
  37:Core/Src/tim.c **** {
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  44:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  47:Core/Src/tim.c **** 
  48:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  49:Core/Src/tim.c ****   htim3.Instance = TIM3;
  50:Core/Src/tim.c ****   htim3.Init.Prescaler = 13;
  51:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  52:Core/Src/tim.c ****   htim3.Init.Period = 9;
  53:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  66:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  67:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  68:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  80:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c **** }
  83:Core/Src/tim.c **** /* TIM7 init function */
  84:Core/Src/tim.c **** void MX_TIM7_Init(void)
  85:Core/Src/tim.c **** {
  29              		.loc 1 85 1 view -0
  30              		.cfi_startproc
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 3


  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 91 3 view .LVU1
  41              		.loc 1 91 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
  96:Core/Src/tim.c ****   htim7.Instance = TIM7;
  45              		.loc 1 96 3 is_stmt 1 view .LVU3
  46              		.loc 1 96 18 is_stmt 0 view .LVU4
  47 000a 0F48     		ldr	r0, .L7
  48 000c 0F4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
  97:Core/Src/tim.c ****   htim7.Init.Prescaler = 8399;
  50              		.loc 1 97 3 is_stmt 1 view .LVU5
  51              		.loc 1 97 24 is_stmt 0 view .LVU6
  52 0010 42F2CF02 		movw	r2, #8399
  53 0014 4260     		str	r2, [r0, #4]
  98:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  54              		.loc 1 98 3 is_stmt 1 view .LVU7
  55              		.loc 1 98 26 is_stmt 0 view .LVU8
  56 0016 8360     		str	r3, [r0, #8]
  99:Core/Src/tim.c ****   htim7.Init.Period = 19;
  57              		.loc 1 99 3 is_stmt 1 view .LVU9
  58              		.loc 1 99 21 is_stmt 0 view .LVU10
  59 0018 1323     		movs	r3, #19
  60 001a C360     		str	r3, [r0, #12]
 100:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  61              		.loc 1 100 3 is_stmt 1 view .LVU11
  62              		.loc 1 100 32 is_stmt 0 view .LVU12
  63 001c 8023     		movs	r3, #128
  64 001e 8361     		str	r3, [r0, #24]
 101:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
  65              		.loc 1 101 3 is_stmt 1 view .LVU13
  66              		.loc 1 101 7 is_stmt 0 view .LVU14
  67 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
  68              	.LVL0:
  69              		.loc 1 101 6 view .LVU15
  70 0024 50B9     		cbnz	r0, .L5
  71              	.L2:
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 4


 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  72              		.loc 1 105 3 is_stmt 1 view .LVU16
  73              		.loc 1 105 37 is_stmt 0 view .LVU17
  74 0026 0023     		movs	r3, #0
  75 0028 0093     		str	r3, [sp]
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  76              		.loc 1 106 3 is_stmt 1 view .LVU18
  77              		.loc 1 106 33 is_stmt 0 view .LVU19
  78 002a 0193     		str	r3, [sp, #4]
 107:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
  79              		.loc 1 107 3 is_stmt 1 view .LVU20
  80              		.loc 1 107 7 is_stmt 0 view .LVU21
  81 002c 6946     		mov	r1, sp
  82 002e 0648     		ldr	r0, .L7
  83 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  84              	.LVL1:
  85              		.loc 1 107 6 view .LVU22
  86 0034 28B9     		cbnz	r0, .L6
  87              	.L1:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****     Error_Handler();
 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c **** }
  88              		.loc 1 115 1 view .LVU23
  89 0036 03B0     		add	sp, sp, #12
  90              	.LCFI2:
  91              		.cfi_remember_state
  92              		.cfi_def_cfa_offset 4
  93              		@ sp needed
  94 0038 5DF804FB 		ldr	pc, [sp], #4
  95              	.L5:
  96              	.LCFI3:
  97              		.cfi_restore_state
 103:Core/Src/tim.c ****   }
  98              		.loc 1 103 5 is_stmt 1 view .LVU24
  99 003c FFF7FEFF 		bl	Error_Handler
 100              	.LVL2:
 101 0040 F1E7     		b	.L2
 102              	.L6:
 109:Core/Src/tim.c ****   }
 103              		.loc 1 109 5 view .LVU25
 104 0042 FFF7FEFF 		bl	Error_Handler
 105              	.LVL3:
 106              		.loc 1 115 1 is_stmt 0 view .LVU26
 107 0046 F6E7     		b	.L1
 108              	.L8:
 109              		.align	2
 110              	.L7:
 111 0048 00000000 		.word	.LANCHOR0
 112 004c 00140040 		.word	1073746944
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 5


 113              		.cfi_endproc
 114              	.LFE131:
 116              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 117              		.align	1
 118              		.global	HAL_TIM_PWM_MspInit
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 123              	HAL_TIM_PWM_MspInit:
 124              	.LVL4:
 125              	.LFB133:
 116:Core/Src/tim.c **** /* TIM8 init function */
 117:Core/Src/tim.c **** void MX_TIM8_Init(void)
 118:Core/Src/tim.c **** {
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 125:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 126:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 127:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 132:Core/Src/tim.c ****   htim8.Instance = TIM8;
 133:Core/Src/tim.c ****   htim8.Init.Prescaler = 13;
 134:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 135:Core/Src/tim.c ****   htim8.Init.Period = 9;
 136:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 137:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 138:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 139:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 140:Core/Src/tim.c ****   {
 141:Core/Src/tim.c ****     Error_Handler();
 142:Core/Src/tim.c ****   }
 143:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 144:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 153:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 154:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****     Error_Handler();
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 159:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 160:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 161:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 6


 162:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 163:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 164:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 165:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 166:Core/Src/tim.c ****   {
 167:Core/Src/tim.c ****     Error_Handler();
 168:Core/Src/tim.c ****   }
 169:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****     Error_Handler();
 172:Core/Src/tim.c ****   }
 173:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 174:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 175:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 176:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 177:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 178:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 179:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 180:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 181:Core/Src/tim.c ****   {
 182:Core/Src/tim.c ****     Error_Handler();
 183:Core/Src/tim.c ****   }
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 187:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** }
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 192:Core/Src/tim.c **** {
 126              		.loc 1 192 1 is_stmt 1 view -0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 8
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 130              		.loc 1 194 3 view .LVU28
 131              		.loc 1 194 19 is_stmt 0 view .LVU29
 132 0000 0268     		ldr	r2, [r0]
 133              		.loc 1 194 5 view .LVU30
 134 0002 2C4B     		ldr	r3, .L20
 135 0004 9A42     		cmp	r2, r3
 136 0006 00D0     		beq	.L17
 137 0008 7047     		bx	lr
 138              	.L17:
 192:Core/Src/tim.c **** 
 139              		.loc 1 192 1 view .LVU31
 140 000a 10B5     		push	{r4, lr}
 141              	.LCFI4:
 142              		.cfi_def_cfa_offset 8
 143              		.cfi_offset 4, -8
 144              		.cfi_offset 14, -4
 145 000c 82B0     		sub	sp, sp, #8
 146              	.LCFI5:
 147              		.cfi_def_cfa_offset 16
 148 000e 0446     		mov	r4, r0
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 7


 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 199:Core/Src/tim.c ****     /* TIM3 clock enable */
 200:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 149              		.loc 1 200 5 is_stmt 1 view .LVU32
 150              	.LBB2:
 151              		.loc 1 200 5 view .LVU33
 152 0010 0023     		movs	r3, #0
 153 0012 0193     		str	r3, [sp, #4]
 154              		.loc 1 200 5 view .LVU34
 155 0014 284A     		ldr	r2, .L20+4
 156 0016 116C     		ldr	r1, [r2, #64]
 157 0018 41F00201 		orr	r1, r1, #2
 158 001c 1164     		str	r1, [r2, #64]
 159              		.loc 1 200 5 view .LVU35
 160 001e 126C     		ldr	r2, [r2, #64]
 161 0020 02F00202 		and	r2, r2, #2
 162 0024 0192     		str	r2, [sp, #4]
 163              		.loc 1 200 5 view .LVU36
 164 0026 019A     		ldr	r2, [sp, #4]
 165              	.LBE2:
 166              		.loc 1 200 5 view .LVU37
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****     /* TIM3 DMA Init */
 203:Core/Src/tim.c ****     /* TIM3_CH3 Init */
 204:Core/Src/tim.c ****     hdma_tim3_ch3.Instance = DMA1_Stream7;
 167              		.loc 1 204 5 view .LVU38
 168              		.loc 1 204 28 is_stmt 0 view .LVU39
 169 0028 2448     		ldr	r0, .L20+8
 170              	.LVL5:
 171              		.loc 1 204 28 view .LVU40
 172 002a 254A     		ldr	r2, .L20+12
 173 002c 0260     		str	r2, [r0]
 205:Core/Src/tim.c ****     hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 174              		.loc 1 205 5 is_stmt 1 view .LVU41
 175              		.loc 1 205 32 is_stmt 0 view .LVU42
 176 002e 4FF02062 		mov	r2, #167772160
 177 0032 4260     		str	r2, [r0, #4]
 206:Core/Src/tim.c ****     hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 178              		.loc 1 206 5 is_stmt 1 view .LVU43
 179              		.loc 1 206 34 is_stmt 0 view .LVU44
 180 0034 4022     		movs	r2, #64
 181 0036 8260     		str	r2, [r0, #8]
 207:Core/Src/tim.c ****     hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 182              		.loc 1 207 5 is_stmt 1 view .LVU45
 183              		.loc 1 207 34 is_stmt 0 view .LVU46
 184 0038 C360     		str	r3, [r0, #12]
 208:Core/Src/tim.c ****     hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 185              		.loc 1 208 5 is_stmt 1 view .LVU47
 186              		.loc 1 208 31 is_stmt 0 view .LVU48
 187 003a 4FF48062 		mov	r2, #1024
 188 003e 0261     		str	r2, [r0, #16]
 209:Core/Src/tim.c ****     hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 189              		.loc 1 209 5 is_stmt 1 view .LVU49
 190              		.loc 1 209 44 is_stmt 0 view .LVU50
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 8


 191 0040 4FF40062 		mov	r2, #2048
 192 0044 4261     		str	r2, [r0, #20]
 210:Core/Src/tim.c ****     hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 193              		.loc 1 210 5 is_stmt 1 view .LVU51
 194              		.loc 1 210 41 is_stmt 0 view .LVU52
 195 0046 4FF40052 		mov	r2, #8192
 196 004a 8261     		str	r2, [r0, #24]
 211:Core/Src/tim.c ****     hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 197              		.loc 1 211 5 is_stmt 1 view .LVU53
 198              		.loc 1 211 29 is_stmt 0 view .LVU54
 199 004c C361     		str	r3, [r0, #28]
 212:Core/Src/tim.c ****     hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 200              		.loc 1 212 5 is_stmt 1 view .LVU55
 201              		.loc 1 212 33 is_stmt 0 view .LVU56
 202 004e 4FF40032 		mov	r2, #131072
 203 0052 0262     		str	r2, [r0, #32]
 213:Core/Src/tim.c ****     hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 204              		.loc 1 213 5 is_stmt 1 view .LVU57
 205              		.loc 1 213 33 is_stmt 0 view .LVU58
 206 0054 4362     		str	r3, [r0, #36]
 214:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 207              		.loc 1 214 5 is_stmt 1 view .LVU59
 208              		.loc 1 214 9 is_stmt 0 view .LVU60
 209 0056 FFF7FEFF 		bl	HAL_DMA_Init
 210              	.LVL6:
 211              		.loc 1 214 8 view .LVU61
 212 005a 20BB     		cbnz	r0, .L18
 213              	.L11:
 215:Core/Src/tim.c ****     {
 216:Core/Src/tim.c ****       Error_Handler();
 217:Core/Src/tim.c ****     }
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****     __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 214              		.loc 1 219 5 is_stmt 1 view .LVU62
 215              		.loc 1 219 5 view .LVU63
 216 005c 174B     		ldr	r3, .L20+8
 217 005e E362     		str	r3, [r4, #44]
 218              		.loc 1 219 5 view .LVU64
 219 0060 9C63     		str	r4, [r3, #56]
 220              		.loc 1 219 5 view .LVU65
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****     /* TIM3_CH4_UP Init */
 222:Core/Src/tim.c ****     hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 221              		.loc 1 222 5 view .LVU66
 222              		.loc 1 222 31 is_stmt 0 view .LVU67
 223 0062 1848     		ldr	r0, .L20+16
 224 0064 184B     		ldr	r3, .L20+20
 225 0066 0360     		str	r3, [r0]
 223:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 226              		.loc 1 223 5 is_stmt 1 view .LVU68
 227              		.loc 1 223 35 is_stmt 0 view .LVU69
 228 0068 4FF02063 		mov	r3, #167772160
 229 006c 4360     		str	r3, [r0, #4]
 224:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 230              		.loc 1 224 5 is_stmt 1 view .LVU70
 231              		.loc 1 224 37 is_stmt 0 view .LVU71
 232 006e 4023     		movs	r3, #64
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 9


 233 0070 8360     		str	r3, [r0, #8]
 225:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 234              		.loc 1 225 5 is_stmt 1 view .LVU72
 235              		.loc 1 225 37 is_stmt 0 view .LVU73
 236 0072 0023     		movs	r3, #0
 237 0074 C360     		str	r3, [r0, #12]
 226:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 238              		.loc 1 226 5 is_stmt 1 view .LVU74
 239              		.loc 1 226 34 is_stmt 0 view .LVU75
 240 0076 4FF48062 		mov	r2, #1024
 241 007a 0261     		str	r2, [r0, #16]
 227:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 242              		.loc 1 227 5 is_stmt 1 view .LVU76
 243              		.loc 1 227 47 is_stmt 0 view .LVU77
 244 007c 4FF40062 		mov	r2, #2048
 245 0080 4261     		str	r2, [r0, #20]
 228:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 246              		.loc 1 228 5 is_stmt 1 view .LVU78
 247              		.loc 1 228 44 is_stmt 0 view .LVU79
 248 0082 4FF40052 		mov	r2, #8192
 249 0086 8261     		str	r2, [r0, #24]
 229:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 250              		.loc 1 229 5 is_stmt 1 view .LVU80
 251              		.loc 1 229 32 is_stmt 0 view .LVU81
 252 0088 C361     		str	r3, [r0, #28]
 230:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_HIGH;
 253              		.loc 1 230 5 is_stmt 1 view .LVU82
 254              		.loc 1 230 36 is_stmt 0 view .LVU83
 255 008a 4FF40032 		mov	r2, #131072
 256 008e 0262     		str	r2, [r0, #32]
 231:Core/Src/tim.c ****     hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 257              		.loc 1 231 5 is_stmt 1 view .LVU84
 258              		.loc 1 231 36 is_stmt 0 view .LVU85
 259 0090 4362     		str	r3, [r0, #36]
 232:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 260              		.loc 1 232 5 is_stmt 1 view .LVU86
 261              		.loc 1 232 9 is_stmt 0 view .LVU87
 262 0092 FFF7FEFF 		bl	HAL_DMA_Init
 263              	.LVL7:
 264              		.loc 1 232 8 view .LVU88
 265 0096 48B9     		cbnz	r0, .L19
 266              	.L12:
 233:Core/Src/tim.c ****     {
 234:Core/Src/tim.c ****       Error_Handler();
 235:Core/Src/tim.c ****     }
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 238:Core/Src/tim.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 239:Core/Src/tim.c ****     __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 267              		.loc 1 239 5 is_stmt 1 view .LVU89
 268              		.loc 1 239 5 view .LVU90
 269 0098 0A4B     		ldr	r3, .L20+16
 270 009a 2363     		str	r3, [r4, #48]
 271              		.loc 1 239 5 view .LVU91
 272 009c 9C63     		str	r4, [r3, #56]
 273              		.loc 1 239 5 view .LVU92
 240:Core/Src/tim.c ****     __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 10


 274              		.loc 1 240 5 view .LVU93
 275              		.loc 1 240 5 view .LVU94
 276 009e 2362     		str	r3, [r4, #32]
 277              		.loc 1 240 5 view .LVU95
 278 00a0 9C63     		str	r4, [r3, #56]
 279              		.loc 1 240 5 view .LVU96
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 245:Core/Src/tim.c ****   }
 246:Core/Src/tim.c **** }
 280              		.loc 1 246 1 is_stmt 0 view .LVU97
 281 00a2 02B0     		add	sp, sp, #8
 282              	.LCFI6:
 283              		.cfi_remember_state
 284              		.cfi_def_cfa_offset 8
 285              		@ sp needed
 286 00a4 10BD     		pop	{r4, pc}
 287              	.LVL8:
 288              	.L18:
 289              	.LCFI7:
 290              		.cfi_restore_state
 216:Core/Src/tim.c ****     }
 291              		.loc 1 216 7 is_stmt 1 view .LVU98
 292 00a6 FFF7FEFF 		bl	Error_Handler
 293              	.LVL9:
 294 00aa D7E7     		b	.L11
 295              	.L19:
 234:Core/Src/tim.c ****     }
 296              		.loc 1 234 7 view .LVU99
 297 00ac FFF7FEFF 		bl	Error_Handler
 298              	.LVL10:
 299 00b0 F2E7     		b	.L12
 300              	.L21:
 301 00b2 00BF     		.align	2
 302              	.L20:
 303 00b4 00040040 		.word	1073742848
 304 00b8 00380240 		.word	1073887232
 305 00bc 00000000 		.word	.LANCHOR1
 306 00c0 B8600240 		.word	1073897656
 307 00c4 00000000 		.word	.LANCHOR2
 308 00c8 40600240 		.word	1073897536
 309              		.cfi_endproc
 310              	.LFE133:
 312              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 313              		.align	1
 314              		.global	HAL_TIM_Base_MspInit
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	HAL_TIM_Base_MspInit:
 320              	.LVL11:
 321              	.LFB134:
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 249:Core/Src/tim.c **** {
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 11


 322              		.loc 1 249 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 8
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              		.loc 1 249 1 is_stmt 0 view .LVU101
 327 0000 10B5     		push	{r4, lr}
 328              	.LCFI8:
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 4, -8
 331              		.cfi_offset 14, -4
 332 0002 82B0     		sub	sp, sp, #8
 333              	.LCFI9:
 334              		.cfi_def_cfa_offset 16
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM7)
 335              		.loc 1 251 3 is_stmt 1 view .LVU102
 336              		.loc 1 251 20 is_stmt 0 view .LVU103
 337 0004 0368     		ldr	r3, [r0]
 338              		.loc 1 251 5 view .LVU104
 339 0006 384A     		ldr	r2, .L32
 340 0008 9342     		cmp	r3, r2
 341 000a 05D0     		beq	.L28
 342 000c 0446     		mov	r4, r0
 252:Core/Src/tim.c ****   {
 253:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 256:Core/Src/tim.c ****     /* TIM7 clock enable */
 257:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 260:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 261:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 262:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 265:Core/Src/tim.c ****   }
 266:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 343              		.loc 1 266 8 is_stmt 1 view .LVU105
 344              		.loc 1 266 10 is_stmt 0 view .LVU106
 345 000e 374A     		ldr	r2, .L32+4
 346 0010 9342     		cmp	r3, r2
 347 0012 15D0     		beq	.L29
 348              	.LVL12:
 349              	.L22:
 267:Core/Src/tim.c ****   {
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 271:Core/Src/tim.c ****     /* TIM8 clock enable */
 272:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****     /* TIM8 DMA Init */
 275:Core/Src/tim.c ****     /* TIM8_CH4_TRIG_COM Init */
 276:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Instance = DMA2_Stream7;
 277:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 278:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 12


 279:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 280:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 281:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 282:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 283:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Mode = DMA_NORMAL;
 284:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 285:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 286:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 287:Core/Src/tim.c ****     {
 288:Core/Src/tim.c ****       Error_Handler();
 289:Core/Src/tim.c ****     }
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 292:Core/Src/tim.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 293:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);
 294:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 295:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****     /* TIM8_CH3 Init */
 298:Core/Src/tim.c ****     hdma_tim8_ch3.Instance = DMA2_Stream4;
 299:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Channel = DMA_CHANNEL_7;
 300:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 301:Core/Src/tim.c ****     hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 302:Core/Src/tim.c ****     hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 303:Core/Src/tim.c ****     hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 304:Core/Src/tim.c ****     hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 305:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Mode = DMA_NORMAL;
 306:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 307:Core/Src/tim.c ****     hdma_tim8_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 308:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 309:Core/Src/tim.c ****     {
 310:Core/Src/tim.c ****       Error_Handler();
 311:Core/Src/tim.c ****     }
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3);
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 318:Core/Src/tim.c ****   }
 319:Core/Src/tim.c **** }
 350              		.loc 1 319 1 view .LVU107
 351 0014 02B0     		add	sp, sp, #8
 352              	.LCFI10:
 353              		.cfi_remember_state
 354              		.cfi_def_cfa_offset 8
 355              		@ sp needed
 356 0016 10BD     		pop	{r4, pc}
 357              	.LVL13:
 358              	.L28:
 359              	.LCFI11:
 360              		.cfi_restore_state
 257:Core/Src/tim.c **** 
 361              		.loc 1 257 5 is_stmt 1 view .LVU108
 362              	.LBB3:
 257:Core/Src/tim.c **** 
 363              		.loc 1 257 5 view .LVU109
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 13


 364 0018 0022     		movs	r2, #0
 365 001a 0092     		str	r2, [sp]
 257:Core/Src/tim.c **** 
 366              		.loc 1 257 5 view .LVU110
 367 001c 344B     		ldr	r3, .L32+8
 368 001e 196C     		ldr	r1, [r3, #64]
 369 0020 41F02001 		orr	r1, r1, #32
 370 0024 1964     		str	r1, [r3, #64]
 257:Core/Src/tim.c **** 
 371              		.loc 1 257 5 view .LVU111
 372 0026 1B6C     		ldr	r3, [r3, #64]
 373 0028 03F02003 		and	r3, r3, #32
 374 002c 0093     		str	r3, [sp]
 257:Core/Src/tim.c **** 
 375              		.loc 1 257 5 view .LVU112
 376 002e 009B     		ldr	r3, [sp]
 377              	.LBE3:
 257:Core/Src/tim.c **** 
 378              		.loc 1 257 5 view .LVU113
 260:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 379              		.loc 1 260 5 view .LVU114
 380 0030 0521     		movs	r1, #5
 381 0032 3720     		movs	r0, #55
 382              	.LVL14:
 260:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 383              		.loc 1 260 5 is_stmt 0 view .LVU115
 384 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 385              	.LVL15:
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 386              		.loc 1 261 5 is_stmt 1 view .LVU116
 387 0038 3720     		movs	r0, #55
 388 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 389              	.LVL16:
 390 003e E9E7     		b	.L22
 391              	.LVL17:
 392              	.L29:
 272:Core/Src/tim.c **** 
 393              		.loc 1 272 5 view .LVU117
 394              	.LBB4:
 272:Core/Src/tim.c **** 
 395              		.loc 1 272 5 view .LVU118
 396 0040 0023     		movs	r3, #0
 397 0042 0193     		str	r3, [sp, #4]
 272:Core/Src/tim.c **** 
 398              		.loc 1 272 5 view .LVU119
 399 0044 02F59A32 		add	r2, r2, #78848
 400 0048 516C     		ldr	r1, [r2, #68]
 401 004a 41F00201 		orr	r1, r1, #2
 402 004e 5164     		str	r1, [r2, #68]
 272:Core/Src/tim.c **** 
 403              		.loc 1 272 5 view .LVU120
 404 0050 526C     		ldr	r2, [r2, #68]
 405 0052 02F00202 		and	r2, r2, #2
 406 0056 0192     		str	r2, [sp, #4]
 272:Core/Src/tim.c **** 
 407              		.loc 1 272 5 view .LVU121
 408 0058 019A     		ldr	r2, [sp, #4]
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 14


 409              	.LBE4:
 272:Core/Src/tim.c **** 
 410              		.loc 1 272 5 view .LVU122
 276:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 411              		.loc 1 276 5 view .LVU123
 276:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 412              		.loc 1 276 37 is_stmt 0 view .LVU124
 413 005a 2648     		ldr	r0, .L32+12
 414              	.LVL18:
 276:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 415              		.loc 1 276 37 view .LVU125
 416 005c 264A     		ldr	r2, .L32+16
 417 005e 0260     		str	r2, [r0]
 277:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 418              		.loc 1 277 5 is_stmt 1 view .LVU126
 277:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 419              		.loc 1 277 41 is_stmt 0 view .LVU127
 420 0060 4FF06062 		mov	r2, #234881024
 421 0064 4260     		str	r2, [r0, #4]
 278:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 422              		.loc 1 278 5 is_stmt 1 view .LVU128
 278:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 423              		.loc 1 278 43 is_stmt 0 view .LVU129
 424 0066 4022     		movs	r2, #64
 425 0068 8260     		str	r2, [r0, #8]
 279:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 426              		.loc 1 279 5 is_stmt 1 view .LVU130
 279:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 427              		.loc 1 279 43 is_stmt 0 view .LVU131
 428 006a C360     		str	r3, [r0, #12]
 280:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 429              		.loc 1 280 5 is_stmt 1 view .LVU132
 280:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 430              		.loc 1 280 40 is_stmt 0 view .LVU133
 431 006c 4FF48062 		mov	r2, #1024
 432 0070 0261     		str	r2, [r0, #16]
 281:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 433              		.loc 1 281 5 is_stmt 1 view .LVU134
 281:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 434              		.loc 1 281 53 is_stmt 0 view .LVU135
 435 0072 4FF40062 		mov	r2, #2048
 436 0076 4261     		str	r2, [r0, #20]
 282:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Mode = DMA_NORMAL;
 437              		.loc 1 282 5 is_stmt 1 view .LVU136
 282:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Mode = DMA_NORMAL;
 438              		.loc 1 282 50 is_stmt 0 view .LVU137
 439 0078 4FF40052 		mov	r2, #8192
 440 007c 8261     		str	r2, [r0, #24]
 283:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 441              		.loc 1 283 5 is_stmt 1 view .LVU138
 283:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 442              		.loc 1 283 38 is_stmt 0 view .LVU139
 443 007e C361     		str	r3, [r0, #28]
 284:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 444              		.loc 1 284 5 is_stmt 1 view .LVU140
 284:Core/Src/tim.c ****     hdma_tim8_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 445              		.loc 1 284 42 is_stmt 0 view .LVU141
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 15


 446 0080 4FF40032 		mov	r2, #131072
 447 0084 0262     		str	r2, [r0, #32]
 285:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 448              		.loc 1 285 5 is_stmt 1 view .LVU142
 285:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 449              		.loc 1 285 42 is_stmt 0 view .LVU143
 450 0086 4362     		str	r3, [r0, #36]
 286:Core/Src/tim.c ****     {
 451              		.loc 1 286 5 is_stmt 1 view .LVU144
 286:Core/Src/tim.c ****     {
 452              		.loc 1 286 9 is_stmt 0 view .LVU145
 453 0088 FFF7FEFF 		bl	HAL_DMA_Init
 454              	.LVL19:
 286:Core/Src/tim.c ****     {
 455              		.loc 1 286 8 view .LVU146
 456 008c 28BB     		cbnz	r0, .L30
 457              	.L25:
 293:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 458              		.loc 1 293 5 is_stmt 1 view .LVU147
 293:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 459              		.loc 1 293 5 view .LVU148
 460 008e 194B     		ldr	r3, .L32+12
 461 0090 2363     		str	r3, [r4, #48]
 293:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 462              		.loc 1 293 5 view .LVU149
 463 0092 9C63     		str	r4, [r3, #56]
 293:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 464              		.loc 1 293 5 view .LVU150
 294:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 465              		.loc 1 294 5 view .LVU151
 294:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 466              		.loc 1 294 5 view .LVU152
 467 0094 A363     		str	r3, [r4, #56]
 294:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 468              		.loc 1 294 5 view .LVU153
 469 0096 9C63     		str	r4, [r3, #56]
 294:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 470              		.loc 1 294 5 view .LVU154
 295:Core/Src/tim.c **** 
 471              		.loc 1 295 5 view .LVU155
 295:Core/Src/tim.c **** 
 472              		.loc 1 295 5 view .LVU156
 473 0098 6363     		str	r3, [r4, #52]
 295:Core/Src/tim.c **** 
 474              		.loc 1 295 5 view .LVU157
 475 009a 9C63     		str	r4, [r3, #56]
 295:Core/Src/tim.c **** 
 476              		.loc 1 295 5 view .LVU158
 298:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Channel = DMA_CHANNEL_7;
 477              		.loc 1 298 5 view .LVU159
 298:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Channel = DMA_CHANNEL_7;
 478              		.loc 1 298 28 is_stmt 0 view .LVU160
 479 009c 1748     		ldr	r0, .L32+20
 480 009e 184B     		ldr	r3, .L32+24
 481 00a0 0360     		str	r3, [r0]
 299:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 482              		.loc 1 299 5 is_stmt 1 view .LVU161
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 16


 299:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 483              		.loc 1 299 32 is_stmt 0 view .LVU162
 484 00a2 4FF06063 		mov	r3, #234881024
 485 00a6 4360     		str	r3, [r0, #4]
 300:Core/Src/tim.c ****     hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 486              		.loc 1 300 5 is_stmt 1 view .LVU163
 300:Core/Src/tim.c ****     hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 487              		.loc 1 300 34 is_stmt 0 view .LVU164
 488 00a8 4023     		movs	r3, #64
 489 00aa 8360     		str	r3, [r0, #8]
 301:Core/Src/tim.c ****     hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 490              		.loc 1 301 5 is_stmt 1 view .LVU165
 301:Core/Src/tim.c ****     hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 491              		.loc 1 301 34 is_stmt 0 view .LVU166
 492 00ac 0023     		movs	r3, #0
 493 00ae C360     		str	r3, [r0, #12]
 302:Core/Src/tim.c ****     hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 494              		.loc 1 302 5 is_stmt 1 view .LVU167
 302:Core/Src/tim.c ****     hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 495              		.loc 1 302 31 is_stmt 0 view .LVU168
 496 00b0 4FF48062 		mov	r2, #1024
 497 00b4 0261     		str	r2, [r0, #16]
 303:Core/Src/tim.c ****     hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 498              		.loc 1 303 5 is_stmt 1 view .LVU169
 303:Core/Src/tim.c ****     hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 499              		.loc 1 303 44 is_stmt 0 view .LVU170
 500 00b6 4FF40062 		mov	r2, #2048
 501 00ba 4261     		str	r2, [r0, #20]
 304:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Mode = DMA_NORMAL;
 502              		.loc 1 304 5 is_stmt 1 view .LVU171
 304:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Mode = DMA_NORMAL;
 503              		.loc 1 304 41 is_stmt 0 view .LVU172
 504 00bc 4FF40052 		mov	r2, #8192
 505 00c0 8261     		str	r2, [r0, #24]
 305:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 506              		.loc 1 305 5 is_stmt 1 view .LVU173
 305:Core/Src/tim.c ****     hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 507              		.loc 1 305 29 is_stmt 0 view .LVU174
 508 00c2 C361     		str	r3, [r0, #28]
 306:Core/Src/tim.c ****     hdma_tim8_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 509              		.loc 1 306 5 is_stmt 1 view .LVU175
 306:Core/Src/tim.c ****     hdma_tim8_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 510              		.loc 1 306 33 is_stmt 0 view .LVU176
 511 00c4 4FF40032 		mov	r2, #131072
 512 00c8 0262     		str	r2, [r0, #32]
 307:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 513              		.loc 1 307 5 is_stmt 1 view .LVU177
 307:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 514              		.loc 1 307 33 is_stmt 0 view .LVU178
 515 00ca 4362     		str	r3, [r0, #36]
 308:Core/Src/tim.c ****     {
 516              		.loc 1 308 5 is_stmt 1 view .LVU179
 308:Core/Src/tim.c ****     {
 517              		.loc 1 308 9 is_stmt 0 view .LVU180
 518 00cc FFF7FEFF 		bl	HAL_DMA_Init
 519              	.LVL20:
 308:Core/Src/tim.c ****     {
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 17


 520              		.loc 1 308 8 view .LVU181
 521 00d0 30B9     		cbnz	r0, .L31
 522              	.L26:
 313:Core/Src/tim.c **** 
 523              		.loc 1 313 5 is_stmt 1 view .LVU182
 313:Core/Src/tim.c **** 
 524              		.loc 1 313 5 view .LVU183
 525 00d2 0A4B     		ldr	r3, .L32+20
 526 00d4 E362     		str	r3, [r4, #44]
 313:Core/Src/tim.c **** 
 527              		.loc 1 313 5 view .LVU184
 528 00d6 9C63     		str	r4, [r3, #56]
 313:Core/Src/tim.c **** 
 529              		.loc 1 313 5 view .LVU185
 530              		.loc 1 319 1 is_stmt 0 view .LVU186
 531 00d8 9CE7     		b	.L22
 532              	.L30:
 288:Core/Src/tim.c ****     }
 533              		.loc 1 288 7 is_stmt 1 view .LVU187
 534 00da FFF7FEFF 		bl	Error_Handler
 535              	.LVL21:
 536 00de D6E7     		b	.L25
 537              	.L31:
 310:Core/Src/tim.c ****     }
 538              		.loc 1 310 7 view .LVU188
 539 00e0 FFF7FEFF 		bl	Error_Handler
 540              	.LVL22:
 541 00e4 F5E7     		b	.L26
 542              	.L33:
 543 00e6 00BF     		.align	2
 544              	.L32:
 545 00e8 00140040 		.word	1073746944
 546 00ec 00040140 		.word	1073808384
 547 00f0 00380240 		.word	1073887232
 548 00f4 00000000 		.word	.LANCHOR3
 549 00f8 B8640240 		.word	1073898680
 550 00fc 00000000 		.word	.LANCHOR4
 551 0100 70640240 		.word	1073898608
 552              		.cfi_endproc
 553              	.LFE134:
 555              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 556              		.align	1
 557              		.global	HAL_TIM_MspPostInit
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	HAL_TIM_MspPostInit:
 563              	.LVL23:
 564              	.LFB135:
 320:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 321:Core/Src/tim.c **** {
 565              		.loc 1 321 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 32
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569              		.loc 1 321 1 is_stmt 0 view .LVU190
 570 0000 00B5     		push	{lr}
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 18


 571              	.LCFI12:
 572              		.cfi_def_cfa_offset 4
 573              		.cfi_offset 14, -4
 574 0002 89B0     		sub	sp, sp, #36
 575              	.LCFI13:
 576              		.cfi_def_cfa_offset 40
 322:Core/Src/tim.c **** 
 323:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 577              		.loc 1 323 3 is_stmt 1 view .LVU191
 578              		.loc 1 323 20 is_stmt 0 view .LVU192
 579 0004 0023     		movs	r3, #0
 580 0006 0393     		str	r3, [sp, #12]
 581 0008 0493     		str	r3, [sp, #16]
 582 000a 0593     		str	r3, [sp, #20]
 583 000c 0693     		str	r3, [sp, #24]
 584 000e 0793     		str	r3, [sp, #28]
 324:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 585              		.loc 1 324 3 is_stmt 1 view .LVU193
 586              		.loc 1 324 15 is_stmt 0 view .LVU194
 587 0010 0368     		ldr	r3, [r0]
 588              		.loc 1 324 5 view .LVU195
 589 0012 1D4A     		ldr	r2, .L40
 590 0014 9342     		cmp	r3, r2
 591 0016 05D0     		beq	.L38
 325:Core/Src/tim.c ****   {
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 329:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 330:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 331:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 332:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 333:Core/Src/tim.c ****     */
 334:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR1_Pin|MOTOR2_Pin;
 335:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 336:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 337:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 338:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 339:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 344:Core/Src/tim.c ****   }
 345:Core/Src/tim.c ****   else if(timHandle->Instance==TIM8)
 592              		.loc 1 345 8 is_stmt 1 view .LVU196
 593              		.loc 1 345 10 is_stmt 0 view .LVU197
 594 0018 1C4A     		ldr	r2, .L40+4
 595 001a 9342     		cmp	r3, r2
 596 001c 1AD0     		beq	.L39
 597              	.LVL24:
 598              	.L34:
 346:Core/Src/tim.c ****   {
 347:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 350:Core/Src/tim.c **** 
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 19


 351:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 352:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 353:Core/Src/tim.c ****     PC8     ------> TIM8_CH3
 354:Core/Src/tim.c ****     PC9     ------> TIM8_CH4
 355:Core/Src/tim.c ****     */
 356:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOTOR4_Pin|MOTOR3_Pin;
 357:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 359:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 360:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 361:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 362:Core/Src/tim.c **** 
 363:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 366:Core/Src/tim.c ****   }
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c **** }
 599              		.loc 1 368 1 view .LVU198
 600 001e 09B0     		add	sp, sp, #36
 601              	.LCFI14:
 602              		.cfi_remember_state
 603              		.cfi_def_cfa_offset 4
 604              		@ sp needed
 605 0020 5DF804FB 		ldr	pc, [sp], #4
 606              	.LVL25:
 607              	.L38:
 608              	.LCFI15:
 609              		.cfi_restore_state
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 610              		.loc 1 329 5 is_stmt 1 view .LVU199
 611              	.LBB5:
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 612              		.loc 1 329 5 view .LVU200
 613 0024 0023     		movs	r3, #0
 614 0026 0193     		str	r3, [sp, #4]
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 615              		.loc 1 329 5 view .LVU201
 616 0028 194B     		ldr	r3, .L40+8
 617 002a 1A6B     		ldr	r2, [r3, #48]
 618 002c 42F00202 		orr	r2, r2, #2
 619 0030 1A63     		str	r2, [r3, #48]
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 620              		.loc 1 329 5 view .LVU202
 621 0032 1B6B     		ldr	r3, [r3, #48]
 622 0034 03F00203 		and	r3, r3, #2
 623 0038 0193     		str	r3, [sp, #4]
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 624              		.loc 1 329 5 view .LVU203
 625 003a 019B     		ldr	r3, [sp, #4]
 626              	.LBE5:
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 627              		.loc 1 329 5 view .LVU204
 334:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 628              		.loc 1 334 5 view .LVU205
 334:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 629              		.loc 1 334 25 is_stmt 0 view .LVU206
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 20


 630 003c 0322     		movs	r2, #3
 631 003e 0392     		str	r2, [sp, #12]
 335:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 632              		.loc 1 335 5 is_stmt 1 view .LVU207
 335:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 633              		.loc 1 335 26 is_stmt 0 view .LVU208
 634 0040 0223     		movs	r3, #2
 635 0042 0493     		str	r3, [sp, #16]
 336:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 636              		.loc 1 336 5 is_stmt 1 view .LVU209
 336:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 637              		.loc 1 336 26 is_stmt 0 view .LVU210
 638 0044 0593     		str	r3, [sp, #20]
 337:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 639              		.loc 1 337 5 is_stmt 1 view .LVU211
 337:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 640              		.loc 1 337 27 is_stmt 0 view .LVU212
 641 0046 0692     		str	r2, [sp, #24]
 338:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 642              		.loc 1 338 5 is_stmt 1 view .LVU213
 338:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 643              		.loc 1 338 31 is_stmt 0 view .LVU214
 644 0048 0793     		str	r3, [sp, #28]
 339:Core/Src/tim.c **** 
 645              		.loc 1 339 5 is_stmt 1 view .LVU215
 646 004a 03A9     		add	r1, sp, #12
 647 004c 1148     		ldr	r0, .L40+12
 648              	.LVL26:
 339:Core/Src/tim.c **** 
 649              		.loc 1 339 5 is_stmt 0 view .LVU216
 650 004e FFF7FEFF 		bl	HAL_GPIO_Init
 651              	.LVL27:
 652 0052 E4E7     		b	.L34
 653              	.LVL28:
 654              	.L39:
 351:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 655              		.loc 1 351 5 is_stmt 1 view .LVU217
 656              	.LBB6:
 351:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 657              		.loc 1 351 5 view .LVU218
 658 0054 0023     		movs	r3, #0
 659 0056 0293     		str	r3, [sp, #8]
 351:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 660              		.loc 1 351 5 view .LVU219
 661 0058 0D4B     		ldr	r3, .L40+8
 662 005a 1A6B     		ldr	r2, [r3, #48]
 663 005c 42F00402 		orr	r2, r2, #4
 664 0060 1A63     		str	r2, [r3, #48]
 351:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 665              		.loc 1 351 5 view .LVU220
 666 0062 1B6B     		ldr	r3, [r3, #48]
 667 0064 03F00403 		and	r3, r3, #4
 668 0068 0293     		str	r3, [sp, #8]
 351:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 669              		.loc 1 351 5 view .LVU221
 670 006a 029B     		ldr	r3, [sp, #8]
 671              	.LBE6:
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 21


 351:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 672              		.loc 1 351 5 view .LVU222
 356:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 673              		.loc 1 356 5 view .LVU223
 356:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 674              		.loc 1 356 25 is_stmt 0 view .LVU224
 675 006c 4FF44073 		mov	r3, #768
 676 0070 0393     		str	r3, [sp, #12]
 357:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 677              		.loc 1 357 5 is_stmt 1 view .LVU225
 357:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 678              		.loc 1 357 26 is_stmt 0 view .LVU226
 679 0072 0223     		movs	r3, #2
 680 0074 0493     		str	r3, [sp, #16]
 358:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 681              		.loc 1 358 5 is_stmt 1 view .LVU227
 358:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 682              		.loc 1 358 26 is_stmt 0 view .LVU228
 683 0076 0593     		str	r3, [sp, #20]
 359:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 684              		.loc 1 359 5 is_stmt 1 view .LVU229
 359:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 685              		.loc 1 359 27 is_stmt 0 view .LVU230
 686 0078 0323     		movs	r3, #3
 687 007a 0693     		str	r3, [sp, #24]
 360:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 688              		.loc 1 360 5 is_stmt 1 view .LVU231
 360:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 689              		.loc 1 360 31 is_stmt 0 view .LVU232
 690 007c 0793     		str	r3, [sp, #28]
 361:Core/Src/tim.c **** 
 691              		.loc 1 361 5 is_stmt 1 view .LVU233
 692 007e 03A9     		add	r1, sp, #12
 693 0080 0548     		ldr	r0, .L40+16
 694              	.LVL29:
 361:Core/Src/tim.c **** 
 695              		.loc 1 361 5 is_stmt 0 view .LVU234
 696 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 697              	.LVL30:
 698              		.loc 1 368 1 view .LVU235
 699 0086 CAE7     		b	.L34
 700              	.L41:
 701              		.align	2
 702              	.L40:
 703 0088 00040040 		.word	1073742848
 704 008c 00040140 		.word	1073808384
 705 0090 00380240 		.word	1073887232
 706 0094 00040240 		.word	1073873920
 707 0098 00080240 		.word	1073874944
 708              		.cfi_endproc
 709              	.LFE135:
 711              		.section	.text.MX_TIM3_Init,"ax",%progbits
 712              		.align	1
 713              		.global	MX_TIM3_Init
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 22


 718              	MX_TIM3_Init:
 719              	.LFB130:
  37:Core/Src/tim.c **** 
 720              		.loc 1 37 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 40
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724 0000 00B5     		push	{lr}
 725              	.LCFI16:
 726              		.cfi_def_cfa_offset 4
 727              		.cfi_offset 14, -4
 728 0002 8BB0     		sub	sp, sp, #44
 729              	.LCFI17:
 730              		.cfi_def_cfa_offset 48
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 731              		.loc 1 43 3 view .LVU237
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 732              		.loc 1 43 27 is_stmt 0 view .LVU238
 733 0004 0023     		movs	r3, #0
 734 0006 0893     		str	r3, [sp, #32]
 735 0008 0993     		str	r3, [sp, #36]
  44:Core/Src/tim.c **** 
 736              		.loc 1 44 3 is_stmt 1 view .LVU239
  44:Core/Src/tim.c **** 
 737              		.loc 1 44 22 is_stmt 0 view .LVU240
 738 000a 0193     		str	r3, [sp, #4]
 739 000c 0293     		str	r3, [sp, #8]
 740 000e 0393     		str	r3, [sp, #12]
 741 0010 0493     		str	r3, [sp, #16]
 742 0012 0593     		str	r3, [sp, #20]
 743 0014 0693     		str	r3, [sp, #24]
 744 0016 0793     		str	r3, [sp, #28]
  49:Core/Src/tim.c ****   htim3.Init.Prescaler = 13;
 745              		.loc 1 49 3 is_stmt 1 view .LVU241
  49:Core/Src/tim.c ****   htim3.Init.Prescaler = 13;
 746              		.loc 1 49 18 is_stmt 0 view .LVU242
 747 0018 1C48     		ldr	r0, .L52
 748 001a 1D4A     		ldr	r2, .L52+4
 749 001c 0260     		str	r2, [r0]
  50:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 750              		.loc 1 50 3 is_stmt 1 view .LVU243
  50:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 751              		.loc 1 50 24 is_stmt 0 view .LVU244
 752 001e 0D22     		movs	r2, #13
 753 0020 4260     		str	r2, [r0, #4]
  51:Core/Src/tim.c ****   htim3.Init.Period = 9;
 754              		.loc 1 51 3 is_stmt 1 view .LVU245
  51:Core/Src/tim.c ****   htim3.Init.Period = 9;
 755              		.loc 1 51 26 is_stmt 0 view .LVU246
 756 0022 8360     		str	r3, [r0, #8]
  52:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 757              		.loc 1 52 3 is_stmt 1 view .LVU247
  52:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 758              		.loc 1 52 21 is_stmt 0 view .LVU248
 759 0024 0922     		movs	r2, #9
 760 0026 C260     		str	r2, [r0, #12]
  53:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 23


 761              		.loc 1 53 3 is_stmt 1 view .LVU249
  53:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 762              		.loc 1 53 28 is_stmt 0 view .LVU250
 763 0028 0361     		str	r3, [r0, #16]
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 764              		.loc 1 54 3 is_stmt 1 view .LVU251
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 765              		.loc 1 54 32 is_stmt 0 view .LVU252
 766 002a 8361     		str	r3, [r0, #24]
  55:Core/Src/tim.c ****   {
 767              		.loc 1 55 3 is_stmt 1 view .LVU253
  55:Core/Src/tim.c ****   {
 768              		.loc 1 55 7 is_stmt 0 view .LVU254
 769 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 770              	.LVL31:
  55:Core/Src/tim.c ****   {
 771              		.loc 1 55 6 view .LVU255
 772 0030 F8B9     		cbnz	r0, .L48
 773              	.L43:
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 774              		.loc 1 59 3 is_stmt 1 view .LVU256
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 775              		.loc 1 59 37 is_stmt 0 view .LVU257
 776 0032 0023     		movs	r3, #0
 777 0034 0893     		str	r3, [sp, #32]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 778              		.loc 1 60 3 is_stmt 1 view .LVU258
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 779              		.loc 1 60 33 is_stmt 0 view .LVU259
 780 0036 0993     		str	r3, [sp, #36]
  61:Core/Src/tim.c ****   {
 781              		.loc 1 61 3 is_stmt 1 view .LVU260
  61:Core/Src/tim.c ****   {
 782              		.loc 1 61 7 is_stmt 0 view .LVU261
 783 0038 08A9     		add	r1, sp, #32
 784 003a 1448     		ldr	r0, .L52
 785 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 786              	.LVL32:
  61:Core/Src/tim.c ****   {
 787              		.loc 1 61 6 view .LVU262
 788 0040 D0B9     		cbnz	r0, .L49
 789              	.L44:
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 790              		.loc 1 65 3 is_stmt 1 view .LVU263
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 791              		.loc 1 65 20 is_stmt 0 view .LVU264
 792 0042 6023     		movs	r3, #96
 793 0044 0193     		str	r3, [sp, #4]
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 794              		.loc 1 66 3 is_stmt 1 view .LVU265
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 795              		.loc 1 66 19 is_stmt 0 view .LVU266
 796 0046 0023     		movs	r3, #0
 797 0048 0293     		str	r3, [sp, #8]
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 798              		.loc 1 67 3 is_stmt 1 view .LVU267
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 24


 799              		.loc 1 67 24 is_stmt 0 view .LVU268
 800 004a 0393     		str	r3, [sp, #12]
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 801              		.loc 1 68 3 is_stmt 1 view .LVU269
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 802              		.loc 1 68 24 is_stmt 0 view .LVU270
 803 004c 0593     		str	r3, [sp, #20]
  69:Core/Src/tim.c ****   {
 804              		.loc 1 69 3 is_stmt 1 view .LVU271
  69:Core/Src/tim.c ****   {
 805              		.loc 1 69 7 is_stmt 0 view .LVU272
 806 004e 0822     		movs	r2, #8
 807 0050 01A9     		add	r1, sp, #4
 808 0052 0E48     		ldr	r0, .L52
 809 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 810              	.LVL33:
  69:Core/Src/tim.c ****   {
 811              		.loc 1 69 6 view .LVU273
 812 0058 88B9     		cbnz	r0, .L50
 813              	.L45:
  73:Core/Src/tim.c ****   {
 814              		.loc 1 73 3 is_stmt 1 view .LVU274
  73:Core/Src/tim.c ****   {
 815              		.loc 1 73 7 is_stmt 0 view .LVU275
 816 005a 0C22     		movs	r2, #12
 817 005c 01A9     		add	r1, sp, #4
 818 005e 0B48     		ldr	r0, .L52
 819 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 820              	.LVL34:
  73:Core/Src/tim.c ****   {
 821              		.loc 1 73 6 view .LVU276
 822 0064 70B9     		cbnz	r0, .L51
 823              	.L46:
  80:Core/Src/tim.c **** 
 824              		.loc 1 80 3 is_stmt 1 view .LVU277
 825 0066 0948     		ldr	r0, .L52
 826 0068 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 827              	.LVL35:
  82:Core/Src/tim.c **** /* TIM7 init function */
 828              		.loc 1 82 1 is_stmt 0 view .LVU278
 829 006c 0BB0     		add	sp, sp, #44
 830              	.LCFI18:
 831              		.cfi_remember_state
 832              		.cfi_def_cfa_offset 4
 833              		@ sp needed
 834 006e 5DF804FB 		ldr	pc, [sp], #4
 835              	.L48:
 836              	.LCFI19:
 837              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 838              		.loc 1 57 5 is_stmt 1 view .LVU279
 839 0072 FFF7FEFF 		bl	Error_Handler
 840              	.LVL36:
 841 0076 DCE7     		b	.L43
 842              	.L49:
  63:Core/Src/tim.c ****   }
 843              		.loc 1 63 5 view .LVU280
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 25


 844 0078 FFF7FEFF 		bl	Error_Handler
 845              	.LVL37:
 846 007c E1E7     		b	.L44
 847              	.L50:
  71:Core/Src/tim.c ****   }
 848              		.loc 1 71 5 view .LVU281
 849 007e FFF7FEFF 		bl	Error_Handler
 850              	.LVL38:
 851 0082 EAE7     		b	.L45
 852              	.L51:
  75:Core/Src/tim.c ****   }
 853              		.loc 1 75 5 view .LVU282
 854 0084 FFF7FEFF 		bl	Error_Handler
 855              	.LVL39:
 856 0088 EDE7     		b	.L46
 857              	.L53:
 858 008a 00BF     		.align	2
 859              	.L52:
 860 008c 00000000 		.word	.LANCHOR5
 861 0090 00040040 		.word	1073742848
 862              		.cfi_endproc
 863              	.LFE130:
 865              		.section	.text.MX_TIM8_Init,"ax",%progbits
 866              		.align	1
 867              		.global	MX_TIM8_Init
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 872              	MX_TIM8_Init:
 873              	.LFB132:
 118:Core/Src/tim.c **** 
 874              		.loc 1 118 1 view -0
 875              		.cfi_startproc
 876              		@ args = 0, pretend = 0, frame = 88
 877              		@ frame_needed = 0, uses_anonymous_args = 0
 878 0000 10B5     		push	{r4, lr}
 879              	.LCFI20:
 880              		.cfi_def_cfa_offset 8
 881              		.cfi_offset 4, -8
 882              		.cfi_offset 14, -4
 883 0002 96B0     		sub	sp, sp, #88
 884              	.LCFI21:
 885              		.cfi_def_cfa_offset 96
 124:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 886              		.loc 1 124 3 view .LVU284
 124:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 887              		.loc 1 124 26 is_stmt 0 view .LVU285
 888 0004 0024     		movs	r4, #0
 889 0006 1294     		str	r4, [sp, #72]
 890 0008 1394     		str	r4, [sp, #76]
 891 000a 1494     		str	r4, [sp, #80]
 892 000c 1594     		str	r4, [sp, #84]
 125:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 893              		.loc 1 125 3 is_stmt 1 view .LVU286
 125:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 894              		.loc 1 125 27 is_stmt 0 view .LVU287
 895 000e 1094     		str	r4, [sp, #64]
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 26


 896 0010 1194     		str	r4, [sp, #68]
 126:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 897              		.loc 1 126 3 is_stmt 1 view .LVU288
 126:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 898              		.loc 1 126 22 is_stmt 0 view .LVU289
 899 0012 0994     		str	r4, [sp, #36]
 900 0014 0A94     		str	r4, [sp, #40]
 901 0016 0B94     		str	r4, [sp, #44]
 902 0018 0C94     		str	r4, [sp, #48]
 903 001a 0D94     		str	r4, [sp, #52]
 904 001c 0E94     		str	r4, [sp, #56]
 905 001e 0F94     		str	r4, [sp, #60]
 127:Core/Src/tim.c **** 
 906              		.loc 1 127 3 is_stmt 1 view .LVU290
 127:Core/Src/tim.c **** 
 907              		.loc 1 127 34 is_stmt 0 view .LVU291
 908 0020 2022     		movs	r2, #32
 909 0022 2146     		mov	r1, r4
 910 0024 01A8     		add	r0, sp, #4
 911 0026 FFF7FEFF 		bl	memset
 912              	.LVL40:
 132:Core/Src/tim.c ****   htim8.Init.Prescaler = 13;
 913              		.loc 1 132 3 is_stmt 1 view .LVU292
 132:Core/Src/tim.c ****   htim8.Init.Prescaler = 13;
 914              		.loc 1 132 18 is_stmt 0 view .LVU293
 915 002a 3248     		ldr	r0, .L70
 916 002c 324B     		ldr	r3, .L70+4
 917 002e 0360     		str	r3, [r0]
 133:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 918              		.loc 1 133 3 is_stmt 1 view .LVU294
 133:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 919              		.loc 1 133 24 is_stmt 0 view .LVU295
 920 0030 0D23     		movs	r3, #13
 921 0032 4360     		str	r3, [r0, #4]
 134:Core/Src/tim.c ****   htim8.Init.Period = 9;
 922              		.loc 1 134 3 is_stmt 1 view .LVU296
 134:Core/Src/tim.c ****   htim8.Init.Period = 9;
 923              		.loc 1 134 26 is_stmt 0 view .LVU297
 924 0034 8460     		str	r4, [r0, #8]
 135:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 925              		.loc 1 135 3 is_stmt 1 view .LVU298
 135:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 926              		.loc 1 135 21 is_stmt 0 view .LVU299
 927 0036 0923     		movs	r3, #9
 928 0038 C360     		str	r3, [r0, #12]
 136:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 929              		.loc 1 136 3 is_stmt 1 view .LVU300
 136:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 930              		.loc 1 136 28 is_stmt 0 view .LVU301
 931 003a 0461     		str	r4, [r0, #16]
 137:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 932              		.loc 1 137 3 is_stmt 1 view .LVU302
 137:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 933              		.loc 1 137 32 is_stmt 0 view .LVU303
 934 003c 4461     		str	r4, [r0, #20]
 138:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 935              		.loc 1 138 3 is_stmt 1 view .LVU304
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 27


 138:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 936              		.loc 1 138 32 is_stmt 0 view .LVU305
 937 003e 8461     		str	r4, [r0, #24]
 139:Core/Src/tim.c ****   {
 938              		.loc 1 139 3 is_stmt 1 view .LVU306
 139:Core/Src/tim.c ****   {
 939              		.loc 1 139 7 is_stmt 0 view .LVU307
 940 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 941              	.LVL41:
 139:Core/Src/tim.c ****   {
 942              		.loc 1 139 6 view .LVU308
 943 0044 0028     		cmp	r0, #0
 944 0046 3FD1     		bne	.L63
 945              	.L55:
 143:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 946              		.loc 1 143 3 is_stmt 1 view .LVU309
 143:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 947              		.loc 1 143 34 is_stmt 0 view .LVU310
 948 0048 4FF48053 		mov	r3, #4096
 949 004c 1293     		str	r3, [sp, #72]
 144:Core/Src/tim.c ****   {
 950              		.loc 1 144 3 is_stmt 1 view .LVU311
 144:Core/Src/tim.c ****   {
 951              		.loc 1 144 7 is_stmt 0 view .LVU312
 952 004e 12A9     		add	r1, sp, #72
 953 0050 2848     		ldr	r0, .L70
 954 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 955              	.LVL42:
 144:Core/Src/tim.c ****   {
 956              		.loc 1 144 6 view .LVU313
 957 0056 0028     		cmp	r0, #0
 958 0058 39D1     		bne	.L64
 959              	.L56:
 148:Core/Src/tim.c ****   {
 960              		.loc 1 148 3 is_stmt 1 view .LVU314
 148:Core/Src/tim.c ****   {
 961              		.loc 1 148 7 is_stmt 0 view .LVU315
 962 005a 2648     		ldr	r0, .L70
 963 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 964              	.LVL43:
 148:Core/Src/tim.c ****   {
 965              		.loc 1 148 6 view .LVU316
 966 0060 0028     		cmp	r0, #0
 967 0062 37D1     		bne	.L65
 968              	.L57:
 152:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 969              		.loc 1 152 3 is_stmt 1 view .LVU317
 152:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 970              		.loc 1 152 37 is_stmt 0 view .LVU318
 971 0064 0023     		movs	r3, #0
 972 0066 1093     		str	r3, [sp, #64]
 153:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 973              		.loc 1 153 3 is_stmt 1 view .LVU319
 153:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 974              		.loc 1 153 33 is_stmt 0 view .LVU320
 975 0068 1193     		str	r3, [sp, #68]
 154:Core/Src/tim.c ****   {
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 28


 976              		.loc 1 154 3 is_stmt 1 view .LVU321
 154:Core/Src/tim.c ****   {
 977              		.loc 1 154 7 is_stmt 0 view .LVU322
 978 006a 10A9     		add	r1, sp, #64
 979 006c 2148     		ldr	r0, .L70
 980 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 981              	.LVL44:
 154:Core/Src/tim.c ****   {
 982              		.loc 1 154 6 view .LVU323
 983 0072 0028     		cmp	r0, #0
 984 0074 31D1     		bne	.L66
 985              	.L58:
 158:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 986              		.loc 1 158 3 is_stmt 1 view .LVU324
 158:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 987              		.loc 1 158 20 is_stmt 0 view .LVU325
 988 0076 6023     		movs	r3, #96
 989 0078 0993     		str	r3, [sp, #36]
 159:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 990              		.loc 1 159 3 is_stmt 1 view .LVU326
 159:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 991              		.loc 1 159 19 is_stmt 0 view .LVU327
 992 007a 0023     		movs	r3, #0
 993 007c 0A93     		str	r3, [sp, #40]
 160:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 994              		.loc 1 160 3 is_stmt 1 view .LVU328
 160:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 995              		.loc 1 160 24 is_stmt 0 view .LVU329
 996 007e 0B93     		str	r3, [sp, #44]
 161:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 997              		.loc 1 161 3 is_stmt 1 view .LVU330
 161:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 998              		.loc 1 161 25 is_stmt 0 view .LVU331
 999 0080 0C93     		str	r3, [sp, #48]
 162:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1000              		.loc 1 162 3 is_stmt 1 view .LVU332
 162:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1001              		.loc 1 162 24 is_stmt 0 view .LVU333
 1002 0082 0D93     		str	r3, [sp, #52]
 163:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1003              		.loc 1 163 3 is_stmt 1 view .LVU334
 163:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1004              		.loc 1 163 25 is_stmt 0 view .LVU335
 1005 0084 0E93     		str	r3, [sp, #56]
 164:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1006              		.loc 1 164 3 is_stmt 1 view .LVU336
 164:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1007              		.loc 1 164 26 is_stmt 0 view .LVU337
 1008 0086 0F93     		str	r3, [sp, #60]
 165:Core/Src/tim.c ****   {
 1009              		.loc 1 165 3 is_stmt 1 view .LVU338
 165:Core/Src/tim.c ****   {
 1010              		.loc 1 165 7 is_stmt 0 view .LVU339
 1011 0088 0822     		movs	r2, #8
 1012 008a 09A9     		add	r1, sp, #36
 1013 008c 1948     		ldr	r0, .L70
 1014 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 29


 1015              	.LVL45:
 165:Core/Src/tim.c ****   {
 1016              		.loc 1 165 6 view .LVU340
 1017 0092 28BB     		cbnz	r0, .L67
 1018              	.L59:
 169:Core/Src/tim.c ****   {
 1019              		.loc 1 169 3 is_stmt 1 view .LVU341
 169:Core/Src/tim.c ****   {
 1020              		.loc 1 169 7 is_stmt 0 view .LVU342
 1021 0094 0C22     		movs	r2, #12
 1022 0096 09A9     		add	r1, sp, #36
 1023 0098 1648     		ldr	r0, .L70
 1024 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1025              	.LVL46:
 169:Core/Src/tim.c ****   {
 1026              		.loc 1 169 6 view .LVU343
 1027 009e 10BB     		cbnz	r0, .L68
 1028              	.L60:
 173:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1029              		.loc 1 173 3 is_stmt 1 view .LVU344
 173:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1030              		.loc 1 173 40 is_stmt 0 view .LVU345
 1031 00a0 0023     		movs	r3, #0
 1032 00a2 0193     		str	r3, [sp, #4]
 174:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1033              		.loc 1 174 3 is_stmt 1 view .LVU346
 174:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1034              		.loc 1 174 41 is_stmt 0 view .LVU347
 1035 00a4 0293     		str	r3, [sp, #8]
 175:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1036              		.loc 1 175 3 is_stmt 1 view .LVU348
 175:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1037              		.loc 1 175 34 is_stmt 0 view .LVU349
 1038 00a6 0393     		str	r3, [sp, #12]
 176:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1039              		.loc 1 176 3 is_stmt 1 view .LVU350
 176:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1040              		.loc 1 176 33 is_stmt 0 view .LVU351
 1041 00a8 0493     		str	r3, [sp, #16]
 177:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1042              		.loc 1 177 3 is_stmt 1 view .LVU352
 177:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1043              		.loc 1 177 35 is_stmt 0 view .LVU353
 1044 00aa 0593     		str	r3, [sp, #20]
 178:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1045              		.loc 1 178 3 is_stmt 1 view .LVU354
 178:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1046              		.loc 1 178 38 is_stmt 0 view .LVU355
 1047 00ac 4FF40052 		mov	r2, #8192
 1048 00b0 0692     		str	r2, [sp, #24]
 179:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1049              		.loc 1 179 3 is_stmt 1 view .LVU356
 179:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1050              		.loc 1 179 40 is_stmt 0 view .LVU357
 1051 00b2 0893     		str	r3, [sp, #32]
 180:Core/Src/tim.c ****   {
 1052              		.loc 1 180 3 is_stmt 1 view .LVU358
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 30


 180:Core/Src/tim.c ****   {
 1053              		.loc 1 180 7 is_stmt 0 view .LVU359
 1054 00b4 01A9     		add	r1, sp, #4
 1055 00b6 0F48     		ldr	r0, .L70
 1056 00b8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1057              	.LVL47:
 180:Core/Src/tim.c ****   {
 1058              		.loc 1 180 6 view .LVU360
 1059 00bc B0B9     		cbnz	r0, .L69
 1060              	.L61:
 187:Core/Src/tim.c **** 
 1061              		.loc 1 187 3 is_stmt 1 view .LVU361
 1062 00be 0D48     		ldr	r0, .L70
 1063 00c0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1064              	.LVL48:
 189:Core/Src/tim.c **** 
 1065              		.loc 1 189 1 is_stmt 0 view .LVU362
 1066 00c4 16B0     		add	sp, sp, #88
 1067              	.LCFI22:
 1068              		.cfi_remember_state
 1069              		.cfi_def_cfa_offset 8
 1070              		@ sp needed
 1071 00c6 10BD     		pop	{r4, pc}
 1072              	.L63:
 1073              	.LCFI23:
 1074              		.cfi_restore_state
 141:Core/Src/tim.c ****   }
 1075              		.loc 1 141 5 is_stmt 1 view .LVU363
 1076 00c8 FFF7FEFF 		bl	Error_Handler
 1077              	.LVL49:
 1078 00cc BCE7     		b	.L55
 1079              	.L64:
 146:Core/Src/tim.c ****   }
 1080              		.loc 1 146 5 view .LVU364
 1081 00ce FFF7FEFF 		bl	Error_Handler
 1082              	.LVL50:
 1083 00d2 C2E7     		b	.L56
 1084              	.L65:
 150:Core/Src/tim.c ****   }
 1085              		.loc 1 150 5 view .LVU365
 1086 00d4 FFF7FEFF 		bl	Error_Handler
 1087              	.LVL51:
 1088 00d8 C4E7     		b	.L57
 1089              	.L66:
 156:Core/Src/tim.c ****   }
 1090              		.loc 1 156 5 view .LVU366
 1091 00da FFF7FEFF 		bl	Error_Handler
 1092              	.LVL52:
 1093 00de CAE7     		b	.L58
 1094              	.L67:
 167:Core/Src/tim.c ****   }
 1095              		.loc 1 167 5 view .LVU367
 1096 00e0 FFF7FEFF 		bl	Error_Handler
 1097              	.LVL53:
 1098 00e4 D6E7     		b	.L59
 1099              	.L68:
 171:Core/Src/tim.c ****   }
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 31


 1100              		.loc 1 171 5 view .LVU368
 1101 00e6 FFF7FEFF 		bl	Error_Handler
 1102              	.LVL54:
 1103 00ea D9E7     		b	.L60
 1104              	.L69:
 182:Core/Src/tim.c ****   }
 1105              		.loc 1 182 5 view .LVU369
 1106 00ec FFF7FEFF 		bl	Error_Handler
 1107              	.LVL55:
 1108 00f0 E5E7     		b	.L61
 1109              	.L71:
 1110 00f2 00BF     		.align	2
 1111              	.L70:
 1112 00f4 00000000 		.word	.LANCHOR6
 1113 00f8 00040140 		.word	1073808384
 1114              		.cfi_endproc
 1115              	.LFE132:
 1117              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1118              		.align	1
 1119              		.global	HAL_TIM_PWM_MspDeInit
 1120              		.syntax unified
 1121              		.thumb
 1122              		.thumb_func
 1124              	HAL_TIM_PWM_MspDeInit:
 1125              	.LVL56:
 1126              	.LFB136:
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 371:Core/Src/tim.c **** {
 1127              		.loc 1 371 1 view -0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 0
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 372:Core/Src/tim.c **** 
 373:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 1131              		.loc 1 373 3 view .LVU371
 1132              		.loc 1 373 19 is_stmt 0 view .LVU372
 1133 0000 0268     		ldr	r2, [r0]
 1134              		.loc 1 373 5 view .LVU373
 1135 0002 0A4B     		ldr	r3, .L79
 1136 0004 9A42     		cmp	r2, r3
 1137 0006 00D0     		beq	.L78
 1138 0008 7047     		bx	lr
 1139              	.L78:
 371:Core/Src/tim.c **** 
 1140              		.loc 1 371 1 view .LVU374
 1141 000a 10B5     		push	{r4, lr}
 1142              	.LCFI24:
 1143              		.cfi_def_cfa_offset 8
 1144              		.cfi_offset 4, -8
 1145              		.cfi_offset 14, -4
 1146 000c 0446     		mov	r4, r0
 374:Core/Src/tim.c ****   {
 375:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 378:Core/Src/tim.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 32


 379:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 1147              		.loc 1 379 5 is_stmt 1 view .LVU375
 1148 000e 084A     		ldr	r2, .L79+4
 1149 0010 136C     		ldr	r3, [r2, #64]
 1150 0012 23F00203 		bic	r3, r3, #2
 1151 0016 1364     		str	r3, [r2, #64]
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****     /* TIM3 DMA DeInit */
 382:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_pwmHandle->hdma[TIM_DMA_ID_CC3]);
 1152              		.loc 1 382 5 view .LVU376
 1153 0018 C06A     		ldr	r0, [r0, #44]
 1154              	.LVL57:
 1155              		.loc 1 382 5 is_stmt 0 view .LVU377
 1156 001a FFF7FEFF 		bl	HAL_DMA_DeInit
 1157              	.LVL58:
 383:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_pwmHandle->hdma[TIM_DMA_ID_CC4]);
 1158              		.loc 1 383 5 is_stmt 1 view .LVU378
 1159 001e 206B     		ldr	r0, [r4, #48]
 1160 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 1161              	.LVL59:
 384:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_pwmHandle->hdma[TIM_DMA_ID_UPDATE]);
 1162              		.loc 1 384 5 view .LVU379
 1163 0024 206A     		ldr	r0, [r4, #32]
 1164 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 1165              	.LVL60:
 385:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 386:Core/Src/tim.c **** 
 387:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 388:Core/Src/tim.c ****   }
 389:Core/Src/tim.c **** }
 1166              		.loc 1 389 1 is_stmt 0 view .LVU380
 1167 002a 10BD     		pop	{r4, pc}
 1168              	.LVL61:
 1169              	.L80:
 1170              		.loc 1 389 1 view .LVU381
 1171              		.align	2
 1172              	.L79:
 1173 002c 00040040 		.word	1073742848
 1174 0030 00380240 		.word	1073887232
 1175              		.cfi_endproc
 1176              	.LFE136:
 1178              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1179              		.align	1
 1180              		.global	HAL_TIM_Base_MspDeInit
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	HAL_TIM_Base_MspDeInit:
 1186              	.LVL62:
 1187              	.LFB137:
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 392:Core/Src/tim.c **** {
 1188              		.loc 1 392 1 is_stmt 1 view -0
 1189              		.cfi_startproc
 1190              		@ args = 0, pretend = 0, frame = 0
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 33


 1192              		.loc 1 392 1 is_stmt 0 view .LVU383
 1193 0000 10B5     		push	{r4, lr}
 1194              	.LCFI25:
 1195              		.cfi_def_cfa_offset 8
 1196              		.cfi_offset 4, -8
 1197              		.cfi_offset 14, -4
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM7)
 1198              		.loc 1 394 3 is_stmt 1 view .LVU384
 1199              		.loc 1 394 20 is_stmt 0 view .LVU385
 1200 0002 0368     		ldr	r3, [r0]
 1201              		.loc 1 394 5 view .LVU386
 1202 0004 124A     		ldr	r2, .L87
 1203 0006 9342     		cmp	r3, r2
 1204 0008 04D0     		beq	.L85
 1205 000a 0446     		mov	r4, r0
 395:Core/Src/tim.c ****   {
 396:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 397:Core/Src/tim.c **** 
 398:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 399:Core/Src/tim.c ****     /* Peripheral clock disable */
 400:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 401:Core/Src/tim.c **** 
 402:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 403:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 404:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 407:Core/Src/tim.c ****   }
 408:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 1206              		.loc 1 408 8 is_stmt 1 view .LVU387
 1207              		.loc 1 408 10 is_stmt 0 view .LVU388
 1208 000c 114A     		ldr	r2, .L87+4
 1209 000e 9342     		cmp	r3, r2
 1210 0010 0AD0     		beq	.L86
 1211              	.LVL63:
 1212              	.L81:
 409:Core/Src/tim.c ****   {
 410:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 413:Core/Src/tim.c ****     /* Peripheral clock disable */
 414:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 415:Core/Src/tim.c **** 
 416:Core/Src/tim.c ****     /* TIM8 DMA DeInit */
 417:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC4]);
 418:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_TRIGGER]);
 419:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_COMMUTATION]);
 420:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC3]);
 421:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 422:Core/Src/tim.c **** 
 423:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 424:Core/Src/tim.c ****   }
 425:Core/Src/tim.c **** }
 1213              		.loc 1 425 1 view .LVU389
 1214 0012 10BD     		pop	{r4, pc}
 1215              	.LVL64:
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 34


 1216              	.L85:
 400:Core/Src/tim.c **** 
 1217              		.loc 1 400 5 is_stmt 1 view .LVU390
 1218 0014 02F50932 		add	r2, r2, #140288
 1219 0018 136C     		ldr	r3, [r2, #64]
 1220 001a 23F02003 		bic	r3, r3, #32
 1221 001e 1364     		str	r3, [r2, #64]
 403:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 1222              		.loc 1 403 5 view .LVU391
 1223 0020 3720     		movs	r0, #55
 1224              	.LVL65:
 403:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 1225              		.loc 1 403 5 is_stmt 0 view .LVU392
 1226 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1227              	.LVL66:
 1228 0026 F4E7     		b	.L81
 1229              	.LVL67:
 1230              	.L86:
 414:Core/Src/tim.c **** 
 1231              		.loc 1 414 5 is_stmt 1 view .LVU393
 1232 0028 02F59A32 		add	r2, r2, #78848
 1233 002c 536C     		ldr	r3, [r2, #68]
 1234 002e 23F00203 		bic	r3, r3, #2
 1235 0032 5364     		str	r3, [r2, #68]
 417:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_TRIGGER]);
 1236              		.loc 1 417 5 view .LVU394
 1237 0034 006B     		ldr	r0, [r0, #48]
 1238              	.LVL68:
 417:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_TRIGGER]);
 1239              		.loc 1 417 5 is_stmt 0 view .LVU395
 1240 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 1241              	.LVL69:
 418:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_COMMUTATION]);
 1242              		.loc 1 418 5 is_stmt 1 view .LVU396
 1243 003a A06B     		ldr	r0, [r4, #56]
 1244 003c FFF7FEFF 		bl	HAL_DMA_DeInit
 1245              	.LVL70:
 419:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC3]);
 1246              		.loc 1 419 5 view .LVU397
 1247 0040 606B     		ldr	r0, [r4, #52]
 1248 0042 FFF7FEFF 		bl	HAL_DMA_DeInit
 1249              	.LVL71:
 420:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1250              		.loc 1 420 5 view .LVU398
 1251 0046 E06A     		ldr	r0, [r4, #44]
 1252 0048 FFF7FEFF 		bl	HAL_DMA_DeInit
 1253              	.LVL72:
 1254              		.loc 1 425 1 is_stmt 0 view .LVU399
 1255 004c E1E7     		b	.L81
 1256              	.L88:
 1257 004e 00BF     		.align	2
 1258              	.L87:
 1259 0050 00140040 		.word	1073746944
 1260 0054 00040140 		.word	1073808384
 1261              		.cfi_endproc
 1262              	.LFE137:
 1264              		.global	hdma_tim8_ch3
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 35


 1265              		.global	hdma_tim8_ch4_trig_com
 1266              		.global	hdma_tim3_ch4_up
 1267              		.global	hdma_tim3_ch3
 1268              		.global	htim8
 1269              		.global	htim7
 1270              		.global	htim3
 1271              		.section	.bss.hdma_tim3_ch3,"aw",%nobits
 1272              		.align	2
 1273              		.set	.LANCHOR1,. + 0
 1276              	hdma_tim3_ch3:
 1277 0000 00000000 		.space	96
 1277      00000000 
 1277      00000000 
 1277      00000000 
 1277      00000000 
 1278              		.section	.bss.hdma_tim3_ch4_up,"aw",%nobits
 1279              		.align	2
 1280              		.set	.LANCHOR2,. + 0
 1283              	hdma_tim3_ch4_up:
 1284 0000 00000000 		.space	96
 1284      00000000 
 1284      00000000 
 1284      00000000 
 1284      00000000 
 1285              		.section	.bss.hdma_tim8_ch3,"aw",%nobits
 1286              		.align	2
 1287              		.set	.LANCHOR4,. + 0
 1290              	hdma_tim8_ch3:
 1291 0000 00000000 		.space	96
 1291      00000000 
 1291      00000000 
 1291      00000000 
 1291      00000000 
 1292              		.section	.bss.hdma_tim8_ch4_trig_com,"aw",%nobits
 1293              		.align	2
 1294              		.set	.LANCHOR3,. + 0
 1297              	hdma_tim8_ch4_trig_com:
 1298 0000 00000000 		.space	96
 1298      00000000 
 1298      00000000 
 1298      00000000 
 1298      00000000 
 1299              		.section	.bss.htim3,"aw",%nobits
 1300              		.align	2
 1301              		.set	.LANCHOR5,. + 0
 1304              	htim3:
 1305 0000 00000000 		.space	72
 1305      00000000 
 1305      00000000 
 1305      00000000 
 1305      00000000 
 1306              		.section	.bss.htim7,"aw",%nobits
 1307              		.align	2
 1308              		.set	.LANCHOR0,. + 0
 1311              	htim7:
 1312 0000 00000000 		.space	72
 1312      00000000 
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 36


 1312      00000000 
 1312      00000000 
 1312      00000000 
 1313              		.section	.bss.htim8,"aw",%nobits
 1314              		.align	2
 1315              		.set	.LANCHOR6,. + 0
 1318              	htim8:
 1319 0000 00000000 		.space	72
 1319      00000000 
 1319      00000000 
 1319      00000000 
 1319      00000000 
 1320              		.text
 1321              	.Letext0:
 1322              		.file 2 "e:\\gcc\\2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 1323              		.file 3 "e:\\gcc\\2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1324              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1325              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1326              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1327              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1328              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1329              		.file 9 "Core/Inc/tim.h"
 1330              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1331              		.file 11 "Core/Inc/main.h"
 1332              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1333              		.file 13 "<built-in>"
ARM GAS  C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:20     .text.MX_TIM7_Init:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:26     .text.MX_TIM7_Init:00000000 MX_TIM7_Init
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:111    .text.MX_TIM7_Init:00000048 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:117    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:123    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:303    .text.HAL_TIM_PWM_MspInit:000000b4 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:313    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:319    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:545    .text.HAL_TIM_Base_MspInit:000000e8 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:556    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:562    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:703    .text.HAL_TIM_MspPostInit:00000088 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:712    .text.MX_TIM3_Init:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:718    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:860    .text.MX_TIM3_Init:0000008c $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:866    .text.MX_TIM8_Init:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:872    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1112   .text.MX_TIM8_Init:000000f4 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1118   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1124   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1173   .text.HAL_TIM_PWM_MspDeInit:0000002c $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1179   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1185   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1259   .text.HAL_TIM_Base_MspDeInit:00000050 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1290   .bss.hdma_tim8_ch3:00000000 hdma_tim8_ch3
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1297   .bss.hdma_tim8_ch4_trig_com:00000000 hdma_tim8_ch4_trig_com
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1283   .bss.hdma_tim3_ch4_up:00000000 hdma_tim3_ch4_up
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1276   .bss.hdma_tim3_ch3:00000000 hdma_tim3_ch3
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1318   .bss.htim8:00000000 htim8
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1311   .bss.htim7:00000000 htim7
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1304   .bss.htim3:00000000 htim3
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1272   .bss.hdma_tim3_ch3:00000000 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1279   .bss.hdma_tim3_ch4_up:00000000 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1286   .bss.hdma_tim8_ch3:00000000 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1293   .bss.hdma_tim8_ch4_trig_com:00000000 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1300   .bss.htim3:00000000 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1307   .bss.htim7:00000000 $d
C:\Users\zhaohe\AppData\Local\Temp\ccmtknSh.s:1314   .bss.htim8:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
memset
HAL_TIM_ConfigClockSource
HAL_TIMEx_ConfigBreakDeadTime
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
