-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\LTE_MIB_H_ip_src_Postprocessor.vhd
-- Created: 2022-05-23 17:26:55
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_Postprocessor
-- Source Path: zynqRadioHWSWLTEMIBDetectorRFSoC2x2/LTE_MIB_HDL/Postprocessor
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_Postprocessor IS
  PORT( In1                               :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
        In2                               :   IN    std_logic;
        In3                               :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14
        In4                               :   IN    std_logic;
        In5                               :   IN    std_logic;
        In6                               :   IN    std_logic_vector(6 DOWNTO 0);  -- ufix7
        In7                               :   IN    std_logic;
        In8                               :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        In9                               :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
        In10                              :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        In11                              :   IN    std_logic;
        In12                              :   IN    std_logic;
        Out1                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out2                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out3                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out4                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out5                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out6                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out7                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out8                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out9                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out10                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out11                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out12                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        Out13                             :   OUT   std_logic;
        Out14                             :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_Postprocessor;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_Postprocessor IS

  -- Signals
  SIGNAL Repeat_out1                      : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Data_Type_Conversion1_out1       : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat7_out1                     : std_logic;
  SIGNAL Data_Type_Conversion3_out1       : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat9_out1                     : signed(13 DOWNTO 0);  -- sfix14
  SIGNAL Data_Type_Conversion8_out1       : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat10_out1                    : std_logic;
  SIGNAL Data_Type_Conversion9_out1       : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat11_out1                    : std_logic;
  SIGNAL Data_Type_Conversion10_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat1_out1                     : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL Data_Type_Conversion11_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat2_out1                     : std_logic;
  SIGNAL Data_Type_Conversion12_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat3_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Data_Type_Conversion13_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat4_out1                     : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Data_Type_Conversion14_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat5_out1                     : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL Data_Type_Conversion15_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat6_out1                     : std_logic;
  SIGNAL Data_Type_Conversion16_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Repeat8_out1                     : std_logic;
  SIGNAL Data_Type_Conversion17_out1      : signed(31 DOWNTO 0);  -- int32
  SIGNAL Constant1_out1                   : std_logic;

BEGIN
  Repeat_out1 <= unsigned(In1);

  Data_Type_Conversion1_out1 <= signed(resize(Repeat_out1, 32));

  Out1 <= std_logic_vector(Data_Type_Conversion1_out1);

  Repeat7_out1 <= In2;

  Data_Type_Conversion3_out1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Repeat7_out1;

  Out2 <= std_logic_vector(Data_Type_Conversion3_out1);

  Repeat9_out1 <= signed(In3);

  Data_Type_Conversion8_out1 <= resize(Repeat9_out1, 32);

  Out3 <= std_logic_vector(Data_Type_Conversion8_out1);

  Repeat10_out1 <= In4;

  Data_Type_Conversion9_out1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Repeat10_out1;

  Out4 <= std_logic_vector(Data_Type_Conversion9_out1);

  Repeat11_out1 <= In5;

  Data_Type_Conversion10_out1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Repeat11_out1;

  Out5 <= std_logic_vector(Data_Type_Conversion10_out1);

  Repeat1_out1 <= unsigned(In6);

  Data_Type_Conversion11_out1 <= signed(resize(Repeat1_out1, 32));

  Out6 <= std_logic_vector(Data_Type_Conversion11_out1);

  Repeat2_out1 <= In7;

  Data_Type_Conversion12_out1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Repeat2_out1;

  Out7 <= std_logic_vector(Data_Type_Conversion12_out1);

  Repeat3_out1 <= unsigned(In8);

  Data_Type_Conversion13_out1 <= signed(resize(Repeat3_out1, 32));

  Out8 <= std_logic_vector(Data_Type_Conversion13_out1);

  Repeat4_out1 <= unsigned(In9);

  Data_Type_Conversion14_out1 <= signed(resize(Repeat4_out1, 32));

  Out9 <= std_logic_vector(Data_Type_Conversion14_out1);

  Repeat5_out1 <= unsigned(In10);

  Data_Type_Conversion15_out1 <= signed(resize(Repeat5_out1, 32));

  Out10 <= std_logic_vector(Data_Type_Conversion15_out1);

  Repeat6_out1 <= In11;

  Data_Type_Conversion16_out1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Repeat6_out1;

  Out11 <= std_logic_vector(Data_Type_Conversion16_out1);

  Repeat8_out1 <= In12;

  Data_Type_Conversion17_out1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Repeat8_out1;

  Out12 <= std_logic_vector(Data_Type_Conversion17_out1);

  Constant1_out1 <= '1';

  Out13 <= Constant1_out1;

  Out14 <= Constant1_out1;

END rtl;

