// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module alv_MIMD_load_data_and_op (
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        a,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        b,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        op,
        ALU_operation_MEM_address0,
        ALU_operation_MEM_ce0,
        ALU_operation_MEM_d0,
        ALU_operation_MEM_q0,
        ALU_operation_MEM_we0,
        ALU_operation_MEM_address1,
        ALU_operation_MEM_ce1,
        ALU_operation_MEM_d1,
        ALU_operation_MEM_q1,
        ALU_operation_MEM_we1,
        data_a_din,
        data_a_full_n,
        data_a_write,
        data_b_din,
        data_b_full_n,
        data_b_write,
        ap_clk,
        ap_rst,
        op_ap_vld,
        ap_start,
        ALU_operation_MEM_full_n,
        ALU_operation_MEM_write,
        ap_done,
        a_ap_vld,
        b_ap_vld,
        ALU_operation_din,
        ALU_operation_num_data_valid,
        ALU_operation_fifo_cap,
        ALU_operation_full_n,
        ALU_operation_write,
        ALU_operation_dout,
        ALU_operation_empty_n,
        ALU_operation_read,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [31:0] m_axi_gmem0_WDATA;
output  [3:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [31:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] a;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] b;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [31:0] m_axi_gmem3_WDATA;
output  [3:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [31:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [8:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] op;
output  [5:0] ALU_operation_MEM_address0;
output   ALU_operation_MEM_ce0;
output  [31:0] ALU_operation_MEM_d0;
input  [31:0] ALU_operation_MEM_q0;
output   ALU_operation_MEM_we0;
output  [5:0] ALU_operation_MEM_address1;
output   ALU_operation_MEM_ce1;
output  [31:0] ALU_operation_MEM_d1;
input  [31:0] ALU_operation_MEM_q1;
output   ALU_operation_MEM_we1;
output  [31:0] data_a_din;
input   data_a_full_n;
output   data_a_write;
output  [31:0] data_b_din;
input   data_b_full_n;
output   data_b_write;
input   ap_clk;
input   ap_rst;
input   op_ap_vld;
input   ap_start;
input   ALU_operation_MEM_full_n;
output   ALU_operation_MEM_write;
output   ap_done;
input   a_ap_vld;
input   b_ap_vld;
input  [31:0] ALU_operation_din;
output  [2:0] ALU_operation_num_data_valid;
output  [2:0] ALU_operation_fifo_cap;
output   ALU_operation_full_n;
input   ALU_operation_write;
output  [31:0] ALU_operation_dout;
output   ALU_operation_empty_n;
input   ALU_operation_read;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    load_op_U0_ap_start;
wire    load_op_U0_ap_done;
wire    load_op_U0_ap_continue;
wire    load_op_U0_ap_idle;
wire    load_op_U0_ap_ready;
wire    load_op_U0_m_axi_gmem3_AWVALID;
wire   [63:0] load_op_U0_m_axi_gmem3_AWADDR;
wire   [0:0] load_op_U0_m_axi_gmem3_AWID;
wire   [31:0] load_op_U0_m_axi_gmem3_AWLEN;
wire   [2:0] load_op_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] load_op_U0_m_axi_gmem3_AWBURST;
wire   [1:0] load_op_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] load_op_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] load_op_U0_m_axi_gmem3_AWPROT;
wire   [3:0] load_op_U0_m_axi_gmem3_AWQOS;
wire   [3:0] load_op_U0_m_axi_gmem3_AWREGION;
wire   [0:0] load_op_U0_m_axi_gmem3_AWUSER;
wire    load_op_U0_m_axi_gmem3_WVALID;
wire   [31:0] load_op_U0_m_axi_gmem3_WDATA;
wire   [3:0] load_op_U0_m_axi_gmem3_WSTRB;
wire    load_op_U0_m_axi_gmem3_WLAST;
wire   [0:0] load_op_U0_m_axi_gmem3_WID;
wire   [0:0] load_op_U0_m_axi_gmem3_WUSER;
wire    load_op_U0_m_axi_gmem3_ARVALID;
wire   [63:0] load_op_U0_m_axi_gmem3_ARADDR;
wire   [0:0] load_op_U0_m_axi_gmem3_ARID;
wire   [31:0] load_op_U0_m_axi_gmem3_ARLEN;
wire   [2:0] load_op_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] load_op_U0_m_axi_gmem3_ARBURST;
wire   [1:0] load_op_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] load_op_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] load_op_U0_m_axi_gmem3_ARPROT;
wire   [3:0] load_op_U0_m_axi_gmem3_ARQOS;
wire   [3:0] load_op_U0_m_axi_gmem3_ARREGION;
wire   [0:0] load_op_U0_m_axi_gmem3_ARUSER;
wire    load_op_U0_m_axi_gmem3_RREADY;
wire    load_op_U0_m_axi_gmem3_BREADY;
wire   [31:0] load_op_U0_ALU_operation_din;
wire    load_op_U0_ALU_operation_write;
wire    load_op_U0_start_out;
wire    load_op_U0_start_write;
wire    store_op_U0_ap_start;
wire    store_op_U0_ap_done;
wire    store_op_U0_ap_continue;
wire    store_op_U0_ap_idle;
wire    store_op_U0_ap_ready;
wire    store_op_U0_ALU_operation_read;
wire   [5:0] store_op_U0_ALU_operation_MEM_address0;
wire    store_op_U0_ALU_operation_MEM_ce0;
wire    store_op_U0_ALU_operation_MEM_we0;
wire   [31:0] store_op_U0_ALU_operation_MEM_d0;
wire    store_op_U0_ALU_operation_MEM_write;
wire    ap_sync_continue;
wire    load_data_a_3_U0_ap_start;
wire    load_data_a_3_U0_ap_done;
wire    load_data_a_3_U0_ap_continue;
wire    load_data_a_3_U0_ap_idle;
wire    load_data_a_3_U0_ap_ready;
wire    load_data_a_3_U0_m_axi_gmem0_AWVALID;
wire   [63:0] load_data_a_3_U0_m_axi_gmem0_AWADDR;
wire   [0:0] load_data_a_3_U0_m_axi_gmem0_AWID;
wire   [31:0] load_data_a_3_U0_m_axi_gmem0_AWLEN;
wire   [2:0] load_data_a_3_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] load_data_a_3_U0_m_axi_gmem0_AWBURST;
wire   [1:0] load_data_a_3_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] load_data_a_3_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] load_data_a_3_U0_m_axi_gmem0_AWPROT;
wire   [3:0] load_data_a_3_U0_m_axi_gmem0_AWQOS;
wire   [3:0] load_data_a_3_U0_m_axi_gmem0_AWREGION;
wire   [0:0] load_data_a_3_U0_m_axi_gmem0_AWUSER;
wire    load_data_a_3_U0_m_axi_gmem0_WVALID;
wire   [31:0] load_data_a_3_U0_m_axi_gmem0_WDATA;
wire   [3:0] load_data_a_3_U0_m_axi_gmem0_WSTRB;
wire    load_data_a_3_U0_m_axi_gmem0_WLAST;
wire   [0:0] load_data_a_3_U0_m_axi_gmem0_WID;
wire   [0:0] load_data_a_3_U0_m_axi_gmem0_WUSER;
wire    load_data_a_3_U0_m_axi_gmem0_ARVALID;
wire   [63:0] load_data_a_3_U0_m_axi_gmem0_ARADDR;
wire   [0:0] load_data_a_3_U0_m_axi_gmem0_ARID;
wire   [31:0] load_data_a_3_U0_m_axi_gmem0_ARLEN;
wire   [2:0] load_data_a_3_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] load_data_a_3_U0_m_axi_gmem0_ARBURST;
wire   [1:0] load_data_a_3_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] load_data_a_3_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] load_data_a_3_U0_m_axi_gmem0_ARPROT;
wire   [3:0] load_data_a_3_U0_m_axi_gmem0_ARQOS;
wire   [3:0] load_data_a_3_U0_m_axi_gmem0_ARREGION;
wire   [0:0] load_data_a_3_U0_m_axi_gmem0_ARUSER;
wire    load_data_a_3_U0_m_axi_gmem0_RREADY;
wire    load_data_a_3_U0_m_axi_gmem0_BREADY;
wire   [31:0] load_data_a_3_U0_data_a_din;
wire    load_data_a_3_U0_data_a_write;
wire    load_data_b_4_U0_ap_start;
wire    load_data_b_4_U0_ap_done;
wire    load_data_b_4_U0_ap_continue;
wire    load_data_b_4_U0_ap_idle;
wire    load_data_b_4_U0_ap_ready;
wire    load_data_b_4_U0_m_axi_gmem1_AWVALID;
wire   [63:0] load_data_b_4_U0_m_axi_gmem1_AWADDR;
wire   [0:0] load_data_b_4_U0_m_axi_gmem1_AWID;
wire   [31:0] load_data_b_4_U0_m_axi_gmem1_AWLEN;
wire   [2:0] load_data_b_4_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] load_data_b_4_U0_m_axi_gmem1_AWBURST;
wire   [1:0] load_data_b_4_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] load_data_b_4_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] load_data_b_4_U0_m_axi_gmem1_AWPROT;
wire   [3:0] load_data_b_4_U0_m_axi_gmem1_AWQOS;
wire   [3:0] load_data_b_4_U0_m_axi_gmem1_AWREGION;
wire   [0:0] load_data_b_4_U0_m_axi_gmem1_AWUSER;
wire    load_data_b_4_U0_m_axi_gmem1_WVALID;
wire   [31:0] load_data_b_4_U0_m_axi_gmem1_WDATA;
wire   [3:0] load_data_b_4_U0_m_axi_gmem1_WSTRB;
wire    load_data_b_4_U0_m_axi_gmem1_WLAST;
wire   [0:0] load_data_b_4_U0_m_axi_gmem1_WID;
wire   [0:0] load_data_b_4_U0_m_axi_gmem1_WUSER;
wire    load_data_b_4_U0_m_axi_gmem1_ARVALID;
wire   [63:0] load_data_b_4_U0_m_axi_gmem1_ARADDR;
wire   [0:0] load_data_b_4_U0_m_axi_gmem1_ARID;
wire   [31:0] load_data_b_4_U0_m_axi_gmem1_ARLEN;
wire   [2:0] load_data_b_4_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] load_data_b_4_U0_m_axi_gmem1_ARBURST;
wire   [1:0] load_data_b_4_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] load_data_b_4_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] load_data_b_4_U0_m_axi_gmem1_ARPROT;
wire   [3:0] load_data_b_4_U0_m_axi_gmem1_ARQOS;
wire   [3:0] load_data_b_4_U0_m_axi_gmem1_ARREGION;
wire   [0:0] load_data_b_4_U0_m_axi_gmem1_ARUSER;
wire    load_data_b_4_U0_m_axi_gmem1_RREADY;
wire    load_data_b_4_U0_m_axi_gmem1_BREADY;
wire   [31:0] load_data_b_4_U0_data_b_din;
wire    load_data_b_4_U0_data_b_write;
wire    ALU_operation_full_n_x;
wire   [2:0] ALU_operation_num_data_valid_x;
wire   [2:0] ALU_operation_fifo_cap_x;
wire    ALU_operation_empty_n_x;
wire   [31:0] ALU_operation_dout_x;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_load_op_U0_ap_ready;
wire    ap_sync_load_op_U0_ap_ready;
reg    ap_sync_reg_load_data_a_3_U0_ap_ready;
wire    ap_sync_load_data_a_3_U0_ap_ready;
reg    ap_sync_reg_load_data_b_4_U0_ap_ready;
wire    ap_sync_load_data_b_4_U0_ap_ready;
wire   [0:0] start_for_store_op_U0_din;
wire    start_for_store_op_U0_full_n;
wire   [0:0] start_for_store_op_U0_dout;
wire    start_for_store_op_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_load_op_U0_ap_ready = 1'b0;
#0 ap_sync_reg_load_data_a_3_U0_ap_ready = 1'b0;
#0 ap_sync_reg_load_data_b_4_U0_ap_ready = 1'b0;
end

alv_MIMD_load_op load_op_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_op_U0_ap_start),
    .start_full_n(start_for_store_op_U0_full_n),
    .ap_done(load_op_U0_ap_done),
    .ap_continue(load_op_U0_ap_continue),
    .ap_idle(load_op_U0_ap_idle),
    .ap_ready(load_op_U0_ap_ready),
    .m_axi_gmem3_AWVALID(load_op_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(load_op_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(load_op_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(load_op_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(load_op_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(load_op_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(load_op_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(load_op_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(load_op_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(load_op_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(load_op_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(load_op_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(load_op_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(load_op_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(load_op_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(load_op_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(load_op_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(load_op_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(load_op_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(load_op_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(load_op_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(load_op_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(load_op_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(load_op_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(load_op_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(load_op_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(load_op_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(load_op_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(load_op_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(load_op_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(load_op_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RFIFONUM(m_axi_gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(load_op_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .ALU_operation_din(load_op_U0_ALU_operation_din),
    .ALU_operation_num_data_valid(ALU_operation_num_data_valid_x),
    .ALU_operation_fifo_cap(ALU_operation_fifo_cap_x),
    .ALU_operation_full_n(ALU_operation_full_n_x),
    .ALU_operation_write(load_op_U0_ALU_operation_write),
    .start_out(load_op_U0_start_out),
    .start_write(load_op_U0_start_write),
    .op(op)
);

alv_MIMD_store_op store_op_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(store_op_U0_ap_start),
    .ap_done(store_op_U0_ap_done),
    .ap_continue(store_op_U0_ap_continue),
    .ap_idle(store_op_U0_ap_idle),
    .ap_ready(store_op_U0_ap_ready),
    .ALU_operation_dout(ALU_operation_dout_x),
    .ALU_operation_num_data_valid(ALU_operation_num_data_valid_x),
    .ALU_operation_fifo_cap(ALU_operation_fifo_cap_x),
    .ALU_operation_empty_n(ALU_operation_empty_n_x),
    .ALU_operation_read(store_op_U0_ALU_operation_read),
    .ALU_operation_MEM_address0(store_op_U0_ALU_operation_MEM_address0),
    .ALU_operation_MEM_ce0(store_op_U0_ALU_operation_MEM_ce0),
    .ALU_operation_MEM_we0(store_op_U0_ALU_operation_MEM_we0),
    .ALU_operation_MEM_d0(store_op_U0_ALU_operation_MEM_d0)
);

alv_MIMD_load_data_a_3 load_data_a_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_data_a_3_U0_ap_start),
    .ap_done(load_data_a_3_U0_ap_done),
    .ap_continue(load_data_a_3_U0_ap_continue),
    .ap_idle(load_data_a_3_U0_ap_idle),
    .ap_ready(load_data_a_3_U0_ap_ready),
    .m_axi_gmem0_AWVALID(load_data_a_3_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(load_data_a_3_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(load_data_a_3_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(load_data_a_3_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(load_data_a_3_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(load_data_a_3_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(load_data_a_3_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(load_data_a_3_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(load_data_a_3_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(load_data_a_3_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(load_data_a_3_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(load_data_a_3_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(load_data_a_3_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(load_data_a_3_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(load_data_a_3_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(load_data_a_3_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(load_data_a_3_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(load_data_a_3_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(load_data_a_3_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(load_data_a_3_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(load_data_a_3_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(load_data_a_3_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(load_data_a_3_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(load_data_a_3_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(load_data_a_3_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(load_data_a_3_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(load_data_a_3_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(load_data_a_3_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(load_data_a_3_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(load_data_a_3_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(load_data_a_3_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(load_data_a_3_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .data_a_din(load_data_a_3_U0_data_a_din),
    .data_a_num_data_valid(3'd0),
    .data_a_fifo_cap(3'd0),
    .data_a_full_n(data_a_full_n),
    .data_a_write(load_data_a_3_U0_data_a_write),
    .a(a)
);

alv_MIMD_load_data_b_4 load_data_b_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_data_b_4_U0_ap_start),
    .ap_done(load_data_b_4_U0_ap_done),
    .ap_continue(load_data_b_4_U0_ap_continue),
    .ap_idle(load_data_b_4_U0_ap_idle),
    .ap_ready(load_data_b_4_U0_ap_ready),
    .m_axi_gmem1_AWVALID(load_data_b_4_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(load_data_b_4_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(load_data_b_4_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(load_data_b_4_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(load_data_b_4_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(load_data_b_4_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(load_data_b_4_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(load_data_b_4_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(load_data_b_4_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(load_data_b_4_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(load_data_b_4_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(load_data_b_4_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(load_data_b_4_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(load_data_b_4_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(load_data_b_4_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(load_data_b_4_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(load_data_b_4_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(load_data_b_4_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(load_data_b_4_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(load_data_b_4_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(load_data_b_4_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(load_data_b_4_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(load_data_b_4_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(load_data_b_4_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(load_data_b_4_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(load_data_b_4_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(load_data_b_4_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(load_data_b_4_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(load_data_b_4_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(load_data_b_4_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(load_data_b_4_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(load_data_b_4_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .data_b_din(load_data_b_4_U0_data_b_din),
    .data_b_num_data_valid(3'd0),
    .data_b_fifo_cap(3'd0),
    .data_b_full_n(data_b_full_n),
    .data_b_write(load_data_b_4_U0_data_b_write),
    .b(b)
);

alv_MIMD_fifo_w32_d2 ALU_operation_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ALU_operation_din),
    .if_full_n(ALU_operation_num_data_valid),
    .if_write(ALU_operation_fifo_cap),
    .if_dout(ALU_operation_dout),
    .if_num_data_valid(ALU_operation_num_data_valid),
    .if_fifo_cap(ALU_operation_fifo_cap),
    .if_empty_n(ALU_operation_empty_n),
    .if_read(ALU_operation_read)
);

alv_MIMD_start_for_store_op_U0 start_for_store_op_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_store_op_U0_din),
    .if_full_n(start_for_store_op_U0_full_n),
    .if_write(load_op_U0_start_write),
    .if_dout(start_for_store_op_U0_dout),
    .if_empty_n(start_for_store_op_U0_empty_n),
    .if_read(store_op_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_data_a_3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_data_a_3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_data_a_3_U0_ap_ready <= ap_sync_load_data_a_3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_data_b_4_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_data_b_4_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_data_b_4_U0_ap_ready <= ap_sync_load_data_b_4_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_op_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_op_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_op_U0_ap_ready <= ap_sync_load_op_U0_ap_ready;
        end
    end
end

assign ALU_operation_MEM_address0 = store_op_U0_ALU_operation_MEM_address0;

assign ALU_operation_MEM_address1 = 6'd0;

assign ALU_operation_MEM_ce0 = store_op_U0_ALU_operation_MEM_ce0;

assign ALU_operation_MEM_ce1 = 1'b0;

assign ALU_operation_MEM_d0 = store_op_U0_ALU_operation_MEM_d0;

assign ALU_operation_MEM_d1 = 32'd0;

assign ALU_operation_MEM_we0 = store_op_U0_ALU_operation_MEM_we0;

assign ALU_operation_MEM_we1 = 1'b0;

assign ALU_operation_MEM_write = store_op_U0_ALU_operation_MEM_write;

assign ALU_operation_dout_x = 32'd0;

assign ALU_operation_empty_n_x = 1'b0;

assign ALU_operation_fifo_cap_x = 3'd0;

assign ALU_operation_full_n = 1'b0;

assign ALU_operation_full_n_x = 1'b0;

assign ALU_operation_num_data_valid_x = 3'd0;

assign ap_done = ap_sync_done;

assign ap_idle = (store_op_U0_ap_idle & load_op_U0_ap_idle & load_data_b_4_U0_ap_idle & load_data_a_3_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (store_op_U0_ap_done & load_data_b_4_U0_ap_done & load_data_a_3_U0_ap_done);

assign ap_sync_load_data_a_3_U0_ap_ready = (load_data_a_3_U0_ap_ready | ap_sync_reg_load_data_a_3_U0_ap_ready);

assign ap_sync_load_data_b_4_U0_ap_ready = (load_data_b_4_U0_ap_ready | ap_sync_reg_load_data_b_4_U0_ap_ready);

assign ap_sync_load_op_U0_ap_ready = (load_op_U0_ap_ready | ap_sync_reg_load_op_U0_ap_ready);

assign ap_sync_ready = (ap_sync_load_op_U0_ap_ready & ap_sync_load_data_b_4_U0_ap_ready & ap_sync_load_data_a_3_U0_ap_ready);

assign data_a_din = load_data_a_3_U0_data_a_din;

assign data_a_write = load_data_a_3_U0_data_a_write;

assign data_b_din = load_data_b_4_U0_data_b_din;

assign data_b_write = load_data_b_4_U0_data_b_write;

assign load_data_a_3_U0_ap_continue = ap_sync_continue;

assign load_data_a_3_U0_ap_start = ((ap_sync_reg_load_data_a_3_U0_ap_ready ^ 1'b1) & ap_start);

assign load_data_b_4_U0_ap_continue = ap_sync_continue;

assign load_data_b_4_U0_ap_start = ((ap_sync_reg_load_data_b_4_U0_ap_ready ^ 1'b1) & ap_start);

assign load_op_U0_ap_continue = 1'b1;

assign load_op_U0_ap_start = ((ap_sync_reg_load_op_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_gmem0_ARADDR = load_data_a_3_U0_m_axi_gmem0_ARADDR;

assign m_axi_gmem0_ARBURST = load_data_a_3_U0_m_axi_gmem0_ARBURST;

assign m_axi_gmem0_ARCACHE = load_data_a_3_U0_m_axi_gmem0_ARCACHE;

assign m_axi_gmem0_ARID = load_data_a_3_U0_m_axi_gmem0_ARID;

assign m_axi_gmem0_ARLEN = load_data_a_3_U0_m_axi_gmem0_ARLEN;

assign m_axi_gmem0_ARLOCK = load_data_a_3_U0_m_axi_gmem0_ARLOCK;

assign m_axi_gmem0_ARPROT = load_data_a_3_U0_m_axi_gmem0_ARPROT;

assign m_axi_gmem0_ARQOS = load_data_a_3_U0_m_axi_gmem0_ARQOS;

assign m_axi_gmem0_ARREGION = load_data_a_3_U0_m_axi_gmem0_ARREGION;

assign m_axi_gmem0_ARSIZE = load_data_a_3_U0_m_axi_gmem0_ARSIZE;

assign m_axi_gmem0_ARUSER = load_data_a_3_U0_m_axi_gmem0_ARUSER;

assign m_axi_gmem0_ARVALID = load_data_a_3_U0_m_axi_gmem0_ARVALID;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_RREADY = load_data_a_3_U0_m_axi_gmem0_RREADY;

assign m_axi_gmem0_WDATA = 32'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 4'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign m_axi_gmem1_ARADDR = load_data_b_4_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = load_data_b_4_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = load_data_b_4_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = load_data_b_4_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = load_data_b_4_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = load_data_b_4_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = load_data_b_4_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = load_data_b_4_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = load_data_b_4_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = load_data_b_4_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = load_data_b_4_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = load_data_b_4_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = load_data_b_4_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = load_op_U0_m_axi_gmem3_ARADDR;

assign m_axi_gmem3_ARBURST = load_op_U0_m_axi_gmem3_ARBURST;

assign m_axi_gmem3_ARCACHE = load_op_U0_m_axi_gmem3_ARCACHE;

assign m_axi_gmem3_ARID = load_op_U0_m_axi_gmem3_ARID;

assign m_axi_gmem3_ARLEN = load_op_U0_m_axi_gmem3_ARLEN;

assign m_axi_gmem3_ARLOCK = load_op_U0_m_axi_gmem3_ARLOCK;

assign m_axi_gmem3_ARPROT = load_op_U0_m_axi_gmem3_ARPROT;

assign m_axi_gmem3_ARQOS = load_op_U0_m_axi_gmem3_ARQOS;

assign m_axi_gmem3_ARREGION = load_op_U0_m_axi_gmem3_ARREGION;

assign m_axi_gmem3_ARSIZE = load_op_U0_m_axi_gmem3_ARSIZE;

assign m_axi_gmem3_ARUSER = load_op_U0_m_axi_gmem3_ARUSER;

assign m_axi_gmem3_ARVALID = load_op_U0_m_axi_gmem3_ARVALID;

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_RREADY = load_op_U0_m_axi_gmem3_RREADY;

assign m_axi_gmem3_WDATA = 32'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign start_for_store_op_U0_din = 1'b1;

assign store_op_U0_ALU_operation_MEM_write = 1'b0;

assign store_op_U0_ap_continue = ap_sync_continue;

assign store_op_U0_ap_start = start_for_store_op_U0_empty_n;

endmodule //alv_MIMD_load_data_and_op
