

																				State Logic ( Mem Reference)
																				
																				
					AR				AC				PC				TR				DR				IR				RD		WR		S2	S1	S0		
                LD  	INC  	LD  	INC  	LD  	INC  	LD  	INC		LD		INC		LD		INC	 					
opcode																
			T0  1		0		0		0		0		0		0		0		0		0		0		0			1		0		0	1	0				65554																				1				0	1	0

			T1	0		0		0		0		0		1		0		0		0		0		1		0			0		0		1	1	1               2119

			T2	1		0		0		0		0		0		0		0		0		0		0		0			0		0		1	0	1				65541

			T3	1		0		0		0		0		0		0		0		0		0		0		0			1		0		1	1	1				65559

000			T4	0		0		0		0		0		0		0		0		1		0		0		0			1		0		1	1	1				279
			T5	0		0		0		0		0		0		0		0		0		0		0		0			0		0		0	0	0				0

001			T4	0		0		0		0		0		0		0		0		1		0		0		0			1       0		1	1	1				279
			T5	0		0		0		0		0		0		0		0		0		0		0		0			0		0		0	0	0				0
			
010         T4	0		0		0		0		0		0		0		0		1		0		0		0			1		0		1	1	1				279
			T5	0		0		0		0		0		0		0		0		0		0		0		0			0		0		0	1	1				3

011			T4	0		0		0		0		0		0		0		0		0		0		0		0			0		1		1 	0	0				12																				1

100			T4	0		0		0		0		1		0		0		0		0		0		0		0			0		0		0	0	1				4097

101			T4	0		1		0		0		0		0		0		0		0		0		0		0			0		1		0	1	0				32778
            T5	0		0		0		0		1		0		0		0		0		0		0		0			0		0		0	0	1				4097

	
																				