{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623333840160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623333840162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 16:03:59 2021 " "Processing started: Thu Jun 10 16:03:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623333840162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623333840162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623333840162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623333840398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_control-structure " "Found design unit 1: setup_control-structure" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333840925 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_control " "Found entity 1: setup_control" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333840925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623333840925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramstix_gpmc_driver-behavior " "Found design unit 1: ramstix_gpmc_driver-behavior" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333840926 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramstix_gpmc_driver " "Found entity 1: ramstix_gpmc_driver" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333840926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623333840926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-timesone " "Found design unit 1: encoder-timesone" {  } { { "../opd_9/encoder.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333840927 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../opd_9/encoder.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333840927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623333840927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "setup_control " "Elaborating entity \"setup_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623333841005 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "in_reg1 setup_control.vhd(88) " "VHDL Signal Declaration warning at setup_control.vhd(88): used explicit default value for signal \"in_reg1\" because signal was never assigned a value" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1623333841008 "|setup_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramstix_gpmc_driver ramstix_gpmc_driver:gpmc_driver " "Elaborating entity \"ramstix_gpmc_driver\" for hierarchy \"ramstix_gpmc_driver:gpmc_driver\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "gpmc_driver" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623333841022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder_comp " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder_comp\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "encoder_comp" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623333841033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1623333842281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623333844115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623333844115 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_FPGA_IRQ " "No output dependent on input pin \"GPMC_FPGA_IRQ\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623333844297 "|setup_control|GPMC_FPGA_IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK " "No output dependent on input pin \"GPMC_CLK\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623333844297 "|setup_control|GPMC_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623333844297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "982 " "Implemented 982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623333844297 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623333844297 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1623333844297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "948 " "Implemented 948 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623333844297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623333844297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623333844308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 16:04:04 2021 " "Processing ended: Thu Jun 10 16:04:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623333844308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623333844308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623333844308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623333844308 ""}
