
---------- Begin Simulation Statistics ----------
final_tick                               13761316707867                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76960                       # Simulator instruction rate (inst/s)
host_mem_usage                               17209472                       # Number of bytes of host memory used
host_op_rate                                   131824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5532.76                       # Real time elapsed on the host
host_tick_rate                                7638887                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   425799851                       # Number of instructions simulated
sim_ops                                     729349722                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042264                       # Number of seconds simulated
sim_ticks                                 42264111915                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2994866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5990307                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          241                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1783819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3555356                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          272                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         7                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       598988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1197916                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          804                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu2.num_int_insts                          16                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        40459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        81746                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 63                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                11                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                           12                       # number of memory refs
system.cpu3.num_store_insts                        11                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       11     47.83%     47.83% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.35%     52.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                     11     47.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      3005415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        6032821                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2443758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4967326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          3044977                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1441023                       # number of cc regfile writes
system.switch_cpus0.committedInsts           84751647                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             93171379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.497543                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.497543                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        155682439                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        70238771                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   8425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         1833                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          537505                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.876956                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            54686032                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10425227                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26417731                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     26190951                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts           94                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     10440968                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     93256023                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     44260805                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          927                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    111302591                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        240005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     21487981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          2174                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     21764697                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          707                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        128357510                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             93213224                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.534299                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         68581227                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.734430                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              93213817                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       121274145                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       12012408                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.667761                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.667761                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     13545174     12.17%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu           15      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     26506471     23.81%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       523101      0.47%     36.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     16041845     14.41%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14957820     13.44%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite            8      0.00%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     29303850     26.33%     90.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     10425235      9.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     111303519                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      100627572                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    191449874                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     80663753                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     80753613                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12618331                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.113369                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         170600      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2042162     16.18%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1701354     13.48%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2812768     22.29%     53.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            0      0.00%     53.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      5169837     40.97%     94.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       721610      5.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      23294278                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    170687059                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12549471                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12587688                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          93256023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        111303519                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        84571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          766                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       143495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    126910799                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.877022                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.990878                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    101730810     80.16%     80.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2690415      2.12%     82.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2735744      2.16%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2252520      1.77%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6020267      4.74%     90.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3825518      3.01%     93.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2924503      2.30%     96.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2219796      1.75%     98.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2511226      1.98%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    126910799                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.876963                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       892064                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       248006                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     26190951                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10440968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       57505050                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               126919224                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         81280645                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        33039006                       # number of cc regfile writes
system.switch_cpus1.committedInsts           53767767                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             92646591                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.360508                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.360508                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  13055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1258777                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21486956                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.163520                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36693650                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7647731                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       69180291                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     33328738                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        44878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8614717                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    168384657                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29045919                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3790401                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    147673038                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6120125                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1217326                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6435675                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3080                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       688593                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       570184                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        154244312                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            145898974                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655326                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        101080358                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.149542                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             146896135                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       211552716                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      118613571                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.423638                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.423638                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        62548      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112578336     74.33%     74.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       153731      0.10%     74.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       388465      0.26%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30325728     20.02%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7954631      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151463439                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2928219                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019333                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2573041     87.87%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        327925     11.20%     99.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        27253      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     154329110                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    433320039                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145898974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    244125541                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         168384657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        151463439                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     75737966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       558773                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     80661184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    126906169                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.193507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.360386                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     94509248     74.47%     74.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4964695      3.91%     78.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3316917      2.61%     81.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2256552      1.78%     82.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3358045      2.65%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4353059      3.43%     88.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5262817      4.15%     93.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4757811      3.75%     96.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4127025      3.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    126906169                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.193385                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3150655                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1031516                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     33328738                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8614717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       79556963                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               126919224                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         10176364                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         9433319                       # number of cc regfile writes
system.switch_cpus2.committedInsts           37280373                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             65241029                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.404452                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.404452                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         67487259                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        50969602                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 309191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        27017                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1773812                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.536856                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            18912191                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3038767                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        9615980                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     15795789                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        25883                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3260522                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     68567653                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     15873424                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        85869                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     68137296                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         22290                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      8164068                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         52457                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8202675                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          591                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        25968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         67683142                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             67698898                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.658963                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         44600699                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.533401                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              67926202                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        50343446                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11898871                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.293733                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.293733                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       236266      0.35%      0.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     17211153     25.23%     25.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1023      0.00%     25.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     25.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     13864708     20.32%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        18485      0.03%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          413      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     45.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      8031728     11.77%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       838445      1.23%     58.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      9078657     13.31%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1916211      2.81%     75.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       275512      0.40%     75.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     13986219     20.50%     95.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      2764345      4.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      68223165                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       54440334                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    108462671                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     53704779                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     56191211                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             535708                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007852                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16543      3.09%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         8111      1.51%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          2339      0.44%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        42373      7.91%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv          248      0.05%     12.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       142470     26.59%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         44806      8.36%     47.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        42953      8.02%     55.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       207261     38.69%     94.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        28604      5.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      14082273                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    155145768                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13994119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     15703490                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          68548858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         68223165                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      3326494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        16368                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1978705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    126610033                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.538845                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.708240                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    111789491     88.29%     88.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2336923      1.85%     90.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1777338      1.40%     91.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1438480      1.14%     92.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1595320      1.26%     93.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1686965      1.33%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1658513      1.31%     96.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1367081      1.08%     97.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2959922      2.34%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    126610033                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.537532                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1359889                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1417749                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     15795789                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3260522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       22453111                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               126919224                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        259356988                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       245128402                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            478290631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.507677                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.507677                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            58187                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           58239                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 682192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2281331                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        48989560                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.332236                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           144444215                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          39860069                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       13083501                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112098435                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        26659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45137572                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589986142                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    104584146                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6034277                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    549844020                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         8170                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1900192                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         8211                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        46234                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1115831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1165500                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        633728258                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            547006388                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.652252                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        413350831                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.309878                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548964161                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       796821388                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      461884011                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.969757                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.969757                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087701      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    403184360     72.53%     72.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4090991      0.74%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       223890      0.04%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    106632434     19.18%     92.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     40542133      7.29%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        58504      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        58292      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     555878305                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         169154                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       285981                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116243                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       120818                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           19470210                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035026                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       14324067     73.57%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4197243     21.56%     95.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       896542      4.60%     99.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        22794      0.12%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        29564      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     574091660                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1258824328                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    546890145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    701605616                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589986142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        555878305                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    111695402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1646465                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    144143449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    126237032                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.403449                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.767725                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     24297850     19.25%     19.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4018139      3.18%     22.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5451462      4.32%     26.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8827116      6.99%     33.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12307387      9.75%     43.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14222242     11.27%     54.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21672488     17.17%     71.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19422576     15.39%     87.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16017772     12.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    126237032                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.379780                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     19250975                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     12005592                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112098435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45137572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      254190750                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               126919224                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     23944124                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23944125                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     24885340                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24885341                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2559758                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2559765                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8463773                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8463780                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 143394526152                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 143394526152                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 143394526152                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 143394526152                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26503882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26503890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     33349113                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33349121                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.875000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.096580                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.875000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.253793                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.253793                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 56018.782304                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56018.629113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 16942.151704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16942.137692                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     48900484                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1489041                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    32.840254                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2994866                       # number of writebacks
system.cpu0.dcache.writebacks::total          2994866                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2452165                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2452165                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2452165                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2452165                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       107593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       107593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2995383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2995383                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9851819319                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9851819319                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 500541381909                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 500541381909                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.004060                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004060                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.089819                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089819                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91565.615969                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91565.615969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 167104.300822                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167104.300822                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2994866                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     13843616                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13843617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2236600                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2236606                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 129536366634                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129536366634                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     16080216                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     16080223                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.857143                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.139090                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.139090                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 57916.644297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57916.488927                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2227558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2227558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   1621114929                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1621114929                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 179287.207366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 179287.207366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10100508                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10100508                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       323158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       323159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  13858159518                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13858159518                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10423666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10423667                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.031002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42883.541543                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42883.408842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       224607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       224607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        98551                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        98551                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   8230704390                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8230704390                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009455                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009455                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 83517.208248                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83517.208248                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       941216                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       941216                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      5904015                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      5904015                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6845231                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6845231                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.862500                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.862500                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      2887790                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      2887790                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 490689562590                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 490689562590                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421869                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421869                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 169918.713823                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 169918.713823                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.909708                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           27880719                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2995378                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.307913                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.045936                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.863772                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000090                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999734                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        269788346                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       269788346                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      7391914                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7391941                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      7391914                       # number of overall hits
system.cpu0.icache.overall_hits::total        7391941                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5132196                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5132196                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5132196                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5132196                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      7391963                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7391992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      7391963                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7391992                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 104738.693878                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100631.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 104738.693878                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100631.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5115879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5115879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5115879                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5115879                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104405.693878                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104405.693878                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104405.693878                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104405.693878                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      7391914                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7391941                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5132196                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5132196                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      7391963                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7391992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 104738.693878                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100631.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5115879                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5115879                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 104405.693878                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104405.693878                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           50.996087                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7391992                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         144941.019608                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    48.996087                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.095695                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.099602                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         59135987                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        59135987                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2896877                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      3899908                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       907113                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         98552                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        98552                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2896889                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8985634                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8985736                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    383375616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           383378880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1812155                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              115977920                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4807596                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000050                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007080                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4807355     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 241      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4807596                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3989349990                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           9.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2992375629                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1179358                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1179358                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1179358                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1179358                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1816025                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1816083                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1816025                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1816083                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      5082579                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 492608359206                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 492613441785                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      5082579                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 492608359206                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 492613441785                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2995383                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2995441                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2995383                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2995441                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.606275                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.606282                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.606275                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.606282                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 103726.102041                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 271256.375439                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 271250.511009                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 103726.102041                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 271256.375439                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 271250.511009                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1812155                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1812155                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1816025                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1816074                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1816025                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1816074                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      5066262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 492003626877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 492008693139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      5066262                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 492003626877                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 492008693139                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606275                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.606279                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606275                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.606279                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 103393.102041                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 270923.377639                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 270918.857458                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 103393.102041                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 270923.377639                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 270918.857458                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1812155                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2541033                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2541033                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2541033                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2541033                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       453833                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       453833                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       453833                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       453833                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        44824                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        44824                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        53727                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        53728                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7938037683                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7938037683                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        98551                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        98552                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.545170                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.545174                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 147747.644257                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 147744.894338                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        53727                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        53727                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7920146592                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7920146592                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.545170                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.545164                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 147414.644257                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 147414.644257                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1134534                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1134534                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1762298                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1762355                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      5082579                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 484670321523                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 484675404102                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2896832                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2896889                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.608354                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.608361                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103726.102041                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 275021.773572                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 275015.762489                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1762298                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1762347                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      5066262                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 484083480285                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 484088546547                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.608354                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608358                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 103393.102041                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 274688.775840                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 274684.013164                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4093.319743                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5990295                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1816251                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.298165                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     1.025304                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.002219                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.008935                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.052232                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4092.231052                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000250                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000013                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.999080                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.999346                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3304                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        97661163                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       97661163                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  42264101592                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32007.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32007.numOps                      0                       # Number of Ops committed
system.cpu0.thread32007.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            6                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26856968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26856974                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            6                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     26856968                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26856974                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2484291                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2484294                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2484294                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2484297                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 192560723856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192560723856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 192560723856                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192560723856                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29341259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29341268                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29341262                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29341271                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084669                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 77511.339797                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77511.246195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 77511.246195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77511.152594                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1419                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   118.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1770910                       # number of writebacks
system.cpu1.dcache.writebacks::total          1770910                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       699968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       699968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       699968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       699968                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1784323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1784323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1784325                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1784325                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 102516058323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102516058323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 102516532182                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102516532182                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060813                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060813                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060813                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060813                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 57453.756031                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57453.756031                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 57453.957201                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57453.957201                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1770910                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     21946279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21946281                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2256110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2256110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 189861094521                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 189861094521                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24202389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24202391                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093218                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093218                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 84154.183316                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84154.183316                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       699918                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       699918                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1556192                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1556192                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  99892839168                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99892839168                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 64190.562069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64190.562069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            4                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4910689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4910693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            3                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       228181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       228184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2699629335                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2699629335                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5138870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5138877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428571                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11831.087317                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11830.931770                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       228131                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       228131                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2623219155                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2623219155                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044393                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044393                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11498.740439                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11498.740439                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       473859                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       473859                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 236929.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 236929.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.781275                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28650801                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1771422                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.173899                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.002680                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.778595                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999568                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        236501590                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       236501590                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     22954688                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22954708                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     22954688                       # number of overall hits
system.cpu1.icache.overall_hits::total       22954708                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          117                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           120                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          117                       # number of overall misses
system.cpu1.icache.overall_misses::total          120                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11433555                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11433555                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11433555                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11433555                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     22954805                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22954828                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     22954805                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22954828                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.130435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.130435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 97722.692308                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95279.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 97722.692308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95279.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           37                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           37                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8348643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8348643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8348643                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8348643                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104358.037500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104358.037500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104358.037500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104358.037500                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     22954688                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22954708                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          117                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11433555                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11433555                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     22954805                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22954828                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 97722.692308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95279.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           37                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8348643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8348643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 104358.037500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104358.037500                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           80.292228                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22954791                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         276563.746988                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.292228                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.156821                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        183638707                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       183638707                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1556271                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1156653                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1406223                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12937                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12937                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        215234                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       215234                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1556275                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5339632                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5339798                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    226709248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           226714560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       791966                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               50685824                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2576412                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000172                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.014463                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2576017     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 347      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  48      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2576412                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2363357610                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1773955602                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       975543                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         975543                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       975543                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        975543                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       795880                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       795966                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       795880                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       795966                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8292699                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  97438082382                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  97446375081                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8292699                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  97438082382                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  97446375081                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1771423                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1771509                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1771423                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1771509                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.449289                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.449315                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.449289                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.449315                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 103658.737500                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 122428.107732                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 122425.298419                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 103658.737500                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 122428.107732                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 122425.298419                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       791966                       # number of writebacks
system.cpu1.l2cache.writebacks::total          791966                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       795879                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       795959                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       795879                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       795959                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8266059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  97173045684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  97181311743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8266059                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  97173045684                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  97181311743                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449288                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.449311                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449288                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.449311                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103325.737500                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 122095.250263                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 122093.363783                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103325.737500                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 122095.250263                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 122093.363783                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               791966                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       978502                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       978502                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       978502                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       978502                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       792363                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       792363                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       792363                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       792363                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12937                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12937                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12937                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12937                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       110471                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       110471                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       104760                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       104763                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1984199148                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1984199148                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       215231                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       215234                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.486733                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.486740                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18940.427148                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18939.884768                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       104759                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       104759                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1949304078                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1949304078                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.486728                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.486721                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18607.509407                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18607.509407                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       865072                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       865072                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       691120                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       691203                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8292699                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  95453883234                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  95462175933                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1556192                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1556275                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.444110                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.444139                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 103658.737500                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 138114.774907                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 138110.187504                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       691120                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       691200                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8266059                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  95223741606                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  95232007665                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.444110                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.444137                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 103325.737500                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 137781.776835                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 137777.788867                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4079.398121                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3555306                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          796062                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.466117                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.412165                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.021453                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.035781                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.429635                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4078.499088                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000101                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000105                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995727                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995947                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1841                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2041                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        57681038                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       57681038                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  42264101592                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32007.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32007.numOps                      0                       # Number of Ops committed
system.cpu1.thread32007.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     16625796                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16625796                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     16736801                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16736801                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1800405                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1800409                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1848353                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1848357                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 281941662781                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 281941662781                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 281941662781                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 281941662781                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     18426201                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18426205                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     18585154                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18585158                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.097709                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097709                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.099453                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099453                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 156599.022321                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 156598.674402                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 152536.697688                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 152536.367585                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1401980                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       237378                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18326                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            414                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    76.502237                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   573.376812                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       597736                       # number of writebacks
system.cpu2.dcache.writebacks::total           597736                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1234727                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1234727                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1234727                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1234727                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       565678                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       565678                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       599326                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       599326                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  82000948969                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  82000948969                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  90761776372                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  90761776372                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030700                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030700                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.032248                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032248                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 144960.470390                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144960.470390                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 151439.744600                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 151439.744600                       # average overall mshr miss latency
system.cpu2.dcache.replacements                597736                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     14211489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14211489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1732252                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1732256                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 277443773172                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 277443773172                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     15943741                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     15943745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.108648                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108648                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 160163.632758                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 160163.262920                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1234724                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1234724                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       497528                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       497528                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  77525927802                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  77525927802                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 155822.240762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 155822.240762                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2414307                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2414307                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        68153                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        68153                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4497889609                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4497889609                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2482460                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2482460                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.027454                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027454                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 65996.942306                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65996.942306                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        68150                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        68150                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4475021167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4475021167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.027453                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027453                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 65664.287117                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65664.287117                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       111005                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       111005                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        47948                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        47948                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       158953                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       158953                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.301649                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.301649                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33648                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33648                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   8760827403                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   8760827403                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.211685                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.211685                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 260366.958006                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 260366.958006                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.759028                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           17336131                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           598248                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.978168                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003826                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.755202                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999522                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999529                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149279512                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149279512                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           15                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4483090                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4483105                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           15                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4483090                       # number of overall hits
system.cpu2.icache.overall_hits::total        4483105                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          880                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           882                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          880                       # number of overall misses
system.cpu2.icache.overall_misses::total          882                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    212952834                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    212952834                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    212952834                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    212952834                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4483970                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4483987                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4483970                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4483987                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.117647                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000196                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.117647                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000196                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 241991.856818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 241443.122449                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 241991.856818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 241443.122449                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          165                       # number of writebacks
system.cpu2.icache.writebacks::total              165                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          206                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          206                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          674                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          674                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          674                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          674                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    172669491                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    172669491                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    172669491                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    172669491                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 256186.188427                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 256186.188427                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 256186.188427                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 256186.188427                       # average overall mshr miss latency
system.cpu2.icache.replacements                   165                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           15                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4483090                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4483105                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          880                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          882                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    212952834                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    212952834                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4483970                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4483987                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000197                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 241991.856818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 241443.122449                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          206                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          674                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    172669491                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    172669491                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 256186.188427                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 256186.188427                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          335.814314                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4483781                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              676                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6632.812130                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.747535                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   334.066779                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003413                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.652474                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.655887                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         35872572                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        35872572                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         531855                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       260863                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       681215                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1081                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1081                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         67069                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        67069                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       531856                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1517                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1796395                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1797912                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        53824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     76542976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            76596800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       344177                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               22027328                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        944186                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000857                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.029259                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              943377     99.91%     99.91% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 809      0.09%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          944186                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       797109078                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         673326                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      598005729                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       250937                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         250937                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       250937                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        250937                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          674                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       347308                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       347988                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          674                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       347308                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       347988                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    172195632                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  89309402853                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  89481598485                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    172195632                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  89309402853                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  89481598485                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          674                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       598245                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       598925                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          674                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       598245                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       598925                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.580545                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.581021                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.580545                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.581021                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 255483.133531                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 257147.554485                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 257139.897022                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 255483.133531                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 257147.554485                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 257139.897022                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       344177                       # number of writebacks
system.cpu2.l2cache.writebacks::total          344177                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          674                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       347308                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       347982                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          674                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       347308                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       347982                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    171971190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  89193749622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  89365720812                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    171971190                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  89193749622                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  89365720812                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.580545                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.581011                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.580545                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.581011                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 255150.133531                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 256814.555444                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 256811.331655                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 255150.133531                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 256814.555444                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 256811.331655                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               344177                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       188629                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       188629                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       188629                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       188629                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       409267                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       409267                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       409267                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       409267                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1081                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1081                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1081                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1081                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        49212                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        49212                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        17857                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        17857                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4241408346                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4241408346                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        67069                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        67069                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.266248                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.266248                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 237520.767542                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 237520.767542                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        17857                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        17857                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4235461965                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4235461965                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.266248                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.266248                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 237187.767542                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 237187.767542                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       201725                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       201725                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       329451                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       330131                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    172195632                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  85067994507                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  85240190139                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          674                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       531176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       531856                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.620229                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620715                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 255483.133531                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 258211.371363                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 258201.108466                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       329451                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       330125                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    171971190                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  84958287657                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  85130258847                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.620229                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620704                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 255150.133531                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 257878.372374                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 257872.802263                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4083.245303                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1197901                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          348273                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.439546                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.148198                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.010415                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.743050                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.339044                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4073.004597                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001013                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000181                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001303                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.994386                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996886                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2883                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        19514705                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       19514705                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  42264101592                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    117385486                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       117385493                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    130098483                       # number of overall hits
system.cpu3.dcache.overall_hits::total      130098490                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          462                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           467                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          543                       # number of overall misses
system.cpu3.dcache.overall_misses::total          548                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     91791783                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     91791783                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     91791783                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     91791783                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117385948                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117385960                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           12                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    130099026                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    130099038                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.416667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.416667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 198683.512987                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 196556.280514                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 169045.640884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 167503.253650                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          212                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          212                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          311                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     57237705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     57237705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     68426838                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     68426838                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 228950.820000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 228950.820000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 220021.987138                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 220021.987138                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     80314029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80314029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          357                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          358                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     69819777                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     69819777                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     80314386                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80314387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 195573.605042                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 195027.310056                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          210                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     35353278                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     35353278                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 240498.489796                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 240498.489796                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            7                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37071457                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37071464                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            4                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     21972006                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21972006                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data           11                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     37071562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     37071573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.363636                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 209257.200000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 201578.036697                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     21884427                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21884427                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 212470.165049                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 212470.165049                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     12712997                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     12712997                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           81                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           81                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     12713078                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     12713078                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           61                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     11189133                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     11189133                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 183428.409836                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 183428.409836                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          304.598835                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          130098806                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              316                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         411705.082278                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   299.598836                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.009766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.585154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.594920                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1040792620                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1040792620                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                         11                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45321406                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45321425                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45321406                       # number of overall hits
system.cpu3.icache.overall_hits::total       45321425                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        44290                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44293                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        44290                       # number of overall misses
system.cpu3.icache.overall_misses::total        44293                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    644663025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    644663025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    644663025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    644663025                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45365696                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45365718                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45365696                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45365718                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14555.498420                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14554.512564                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14555.498420                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14554.512564                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40459                       # number of writebacks
system.cpu3.icache.writebacks::total            40459                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3322                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3322                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3322                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3322                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        40968                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40968                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        40968                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40968                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    503296533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    503296533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    503296533                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    503296533                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12285.113576                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12285.113576                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12285.113576                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12285.113576                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40459                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45321406                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45321425                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        44290                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44293                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    644663025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    644663025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45365696                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45365718                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14555.498420                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14554.512564                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3322                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3322                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        40968                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40968                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    503296533                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    503296533                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12285.113576                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12285.113576                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          499.362627                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45362396                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40971                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1107.183032                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.120366                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   499.242261                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000235                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.975083                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.975318                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        362966715                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       362966715                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          41180                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        40459                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq           107                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp          107                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        41180                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       122401                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          632                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             123033                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5211520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             5231744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         41287                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000073                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.008524                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               41284     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   3      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           41287                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        54164448                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       40927032                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         310689                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        39552                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          39554                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        39552                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         39554                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1416                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1733                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    327145194                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     68204061                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    395349255                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    327145194                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     68204061                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    395349255                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        40968                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          311                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        41287                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        40968                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          311                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        41287                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.034564                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.041974                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.034564                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.041974                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 231034.741525                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 220725.116505                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 228129.979804                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 231034.741525                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 220725.116505                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 228129.979804                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1725                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1416                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1725                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    326673666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     68101164                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    394774830                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    326673666                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     68101164                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    394774830                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.034564                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.041781                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.034564                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.041781                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 230701.741525                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 220392.116505                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 228854.973913                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 230701.741525                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 220392.116505                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 228854.973913                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        40456                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        40456                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        40456                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        40456                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          103                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          107                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     21815829                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     21815829                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            4                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data          103                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          107                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 211804.165049                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 203886.252336                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     21781530                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     21781530                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.962617                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 211471.165049                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 211471.165049                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        39552                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39554                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          206                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1626                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    327145194                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     46388232                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    373533426                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        40968                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        41180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.034564                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990385                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.039485                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 231034.741525                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 225185.592233                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 229725.354244                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          206                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1622                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    326673666                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     46319634                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    372993300                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.034564                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990385                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.039388                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 230701.741525                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 224852.592233                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 229958.877928                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1650.061628                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             81743                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1733                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           47.168494                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1344.420393                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   297.641236                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.328228                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.072666                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.402847                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1733                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1732                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.423096                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1309621                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1309621                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  42264101592                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2785298                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       3002990                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1337766                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1049984                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             176454                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            176454                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2785315                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5444068                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2383665                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1039348                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3466                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 8870547                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    232191040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    101612800                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     44247040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       110912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                378161792                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           2443714                       # Total snoops (count)
system.l3bus.snoopTraffic                    89198720                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5471167                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5471167    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5471167                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           3027663590                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1212780108                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           530115990                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           232362906                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1152170                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       435476                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2677                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              438154                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       435476                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2677                       # number of overall hits
system.l3cache.overall_hits::total             438154                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1816025                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       360403                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          674                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       344631                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           2523615                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1816025                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       360403                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          674                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       344631                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1416                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.l3cache.overall_misses::total          2523615                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      4870458                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 484475164999                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7931394                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  87783920961                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    169222595                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  87707587823                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    320916419                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     66848749                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 660536463398                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      4870458                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 484475164999                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7931394                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  87783920961                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    169222595                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  87707587823                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    320916419                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     66848749                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 660536463398                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1816025                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       795879                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          674                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       347308                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1416                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          309                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2961769                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1816025                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       795879                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          674                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       347308                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1416                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          309                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2961769                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.452836                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.992292                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.852063                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.452836                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.992292                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.852063                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 99397.102041                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 266777.805922                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 100397.392405                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 243571.560062                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 251072.099407                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 254497.093480                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 226635.889124                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 216338.993528                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 261742.168832                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 99397.102041                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 266777.805922                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 100397.392405                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 243571.560062                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 251072.099407                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 254497.093480                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 226635.889124                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 216338.993528                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 261742.168832                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1393730                       # number of writebacks
system.l3cache.writebacks::total              1393730                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1816025                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       360403                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          674                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       344631                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      2523586                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1816025                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       360403                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          674                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       344631                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1416                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      2523586                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      4544118                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 472380518419                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7405254                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  85383663621                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    164733755                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  85412352023                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    311485859                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     64790809                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 643729493858                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      4544118                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 472380518419                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7405254                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  85383663621                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    164733755                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  85412352023                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    311485859                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     64790809                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 643729493858                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.452836                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.992292                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.852054                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.452836                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.992292                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.852054                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92737.102041                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 260117.849930                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93737.392405                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 236911.633979                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 244412.099407                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 247837.112805                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 219975.889124                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 209678.993528                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 255085.221529                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92737.102041                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 260117.849930                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93737.392405                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 236911.633979                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 244412.099407                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 247837.112805                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 219975.889124                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 209678.993528                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 255085.221529                       # average overall mshr miss latency
system.l3cache.replacements                   2443714                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1609260                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1609260                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1609260                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1609260                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1337766                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1337766                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1337766                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1337766                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       104548                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          297                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           104845                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        53727                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          211                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        17560                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          103                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          71609                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7703758595                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     42638318                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   4157502297                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     21364947                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  11925264157                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        53727                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       104759                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        17857                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          103                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       176454                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.002014                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.983368                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.405822                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 143387.097642                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 202077.336493                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 236759.811902                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 207426.669903                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 166533.035750                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        53727                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          211                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        17560                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          103                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        71601                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7345936775                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     41233058                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4040552697                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     20678967                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  11448401497                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.002014                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.983368                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.405777                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 136727.097642                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 195417.336493                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 230099.811902                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 200766.669903                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 159891.642533                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       330928                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         2380                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       333309                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1762298                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       360192                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       327071                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          206                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      2452006                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      4870458                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 476771406404                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7931394                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  87741282643                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    169222595                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  83550085526                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    320916419                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     45483802                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 648611199241                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1762298                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       691120                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          674                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       329451                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1416                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2785315                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.521171                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.992776                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.880333                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 99397.102041                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 270539.605903                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100397.392405                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 243595.867324                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 251072.099407                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 255449.384158                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 226635.889124                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 220795.155340                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 264522.680304                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1762298                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       360192                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       327071                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          206                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      2451985                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      4544118                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 465034581644                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7405254                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  85342430563                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    164733755                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  81371799326                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    311485859                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     44111842                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 632281092361                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.521171                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.992776                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.880326                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 92737.102041                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 263879.651253                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93737.392405                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 236935.941284                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 244412.099407                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 248789.404521                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 219975.889124                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 214135.155340                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 257864.991980                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64290.107071                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3385180                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2947026                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.148677                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719099204297                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64290.107071                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.980989                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.980989                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65158                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          758                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6647                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        54136                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3617                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.994232                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             97487746                       # Number of tag accesses
system.l3cache.tags.data_accesses            97487746                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1393728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1816025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    360400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    344624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000072201538                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        87096                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        87096                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3045663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1340631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2523586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1393728                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2523586                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1393728                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      79.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2523586                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1393728                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   90927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  102690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  123138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  133626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  141789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  153292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  163545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 173506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 175563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 170095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 160337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 145516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 127778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 110385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  84912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  66885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  49705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  32229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  19946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  11772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   6577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   3925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   2959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   2578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   2342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   2155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                   1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                   1131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                    726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                    337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  25372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  31923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  39196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  47175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  54730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  62735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  69015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  71333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  42200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  36833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  32849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  29151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  26105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  23513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  21462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  19653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  17880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  16427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  15406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  14579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  13881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  13442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  13073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  12549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  12289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  11730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  11878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  12135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  12380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  12569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  13141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  13655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  14766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  15787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  17359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  19082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  20739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  22660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 24569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 26408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 27943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 28719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 29366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 29529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 29226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 28948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 13114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  8467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  5638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  3503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     6                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        87096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.974327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.374728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.246906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        87095    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58368-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87096                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.053670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87039     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87096                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               161509504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             89198592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3821.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2110.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42264027999                       # Total gap between requests
system.mem_ctrls.avgGap                      10789.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    116225344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23065536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        43136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     22055872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     89193024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 74200.068519291395                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 2749977196.581062793732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 119628.681898449402                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 545747561.107838749886                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1020629.513918416342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 521858167.618852257729                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2144230.551496257540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 467914.717805327382                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2110372605.944771051407                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1816025                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       360403                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       344631                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1416                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          309                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1393728                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      2707858                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 404073245701                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4443346                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  71834391504                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    139391808                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  72452381208                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    258294524                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     53185096                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3318991685981                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     55262.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    222504.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     56244.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    199316.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    206812.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    210231.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    182411.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    172120.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2381376.92                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1957500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10751                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     1469                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  49005                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            7                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            5                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    116224832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23065536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     22056320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     161510272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     89198592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     89198592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1816013                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       360399                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       344630                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2523598                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1393728                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1393728                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        74200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   2749965082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       119629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    545747561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1020630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    521868768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2144231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       467915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3821451929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        74200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       119629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1020630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2144231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3373832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2110504349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2110504349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2110504349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        74200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   2749965082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       119629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    545747561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1020630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    521868768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2144231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       467915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5931956278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2523570                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1393641                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        79792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        76327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        78937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        84569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        80287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        75140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        74474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        82456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        80591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        81665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        75013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        75604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        83849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        79560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        78278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        75256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        81447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        81898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        80140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        75399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        74055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        84892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        79174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        79082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        76147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        76548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        82447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        79890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        75718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        75725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        81977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        77233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        41383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        42573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        43930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        47728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        43877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        39165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        44036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        44651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        44613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        43102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        41326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        43887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        46585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        43395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        41031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        44368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        43956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        46629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        42473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        41162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        44123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        46622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        43507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        40986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        43189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        42837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        46802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        42246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        39402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        44382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        45024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        44651                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            504675754605                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            8408535240                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       548818041045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               199984.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          217476.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1672860                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             286838                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           20.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1957493                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.071242                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.616852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   164.279674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1348853     68.91%     68.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       409670     20.93%     89.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        80337      4.10%     93.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        35279      1.80%     95.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20424      1.04%     96.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        13688      0.70%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10190      0.52%     98.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7858      0.40%     98.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        31194      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1957493                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             161508480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           89193024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3821.409529                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2110.372606                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   30.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               19.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    6104991346.272012                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8116424798.932816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   10614909649.075207                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  5237994123.935901                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15067367073.423841                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35644589046.964966                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 202024949.683211                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  80988300988.290955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1916.242820                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3806600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38457428665                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2451989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1393728                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1049981                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71609                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71609                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2452006                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      7490922                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      7490922                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7490922                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    250708864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    250708864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               250708864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2523615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2523615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2523615                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          3510594629                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4617784072                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         539084                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       539068                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1834                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       188545                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         188542                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998409                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        85113                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         1833                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    126898759                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.734218                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.084639                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    106434149     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      5851232      4.61%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      2485195      1.96%     90.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1612315      1.27%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       994774      0.78%     92.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       490442      0.39%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       444195      0.35%     93.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       275320      0.22%     93.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      8311137      6.55%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    126898759                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     84751647                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      93171379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           36561860                       # Number of memory references committed
system.switch_cpus0.commit.loads             26138194                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            537419                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          80655304                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           42081776                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     13540808     14.53%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     26503823     28.45%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       523101      0.56%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16041787     17.22%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      6996159      7.51%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19142035     20.54%     88.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10423666     11.19%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     93171379                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      8311137                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1571725                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    113504754                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          8433854                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      3398256                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          2174                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       186978                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      93269587                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           26189311                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10425227                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27794                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  598                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles         7652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              84932820                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             539084                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       188549                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            126900972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           4350                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          7391963                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    126910799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.735690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.116383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       111302046     87.70%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          888037      0.70%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          639376      0.50%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          933353      0.74%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1693673      1.33%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2118729      1.67%     92.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1267331      1.00%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1118148      0.88%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6950106      5.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    126910799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.004247                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.669188                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            7391963                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3263843                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          52724                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          707                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         17281                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       1486496                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  42264111915                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          2174                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         3044704                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48768420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10300244                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     64795221                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      93260265                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       6142707                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      49873002                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12093679                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     83722705                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          283394660                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        85172084                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        155724547                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     83648180                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           74470                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         17980058                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               211844114                       # The number of ROB reads
system.switch_cpus0.rob.writes              186525098                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         84751647                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           93171379                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       30709260                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20387753                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1214737                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10724912                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10709469                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.856008                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4255955                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3999165                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3957225                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41940                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8700                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     75742159                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1214702                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    116216393                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.797190                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.063173                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     93860803     80.76%     80.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6289864      5.41%     86.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2714202      2.34%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2869980      2.47%     90.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1828658      1.57%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       819687      0.71%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       452665      0.39%     93.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       854946      0.74%     94.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6525588      5.62%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    116216393                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     53767767                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      92646591                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23567148                       # Number of memory references committed
system.switch_cpus1.commit.loads             18428278                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13848745                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           92536740                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1784828                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        56461      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     68530394     73.97%     74.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       118766      0.13%     74.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       373822      0.40%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18428278     19.89%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5138870      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     92646591                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6525588                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3827051                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     93504037                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         24927442                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3430306                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1217326                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9967957                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     186622844                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29045900                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7647731                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               327706                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                59946                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1007737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             115761266                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           30709260                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     18922649                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            124681071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2434722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         22954805                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           71                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    126906169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.580364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.794391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        89892046     70.83%     70.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2975792      2.34%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2630823      2.07%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4651976      3.67%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4571338      3.60%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2593525      2.04%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2486886      1.96%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4639955      3.66%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12463828      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    126906169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.241959                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912086                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           22954805                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4843062                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14900427                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        87055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3080                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3475835                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          418                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  42264111915                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1217326                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5359211                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       79820275                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26425748                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14083597                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     180186203                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       681016                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6059439                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11071737                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         99545                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    188043373                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          481669976                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       269063838                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     97641879                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        90401366                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9763794                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               278079555                       # The number of ROB reads
system.switch_cpus1.rob.writes              347530623                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         53767767                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           92646591                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1854377                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1823066                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        26666                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1741277                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1739495                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.897661                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          26097                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         2292                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         1790                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          502                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      2796196                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        26913                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    126234979                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.516822                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.860720                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    114786962     90.93%     90.93% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      2026614      1.61%     92.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       926235      0.73%     93.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       671469      0.53%     93.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       347893      0.28%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       361374      0.29%     94.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       287427      0.23%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       191506      0.15%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6635499      5.26%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    126234979                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     37280373                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      65241029                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           17455498                       # Number of memory references committed
system.switch_cpus2.commit.loads             14974663                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1696629                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          52429256                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           28435869                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls         1709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        26598      0.04%      0.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     16395386     25.13%     25.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         1019      0.00%     25.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     25.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     13544947     20.76%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        18392      0.03%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          413      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     45.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      8001840     12.27%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       837287      1.28%     59.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      8959649     13.73%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1709108      2.62%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        85937      0.13%     76.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     13265555     20.33%     96.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      2394898      3.67%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     65241029                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6635499                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          926693                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    115928815                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          7982820                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      1719239                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         52457                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1717414                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      69294437                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          908                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           16132330                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3040395                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                25343                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  378                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        85724                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              40230898                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1854377                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1767382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            126468468                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         105308                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          445                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2742                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines          4483970                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    126610033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.560915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.923007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       115173267     90.97%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          617175      0.49%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          801451      0.63%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          973204      0.77%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          819565      0.65%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          492423      0.39%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          505909      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          714382      0.56%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         6512657      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    126610033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.014611                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.316980                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4484420                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  480                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads              29549                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         821093                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          591                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        779678                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         18633                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  42264111915                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         52457                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1558049                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       25931078                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          9011615                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     90056825                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      68852350                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3990852                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7687480                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      78860659                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      10053794                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     73039570                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          152417725                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        50905511                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         68524595                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     69932459                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         3106963                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8817565                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               187310977                       # The number of ROB reads
system.switch_cpus2.rob.writes              136449646                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         37280373                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           65241029                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       61404675                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     51881946                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1969358                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35762671                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35654565                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.697713                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         212179                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       173986                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       165105                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         8881                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          113                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    111695426                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1862527                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    111260056                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.298853                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.231418                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18745719     16.85%     16.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17231267     15.49%     32.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5626838      5.06%     37.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     11949361     10.74%     48.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3984697      3.58%     51.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      5930821      5.33%     57.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4711025      4.23%     61.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4544062      4.08%     65.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38536266     34.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    111260056                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     478290631                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124129154                       # Number of memory references committed
system.switch_cpus3.commit.loads             87057698                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          45560206                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            114136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          475927609                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       139734                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       975197      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    348981726     72.96%     73.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3980939      0.83%     74.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       223615      0.05%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     87000714     18.19%     92.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     37014304      7.74%     99.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        56984      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        57152      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    478290631                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38536266                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9671617                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     22175586                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         84031799                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      8457831                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1900192                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     34293701                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       109349                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     622484595                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       444348                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          104584842                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           39860177                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   93                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2210170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338874417                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           61404675                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     36031849                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            122019839                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4014046                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         45365696                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        15141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    126237032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.143210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.086920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        17918745     14.19%     14.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         8696457      6.89%     21.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4749443      3.76%     24.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        10901628      8.64%     33.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6913814      5.48%     38.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         7767487      6.15%     45.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6876975      5.45%     50.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8691024      6.88%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53721459     42.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    126237032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.483809                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.670001                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45365696                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   33                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761316707867                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           11557274                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       25040712                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         3176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        46234                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8066109                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  42264111915                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1900192                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13640314                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       13119229                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         88252316                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      9324974                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     610823362                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41432                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2452766                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5046948                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         59556                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    788671230                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1499447591                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       905491891                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            59272                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    616822722                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       171848345                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         29217353                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662709847                       # The number of ROB reads
system.switch_cpus3.rob.writes             1194981969                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          478290631                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
