module hd_timer (isHDOP, clk, hd_ready);
	
	parameter DIVISOR_BITS = 3; // 2**14 = 16384
	parameter DIVISOR = 2**DIVISOR_BITS;
	
	input clk, isHDOP;
	output reg hd_ready;
	
	reg [DIVISOR_BITS-1:0] estado = 0;
	
	always@(posedge clk)
		begin
			if(estado == DIVISOR - 1) begin
				hd_ready = 1;
			end
			else begin
				hd_ready = 0;
			end
		
			if (isHDOP) begin
				estado = estado + 1;
			end
			else begin
				estado = 0;
			end

		end
	
	
endmodule 