<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>CAREER: Transforming Computer System Design</AwardTitle>
    <AwardEffectiveDate>02/01/2008</AwardEffectiveDate>
    <AwardExpirationDate>12/31/2014</AwardExpirationDate>
    <AwardAmount>400000</AwardAmount>
    <AwardInstrument>
      <Value>Continuing grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05050000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division Of Computer and Network Systems</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>M. Mimi McClure</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>This project attacks the high costs of architecting, implementation,&lt;br/&gt;and verifying computer systems as well as developing system and&lt;br/&gt;application software through the use of FPGA-Accelerate Simulation&lt;br/&gt;Technologies (FAST) simulators. Rather than having to develop a&lt;br/&gt;distinct set of simulation and evaluation tools for each task, FAST&lt;br/&gt;simulators have been demonstrated to be both accurate enough and&lt;br/&gt;sufficiently easy to write to be useful to architects and are both&lt;br/&gt;full-system and fast enough to be useful to software developers.&lt;br/&gt;Initial FAST prototypes were not, however, directly useful to computer&lt;br/&gt;system implementation and verfication. In addition, there is no&lt;br/&gt;mature methodology to verify FAST simulators themselves.&lt;br/&gt;&lt;br/&gt;The specification of a FAST simulator, however, contains sufficient&lt;br/&gt;information to specify a set of implementations, thus begging the&lt;br/&gt;question of whether one or more implementations could be automatically&lt;br/&gt;generated from such a specification. This project is developing a&lt;br/&gt;tool chain to automatically transform a FAST simulator specification&lt;br/&gt;into an implementation, thus coupling architecture, implementation and&lt;br/&gt;software development, permitting all to be co-developed and making it&lt;br/&gt;easy for each to influence the other two. An implementation can also&lt;br/&gt;be verified using conventional methods, meaning such an automatic&lt;br/&gt;transformation provides a conventional method to verify FAST&lt;br/&gt;simulators.</AbstractNarration>
    <MinAmdLetterDate>01/22/2008</MinAmdLetterDate>
    <MaxAmdLetterDate>04/05/2012</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0747438</AwardID>
    <Investigator>
      <FirstName>Derek</FirstName>
      <LastName>Chiou</LastName>
      <EmailAddress>derek@ece.utexas.edu</EmailAddress>
      <StartDate>01/22/2008</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of Texas at Austin</Name>
      <CityName>Austin</CityName>
      <ZipCode>787121532</ZipCode>
      <PhoneNumber>5124716424</PhoneNumber>
      <StreetAddress>101 E. 27th Street, Suite 5.300</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Texas</StateName>
      <StateCode>TX</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
    <ProgramElement>
      <Code>4090</Code>
      <Text>ADVANCED NET INFRA &amp; RSCH</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7363</Code>
      <Text>RES IN NETWORKING TECH &amp; SYS</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>1045</Code>
      <Text>CAREER: FACULTY EARLY CAR DEV</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>1187</Code>
      <Text>PECASE- eligible</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9218</Code>
      <Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>HPCC</Code>
      <Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
    </ProgramReference>
  </Award>
</rootTag>
