INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:53:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.215ns period=6.430ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.215ns period=6.430ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.430ns  (clk rise@6.430ns - clk rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.924ns (30.600%)  route 4.364ns (69.400%))
  Logic Levels:           19  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.913 - 6.430 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1994, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X13Y98         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=24, routed)          0.452     1.176    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I1_O)        0.043     1.219 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5/O
                         net (fo=1, routed)           0.000     1.219    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.406 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.407    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.560 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[1]
                         net (fo=5, routed)           0.305     1.865    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_6
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.119     1.984 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.520     2.504    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X18Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.547 r  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_3/O
                         net (fo=3, routed)           0.256     2.803    lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_3_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I3_O)        0.043     2.846 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_18/O
                         net (fo=10, routed)          0.231     3.077    lsq1/handshake_lsq_lsq1_core/dataReg_reg[27]
    SLICE_X17Y102        LUT4 (Prop_lut4_I2_O)        0.043     3.120 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.431     3.551    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X15Y102        LUT5 (Prop_lut5_I1_O)        0.043     3.594 f  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_5/O
                         net (fo=5, routed)           0.301     3.895    load1/data_tehb/control/level5_c1_reg[8]
    SLICE_X15Y102        LUT6 (Prop_lut6_I5_O)        0.043     3.938 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.171     4.108    addf0/operator/DI[3]
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.295 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.295    addf0/operator/ltOp_carry_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.345 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.345    addf0/operator/ltOp_carry__0_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.395 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.395    addf0/operator/ltOp_carry__1_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.445 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.445    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.567 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.196     4.763    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X15Y105        LUT6 (Prop_lut6_I5_O)        0.127     4.890 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.188     5.079    addf0/operator/p_1_in[0]
    SLICE_X16Y106        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.198     5.277 r  addf0/operator/_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.443     5.720    addf0/operator/RightShifterComponent/O[0]
    SLICE_X17Y107        LUT4 (Prop_lut4_I1_O)        0.121     5.841 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.250     6.091    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X15Y108        LUT5 (Prop_lut5_I0_O)        0.043     6.134 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.331     6.465    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.043     6.508 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.288     6.796    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X15Y107        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.430     6.430 r  
                                                      0.000     6.430 r  clk (IN)
                         net (fo=1994, unset)         0.483     6.913    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y107        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     6.913    
                         clock uncertainty           -0.035     6.877    
    SLICE_X15Y107        FDRE (Setup_fdre_C_R)       -0.295     6.582    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.582    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                 -0.213    




