ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.HAL_NVIC_SetPriorityGrouping.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 2E2E2F2E 		.ascii	"../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx"
  20      2E2F2E2E 
  20      2F636F72 
  20      652F5354 
  20      2F53544D 
  21 0033 5F68616C 		.ascii	"_hal_cortex.c\000"
  21      5F636F72 
  21      7465782E 
  21      6300
  22              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  23              		.align	1
  24              		.global	HAL_NVIC_SetPriorityGrouping
  25              		.arch armv7e-m
  26              		.syntax unified
  27              		.thumb
  28              		.thumb_func
  29              		.fpu fpv4-sp-d16
  31              	HAL_NVIC_SetPriorityGrouping:
  32              	.LVL0:
  33              	.LFB123:
  34              		.file 1 "../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c"
   1:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
   2:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
   3:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @file    stm32l4xx_hal_cortex.c
   4:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  11:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @verbatim
  12:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  13:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  15:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  16:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  17:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 2


  18:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===========================================================
  19:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  20:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  23:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  24:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  25:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  26:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  27:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  28:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  29:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  30:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  31:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  32:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest sub priority
  33:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  34:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  35:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  36:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  37:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ========================================================
  38:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  39:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  40:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  41:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  42:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        is a CMSIS function that:
  43:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  44:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  45:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  46:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  47:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  48:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  49:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  50:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  51:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  52:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  53:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        inside the stm32l4xx_hal_cortex.h file.
  54:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  55:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  56:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  57:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  58:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  59:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  60:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  61:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  62:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  63:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  64:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  65:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @endverbatim
  66:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  67:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  68:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
  69:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
  70:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
  71:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  72:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
  73:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  74:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 3


  75:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 4 bi
  76:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  77:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
  78:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 3 bi
  79:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  80:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
  81:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 2 bi
  82:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  83:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
  84:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 1 bi
  85:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  86:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
  87:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 0 bi
  88:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  89:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  90:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  91:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @attention
  92:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  93:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  94:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  95:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  96:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * are permitted provided that the following conditions are met:
  97:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  98:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer.
  99:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 100:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer in the documentation
 101:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      and/or other materials provided with the distribution.
 102:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 103:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      may be used to endorse or promote products derived from this software
 104:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *      without specific prior written permission.
 105:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
 106:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 107:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 108:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 109:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 110:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 111:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 112:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 113:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 114:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 115:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 116:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
 117:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
 118:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 119:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 120:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 121:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #include "stm32l4xx_hal.h"
 122:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 123:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup STM32L4xx_HAL_Driver
 124:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 125:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 126:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 127:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX
 128:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 129:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 130:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 131:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 4


 132:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 133:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 134:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 135:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 136:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 137:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 138:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 139:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 140:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 141:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 142:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 143:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 144:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 145:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 146:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions
 147:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 148:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 149:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 150:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 151:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 152:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 153:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 154:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       SysTick functionalities
 155:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 156:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 157:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 158:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 159:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 160:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 161:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 162:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 163:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         using the required unlock sequence.
 164:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length.
 165:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 166:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,
 167:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 168:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,
 169:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 170:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 171:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 172:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 173:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 174:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 175:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 176:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 177:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 178:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 179:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 180:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 181:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
  35              		.loc 1 181 1 view -0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		.loc 1 181 1 is_stmt 0 view .LVU1
  40 0000 10B5     		push	{r4, lr}
  41              	.LCFI0:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 5


  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 4, -8
  44              		.cfi_offset 14, -4
  45 0002 0446     		mov	r4, r0
 182:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 183:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  46              		.loc 1 183 3 is_stmt 1 view .LVU2
  47 0004 C31E     		subs	r3, r0, #3
  48 0006 042B     		cmp	r3, #4
  49 0008 0FD8     		bhi	.L4
  50              	.LVL1:
  51              	.L2:
 184:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 185:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 186:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
  52              		.loc 1 186 3 view .LVU3
  53              	.LBB46:
  54              	.LBI46:
  55              		.file 2 "../../../core/ST/CMSIS/Include/core_cm4.h"
   1:../../../core/ST/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../../../core/ST/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../../../core/ST/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../../core/ST/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:../../../core/ST/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:../../../core/ST/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../../core/ST/CMSIS/Include/core_cm4.h **** 
   9:../../../core/ST/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:../../../core/ST/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:../../../core/ST/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:../../../core/ST/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:../../../core/ST/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:../../../core/ST/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../../core/ST/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../../core/ST/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:../../../core/ST/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../../core/ST/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:../../../core/ST/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:../../../core/ST/CMSIS/Include/core_cm4.h ****    *
  21:../../../core/ST/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../../core/ST/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../../core/ST/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../../core/ST/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../../core/ST/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../../core/ST/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../../core/ST/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../../core/ST/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../../core/ST/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../../core/ST/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../../core/ST/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../../core/ST/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  34:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  35:../../../core/ST/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:../../../core/ST/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../../../core/ST/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 6


  39:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
  40:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  41:../../../core/ST/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:../../../core/ST/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  44:../../../core/ST/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  46:../../../core/ST/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:../../../core/ST/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
  49:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  50:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
  51:../../../core/ST/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../../../core/ST/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  54:../../../core/ST/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../../../core/ST/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  57:../../../core/ST/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../../../core/ST/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  60:../../../core/ST/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../../../core/ST/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
  63:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  64:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  65:../../../core/ST/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  66:../../../core/ST/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:../../../core/ST/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
  69:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
  71:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
  72:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  73:../../../core/ST/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:../../../core/ST/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../../../core/ST/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../../../core/ST/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:../../../core/ST/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  79:../../../core/ST/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  81:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  82:../../../core/ST/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  87:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  92:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 7


  96:../../../core/ST/CMSIS/Include/core_cm4.h **** 
  97:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 102:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 106:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 111:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __packed
 113:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 117:../../../core/ST/CMSIS/Include/core_cm4.h **** #else
 118:../../../core/ST/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
 120:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 121:../../../core/ST/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../../../core/ST/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:../../../core/ST/CMSIS/Include/core_cm4.h **** */
 124:../../../core/ST/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:../../../core/ST/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:../../../core/ST/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:../../../core/ST/CMSIS/Include/core_cm4.h ****     #else
 129:../../../core/ST/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:../../../core/ST/CMSIS/Include/core_cm4.h ****     #endif
 132:../../../core/ST/CMSIS/Include/core_cm4.h ****   #else
 133:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 135:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 136:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:../../../core/ST/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:../../../core/ST/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:../../../core/ST/CMSIS/Include/core_cm4.h ****     #else
 141:../../../core/ST/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:../../../core/ST/CMSIS/Include/core_cm4.h ****     #endif
 144:../../../core/ST/CMSIS/Include/core_cm4.h ****   #else
 145:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 147:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 148:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:../../../core/ST/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:../../../core/ST/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:../../../core/ST/CMSIS/Include/core_cm4.h ****     #else
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 8


 153:../../../core/ST/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:../../../core/ST/CMSIS/Include/core_cm4.h ****     #endif
 156:../../../core/ST/CMSIS/Include/core_cm4.h ****   #else
 157:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 159:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 160:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:../../../core/ST/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:../../../core/ST/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:../../../core/ST/CMSIS/Include/core_cm4.h ****     #else
 165:../../../core/ST/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:../../../core/ST/CMSIS/Include/core_cm4.h ****     #endif
 168:../../../core/ST/CMSIS/Include/core_cm4.h ****   #else
 169:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 171:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 172:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:../../../core/ST/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:../../../core/ST/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:../../../core/ST/CMSIS/Include/core_cm4.h ****     #else
 177:../../../core/ST/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:../../../core/ST/CMSIS/Include/core_cm4.h ****     #endif
 180:../../../core/ST/CMSIS/Include/core_cm4.h ****   #else
 181:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 183:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 184:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:../../../core/ST/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:../../../core/ST/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:../../../core/ST/CMSIS/Include/core_cm4.h ****     #else
 189:../../../core/ST/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:../../../core/ST/CMSIS/Include/core_cm4.h ****     #endif
 192:../../../core/ST/CMSIS/Include/core_cm4.h ****   #else
 193:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 195:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 196:../../../core/ST/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:../../../core/ST/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:../../../core/ST/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:../../../core/ST/CMSIS/Include/core_cm4.h ****     #else
 201:../../../core/ST/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:../../../core/ST/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 203:../../../core/ST/CMSIS/Include/core_cm4.h ****     #endif
 204:../../../core/ST/CMSIS/Include/core_cm4.h ****   #else
 205:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 207:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 208:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
 209:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 9


 210:../../../core/ST/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:../../../core/ST/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:../../../core/ST/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 214:../../../core/ST/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 216:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
 217:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 218:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 220:../../../core/ST/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 222:../../../core/ST/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:../../../core/ST/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 225:../../../core/ST/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:../../../core/ST/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
 228:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 229:../../../core/ST/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:../../../core/ST/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:../../../core/ST/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:../../../core/ST/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 235:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 236:../../../core/ST/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:../../../core/ST/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 240:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 241:../../../core/ST/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:../../../core/ST/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 245:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 246:../../../core/ST/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:../../../core/ST/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 250:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 251:../../../core/ST/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:../../../core/ST/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:../../../core/ST/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:../../../core/ST/CMSIS/Include/core_cm4.h ****   #endif
 255:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
 256:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 257:../../../core/ST/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 259:../../../core/ST/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 261:../../../core/ST/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:../../../core/ST/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:../../../core/ST/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:../../../core/ST/CMSIS/Include/core_cm4.h **** */
 265:../../../core/ST/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 10


 267:../../../core/ST/CMSIS/Include/core_cm4.h **** #else
 268:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
 270:../../../core/ST/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:../../../core/ST/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 273:../../../core/ST/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:../../../core/ST/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:../../../core/ST/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:../../../core/ST/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 278:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 280:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 281:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 282:../../../core/ST/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:../../../core/ST/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:../../../core/ST/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core Register
 286:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:../../../core/ST/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 294:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:../../../core/ST/CMSIS/Include/core_cm4.h **** */
 297:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 298:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 299:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
 303:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 304:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 305:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 306:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 308:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef union
 309:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 310:../../../core/ST/CMSIS/Include/core_cm4.h ****   struct
 311:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 312:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:../../../core/ST/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:../../../core/ST/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 11


 324:../../../core/ST/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 328:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 331:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 334:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 337:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 340:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:../../../core/ST/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 343:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 344:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 345:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 347:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef union
 348:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 349:../../../core/ST/CMSIS/Include/core_cm4.h ****   struct
 350:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 351:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:../../../core/ST/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:../../../core/ST/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 357:../../../core/ST/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:../../../core/ST/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:../../../core/ST/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 361:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 362:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 363:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 365:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef union
 366:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 367:../../../core/ST/CMSIS/Include/core_cm4.h ****   struct
 368:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 369:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:../../../core/ST/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 12


 381:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:../../../core/ST/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 384:../../../core/ST/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 388:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 391:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 394:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 397:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 400:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 403:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 406:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 409:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:../../../core/ST/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 412:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 413:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 414:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 416:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef union
 417:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 418:../../../core/ST/CMSIS/Include/core_cm4.h ****   struct
 419:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 420:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:../../../core/ST/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:../../../core/ST/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:../../../core/ST/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 427:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 428:../../../core/ST/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 432:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 435:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 13


 438:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 440:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 441:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 442:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
 446:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 447:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 448:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 449:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 451:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
 452:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 453:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:../../../core/ST/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:../../../core/ST/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 468:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:../../../core/ST/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:../../../core/ST/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 472:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 474:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 475:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 476:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
 480:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 481:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 482:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 483:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 485:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
 486:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 487:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 14


 495:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:../../../core/ST/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 510:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 514:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 517:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 520:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 523:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 526:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 530:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 533:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 536:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 539:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 542:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 545:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 548:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 551:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 15


 552:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 554:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 557:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 561:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 565:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 568:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 571:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 574:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 577:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 580:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 583:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 587:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 590:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 593:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 597:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 600:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 603:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 606:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 16


 609:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 612:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 616:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 619:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 622:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 625:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 628:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 631:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 634:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 637:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 640:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 643:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 646:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 649:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 652:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 655:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 659:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 662:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 665:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 17


 666:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 669:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 672:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 675:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 679:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 682:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 685:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 688:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 691:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 693:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 694:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 695:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
 699:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 700:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 701:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 702:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 704:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
 705:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 706:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:../../../core/ST/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 710:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 711:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 715:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 719:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 722:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 18


 723:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 725:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 728:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 731:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 733:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 734:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 735:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
 739:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 740:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 741:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 742:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 744:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
 745:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 746:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:../../../core/ST/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 752:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 756:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 759:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 762:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 765:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 769:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 773:../../../core/ST/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 777:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 19


 780:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 783:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 785:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 786:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 787:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
 791:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 792:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 793:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 794:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 796:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
 797:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 798:../../../core/ST/CMSIS/Include/core_cm4.h ****   __OM  union
 799:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 800:../../../core/ST/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:../../../core/ST/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:../../../core/ST/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:../../../core/ST/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:../../../core/ST/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:../../../core/ST/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:../../../core/ST/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 832:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 836:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 20


 837:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 840:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 843:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 846:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 849:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 852:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 855:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 858:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 861:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 864:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 868:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 872:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 876:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 880:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 883:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 886:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 888:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 889:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 890:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 21


 894:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 895:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 896:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
 897:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
 899:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
 900:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 901:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../../../core/ST/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 926:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 930:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 933:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 936:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 939:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 942:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 945:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 948:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 22


 951:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 954:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 957:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 960:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 963:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 966:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 969:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 972:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 975:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 978:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 981:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 985:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 989:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 993:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 997:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1001:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1005:../../../core/ST/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 23


1008:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1009:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1012:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1015:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1018:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1021:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1024:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1027:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1030:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1033:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1035:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1036:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1037:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1041:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1042:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1043:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1044:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1046:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
1047:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1048:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 24


1065:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../../../core/ST/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1074:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1078:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1082:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1086:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1089:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1092:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1095:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1099:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1102:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1106:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1110:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1113:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1116:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1119:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 25


1122:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1125:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1128:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1132:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1136:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1139:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1142:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1145:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1148:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1151:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1154:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1158:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1162:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1166:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1169:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1172:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1175:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1178:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 26


1179:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1181:../../../core/ST/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1185:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1188:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1190:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1191:../../../core/ST/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1193:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1197:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1198:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1199:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1200:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1202:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
1203:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1204:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:../../../core/ST/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1217:../../../core/ST/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1221:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1224:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1227:../../../core/ST/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1231:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1234:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 27


1236:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1237:../../../core/ST/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1241:../../../core/ST/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1245:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1248:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1251:../../../core/ST/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1255:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1258:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1261:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1264:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1267:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1270:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1273:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1276:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1279:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:../../../core/ST/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1282:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
1284:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1285:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1286:../../../core/ST/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1288:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1292:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 28


1293:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1294:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1295:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1297:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
1298:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1299:../../../core/ST/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:../../../core/ST/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1307:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1311:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1314:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1317:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1320:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1323:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1326:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1329:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1332:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1335:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1339:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1343:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1346:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1349:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 29


1350:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1352:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1356:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1359:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1362:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1365:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1368:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1371:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1374:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1377:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1381:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1384:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1387:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:../../../core/ST/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1390:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
1392:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1393:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1394:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1395:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1399:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1400:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1401:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1402:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1404:../../../core/ST/CMSIS/Include/core_cm4.h **** typedef struct
1405:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1406:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 30


1407:../../../core/ST/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:../../../core/ST/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:../../../core/ST/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1412:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1416:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1419:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1422:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1425:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1428:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1431:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1434:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1437:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1440:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1443:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1446:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1449:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1453:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1456:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1460:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1463:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 31


1464:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1466:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1469:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1472:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1475:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1478:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1481:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1484:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1487:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1490:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1493:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1496:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1498:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1499:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1500:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1504:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1505:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1506:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1507:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:../../../core/ST/CMSIS/Include/core_cm4.h **** */
1512:../../../core/ST/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1514:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1515:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:../../../core/ST/CMSIS/Include/core_cm4.h **** */
1520:../../../core/ST/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 32


1521:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1522:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1524:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1525:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1526:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1530:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1531:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1532:../../../core/ST/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:../../../core/ST/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1542:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:../../../core/ST/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:../../../core/ST/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:../../../core/ST/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:../../../core/ST/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:../../../core/ST/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:../../../core/ST/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1551:../../../core/ST/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
1555:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1556:../../../core/ST/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:../../../core/ST/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:../../../core/ST/CMSIS/Include/core_cm4.h **** #endif
1560:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1561:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} */
1562:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1563:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1564:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1565:../../../core/ST/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1566:../../../core/ST/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:../../../core/ST/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1571:../../../core/ST/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:../../../core/ST/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1574:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:../../../core/ST/CMSIS/Include/core_cm4.h **** */
1576:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1577:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 33


1578:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1579:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1581:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1585:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1586:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1587:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1588:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:../../../core/ST/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:../../../core/ST/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:../../../core/ST/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:../../../core/ST/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1596:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  56              		.loc 2 1596 22 view .LVU4
  57              	.LBB47:
1597:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1598:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
  58              		.loc 2 1598 3 view .LVU5
1599:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  59              		.loc 2 1599 3 view .LVU6
1600:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1601:../../../core/ST/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  60              		.loc 2 1601 3 view .LVU7
  61              		.loc 2 1601 14 is_stmt 0 view .LVU8
  62 000a 0A4A     		ldr	r2, .L5
  63 000c D368     		ldr	r3, [r2, #12]
  64              	.LVL2:
1602:../../../core/ST/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  65              		.loc 2 1602 3 is_stmt 1 view .LVU9
  66              		.loc 2 1602 13 is_stmt 0 view .LVU10
  67 000e 23F4E063 		bic	r3, r3, #1792
  68              	.LVL3:
  69              		.loc 2 1602 13 view .LVU11
  70 0012 1B04     		lsls	r3, r3, #16
  71 0014 1B0C     		lsrs	r3, r3, #16
  72              	.LVL4:
1603:../../../core/ST/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  73              		.loc 2 1603 3 is_stmt 1 view .LVU12
1604:../../../core/ST/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:../../../core/ST/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  74              		.loc 2 1605 35 is_stmt 0 view .LVU13
  75 0016 2402     		lsls	r4, r4, #8
  76              	.LVL5:
  77              		.loc 2 1605 35 view .LVU14
  78 0018 04F4E064 		and	r4, r4, #1792
1604:../../../core/ST/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  79              		.loc 2 1604 62 view .LVU15
  80 001c 2343     		orrs	r3, r3, r4
  81              	.LVL6:
1603:../../../core/ST/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  82              		.loc 2 1603 14 view .LVU16
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 34


  83 001e 43F0BF63 		orr	r3, r3, #100139008
  84 0022 43F40033 		orr	r3, r3, #131072
  85              	.LVL7:
1606:../../../core/ST/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  86              		.loc 2 1606 3 is_stmt 1 view .LVU17
  87              		.loc 2 1606 14 is_stmt 0 view .LVU18
  88 0026 D360     		str	r3, [r2, #12]
  89              	.LVL8:
  90              		.loc 2 1606 14 view .LVU19
  91              	.LBE47:
  92              	.LBE46:
 187:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
  93              		.loc 1 187 1 view .LVU20
  94 0028 10BD     		pop	{r4, pc}
  95              	.LVL9:
  96              	.L4:
 183:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  97              		.loc 1 183 3 discriminator 1 view .LVU21
  98 002a B721     		movs	r1, #183
  99 002c 0248     		ldr	r0, .L5+4
 100              	.LVL10:
 183:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 101              		.loc 1 183 3 discriminator 1 view .LVU22
 102 002e FFF7FEFF 		bl	assert_failed
 103              	.LVL11:
 104 0032 EAE7     		b	.L2
 105              	.L6:
 106              		.align	2
 107              	.L5:
 108 0034 00ED00E0 		.word	-536810240
 109 0038 00000000 		.word	.LC0
 110              		.cfi_endproc
 111              	.LFE123:
 113              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 114              		.align	1
 115              		.global	HAL_NVIC_SetPriority
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu fpv4-sp-d16
 121              	HAL_NVIC_SetPriority:
 122              	.LVL12:
 123              	.LFB124:
 188:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 189:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 190:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 191:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 192:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 193:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 194:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PreemptPriority: The pre-emption priority for the IRQn channel.
 195:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 196:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 197:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 198:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 199:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 200:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 201:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 35


 202:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 203:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 124              		.loc 1 203 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		.loc 1 203 1 is_stmt 0 view .LVU24
 129 0000 70B5     		push	{r4, r5, r6, lr}
 130              	.LCFI1:
 131              		.cfi_def_cfa_offset 16
 132              		.cfi_offset 4, -16
 133              		.cfi_offset 5, -12
 134              		.cfi_offset 6, -8
 135              		.cfi_offset 14, -4
 136 0002 0546     		mov	r5, r0
 137 0004 0C46     		mov	r4, r1
 138 0006 1646     		mov	r6, r2
 204:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00;
 139              		.loc 1 204 3 is_stmt 1 view .LVU25
 140              	.LVL13:
 205:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 206:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 207:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 141              		.loc 1 207 3 view .LVU26
 142 0008 0F2A     		cmp	r2, #15
 143 000a 25D8     		bhi	.L15
 144              	.LVL14:
 145              	.L8:
 208:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 146              		.loc 1 208 3 view .LVU27
 147 000c 0F2C     		cmp	r4, #15
 148 000e 28D8     		bhi	.L16
 149              	.L9:
 209:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 210:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 150              		.loc 1 210 3 view .LVU28
 151              	.LBB48:
 152              	.LBI48:
1607:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1608:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1609:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1610:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1611:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1612:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1615:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
 153              		.loc 2 1615 26 view .LVU29
 154              	.LBB49:
1616:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1617:../../../core/ST/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 155              		.loc 2 1617 3 view .LVU30
 156              		.loc 2 1617 26 is_stmt 0 view .LVU31
 157 0010 1B4B     		ldr	r3, .L18
 158 0012 DB68     		ldr	r3, [r3, #12]
 159              		.loc 2 1617 11 view .LVU32
 160 0014 C3F30223 		ubfx	r3, r3, #8, #3
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 36


 161              	.LVL15:
 162              		.loc 2 1617 11 view .LVU33
 163              	.LBE49:
 164              	.LBE48:
 211:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 212:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 165              		.loc 1 212 3 is_stmt 1 view .LVU34
 166              	.LBB50:
 167              	.LBI50:
1618:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1619:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1620:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1621:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1622:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Enable External Interrupt
1623:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1626:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1628:../../../core/ST/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1630:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1631:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1632:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1633:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Disable External Interrupt
1634:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1637:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1639:../../../core/ST/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1641:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1642:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1643:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1644:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1650:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1652:../../../core/ST/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1654:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1655:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1656:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1657:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1661:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1663:../../../core/ST/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1665:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 37


1666:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1667:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1668:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1672:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1674:../../../core/ST/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1676:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1677:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1678:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1679:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1680:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1685:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1687:../../../core/ST/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1689:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1690:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1691:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1692:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:../../../core/ST/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1698:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1700:../../../core/ST/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
1704:../../../core/ST/CMSIS/Include/core_cm4.h ****   else
1705:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
1706:../../../core/ST/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
1708:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1709:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1710:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1711:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1712:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1713:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:../../../core/ST/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:../../../core/ST/CMSIS/Include/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1718:../../../core/ST/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1720:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1722:../../../core/ST/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 38


1723:../../../core/ST/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
1725:../../../core/ST/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
1727:../../../core/ST/CMSIS/Include/core_cm4.h ****   else
1728:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
1729:../../../core/ST/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
1731:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1732:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1733:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1734:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1735:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1736:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:../../../core/ST/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1738:../../../core/ST/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:../../../core/ST/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1745:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 168              		.loc 2 1745 26 view .LVU35
 169              	.LBB51:
1746:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1747:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 170              		.loc 2 1747 3 view .LVU36
1748:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 171              		.loc 2 1748 3 view .LVU37
1749:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 172              		.loc 2 1749 3 view .LVU38
1750:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1751:../../../core/ST/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 173              		.loc 2 1751 3 view .LVU39
 174              		.loc 2 1751 31 is_stmt 0 view .LVU40
 175 0018 C3F10701 		rsb	r1, r3, #7
 176              		.loc 2 1751 23 view .LVU41
 177 001c 0429     		cmp	r1, #4
 178 001e 28BF     		it	cs
 179 0020 0421     		movcs	r1, #4
 180              	.LVL16:
1752:../../../core/ST/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 181              		.loc 2 1752 3 is_stmt 1 view .LVU42
 182              		.loc 2 1752 44 is_stmt 0 view .LVU43
 183 0022 1A1D     		adds	r2, r3, #4
 184              		.loc 2 1752 109 view .LVU44
 185 0024 062A     		cmp	r2, #6
 186 0026 21D9     		bls	.L13
 187 0028 033B     		subs	r3, r3, #3
 188              	.LVL17:
 189              	.L10:
1753:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1754:../../../core/ST/CMSIS/Include/core_cm4.h ****   return (
 190              		.loc 2 1754 3 is_stmt 1 view .LVU45
1755:../../../core/ST/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 191              		.loc 2 1755 30 is_stmt 0 view .LVU46
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 39


 192 002a 4FF0FF32 		mov	r2, #-1
 193              	.LVL18:
 194              		.loc 2 1755 30 view .LVU47
 195 002e 02FA01F1 		lsl	r1, r2, r1
 196              	.LVL19:
 197              		.loc 2 1755 30 view .LVU48
 198 0032 24EA0104 		bic	r4, r4, r1
 199              	.LVL20:
 200              		.loc 2 1755 82 view .LVU49
 201 0036 9C40     		lsls	r4, r4, r3
1756:../../../core/ST/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 202              		.loc 2 1756 30 view .LVU50
 203 0038 02FA03F3 		lsl	r3, r2, r3
 204              	.LVL21:
 205              		.loc 2 1756 30 view .LVU51
 206 003c 26EA0306 		bic	r6, r6, r3
 207              	.LVL22:
1755:../../../core/ST/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 208              		.loc 2 1755 102 view .LVU52
 209 0040 3443     		orrs	r4, r4, r6
 210              	.LVL23:
1755:../../../core/ST/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 211              		.loc 2 1755 102 view .LVU53
 212              	.LBE51:
 213              	.LBE50:
 214              	.LBB53:
 215              	.LBI53:
1698:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 216              		.loc 2 1698 22 is_stmt 1 view .LVU54
 217              	.LBB54:
1700:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 218              		.loc 2 1700 3 view .LVU55
1700:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 219              		.loc 2 1700 6 is_stmt 0 view .LVU56
 220 0042 002D     		cmp	r5, #0
 221 0044 14DB     		blt	.L17
1706:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 222              		.loc 2 1706 5 is_stmt 1 view .LVU57
1706:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 223              		.loc 2 1706 57 is_stmt 0 view .LVU58
 224 0046 2401     		lsls	r4, r4, #4
 225              	.LVL24:
1706:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 226              		.loc 2 1706 57 view .LVU59
 227 0048 E4B2     		uxtb	r4, r4
1706:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 228              		.loc 2 1706 55 view .LVU60
 229 004a 05F16045 		add	r5, r5, #-536870912
 230              	.LVL25:
1706:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 231              		.loc 2 1706 55 view .LVU61
 232 004e 05F56145 		add	r5, r5, #57600
 233 0052 85F80043 		strb	r4, [r5, #768]
 234              	.L7:
1706:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 235              		.loc 2 1706 55 view .LVU62
 236              	.LBE54:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 40


 237              	.LBE53:
 213:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 238              		.loc 1 213 1 view .LVU63
 239 0056 70BD     		pop	{r4, r5, r6, pc}
 240              	.LVL26:
 241              	.L15:
 207:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 242              		.loc 1 207 3 discriminator 1 view .LVU64
 243 0058 CF21     		movs	r1, #207
 244              	.LVL27:
 207:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 245              		.loc 1 207 3 discriminator 1 view .LVU65
 246 005a 0A48     		ldr	r0, .L18+4
 247              	.LVL28:
 207:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 248              		.loc 1 207 3 discriminator 1 view .LVU66
 249 005c FFF7FEFF 		bl	assert_failed
 250              	.LVL29:
 207:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 251              		.loc 1 207 3 discriminator 1 view .LVU67
 252 0060 D4E7     		b	.L8
 253              	.L16:
 208:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 254              		.loc 1 208 3 discriminator 1 view .LVU68
 255 0062 D021     		movs	r1, #208
 256 0064 0748     		ldr	r0, .L18+4
 257 0066 FFF7FEFF 		bl	assert_failed
 258              	.LVL30:
 259 006a D1E7     		b	.L9
 260              	.LVL31:
 261              	.L13:
 262              	.LBB56:
 263              	.LBB52:
1752:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 264              		.loc 2 1752 109 view .LVU69
 265 006c 0023     		movs	r3, #0
 266              	.LVL32:
1752:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 267              		.loc 2 1752 109 view .LVU70
 268 006e DCE7     		b	.L10
 269              	.LVL33:
 270              	.L17:
1752:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 271              		.loc 2 1752 109 view .LVU71
 272              	.LBE52:
 273              	.LBE56:
 274              	.LBB57:
 275              	.LBB55:
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 276              		.loc 2 1702 5 is_stmt 1 view .LVU72
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 277              		.loc 2 1702 41 is_stmt 0 view .LVU73
 278 0070 05F00F05 		and	r5, r5, #15
 279              	.LVL34:
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 280              		.loc 2 1702 57 view .LVU74
 281 0074 2401     		lsls	r4, r4, #4
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 41


 282              	.LVL35:
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 283              		.loc 2 1702 57 view .LVU75
 284 0076 E4B2     		uxtb	r4, r4
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 285              		.loc 2 1702 55 view .LVU76
 286 0078 034B     		ldr	r3, .L18+8
 287 007a 5C55     		strb	r4, [r3, r5]
 288 007c EBE7     		b	.L7
 289              	.L19:
 290 007e 00BF     		.align	2
 291              	.L18:
 292 0080 00ED00E0 		.word	-536810240
 293 0084 00000000 		.word	.LC0
 294 0088 14ED00E0 		.word	-536810220
 295              	.LBE55:
 296              	.LBE57:
 297              		.cfi_endproc
 298              	.LFE124:
 300              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 301              		.align	1
 302              		.global	HAL_NVIC_EnableIRQ
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 306              		.fpu fpv4-sp-d16
 308              	HAL_NVIC_EnableIRQ:
 309              	.LVL36:
 310              	.LFB125:
 214:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 215:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 216:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 217:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 218:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         function should be called before.
 219:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 220:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 221:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 222:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 223:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 224:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 225:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 311              		.loc 1 225 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		.loc 1 225 1 is_stmt 0 view .LVU78
 316 0000 10B5     		push	{r4, lr}
 317              	.LCFI2:
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 4, -8
 320              		.cfi_offset 14, -4
 226:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 227:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 321              		.loc 1 227 3 is_stmt 1 view .LVU79
 322 0002 041E     		subs	r4, r0, #0
 323 0004 08DB     		blt	.L23
 324              	.LVL37:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 42


 325              	.L21:
 228:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 229:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable interrupt */
 230:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 326              		.loc 1 230 3 view .LVU80
 327              	.LBB58:
 328              	.LBI58:
1626:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 329              		.loc 2 1626 22 view .LVU81
 330              	.LBB59:
1628:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 331              		.loc 2 1628 3 view .LVU82
1628:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 332              		.loc 2 1628 97 is_stmt 0 view .LVU83
 333 0006 04F01F02 		and	r2, r4, #31
1628:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 334              		.loc 2 1628 41 view .LVU84
 335 000a 6409     		lsrs	r4, r4, #5
 336              	.LVL38:
1628:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 337              		.loc 2 1628 52 view .LVU85
 338 000c 0123     		movs	r3, #1
 339 000e 9340     		lsls	r3, r3, r2
1628:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 340              		.loc 2 1628 50 view .LVU86
 341 0010 044A     		ldr	r2, .L24
 342 0012 42F82430 		str	r3, [r2, r4, lsl #2]
1628:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 343              		.loc 2 1628 50 view .LVU87
 344              	.LBE59:
 345              	.LBE58:
 231:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 346              		.loc 1 231 1 view .LVU88
 347 0016 10BD     		pop	{r4, pc}
 348              	.LVL39:
 349              	.L23:
 227:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 350              		.loc 1 227 3 discriminator 1 view .LVU89
 351 0018 E321     		movs	r1, #227
 352 001a 0348     		ldr	r0, .L24+4
 353              	.LVL40:
 227:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 354              		.loc 1 227 3 discriminator 1 view .LVU90
 355 001c FFF7FEFF 		bl	assert_failed
 356              	.LVL41:
 357 0020 F1E7     		b	.L21
 358              	.L25:
 359 0022 00BF     		.align	2
 360              	.L24:
 361 0024 00E100E0 		.word	-536813312
 362 0028 00000000 		.word	.LC0
 363              		.cfi_endproc
 364              	.LFE125:
 366              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 367              		.align	1
 368              		.global	HAL_NVIC_DisableIRQ
 369              		.syntax unified
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 43


 370              		.thumb
 371              		.thumb_func
 372              		.fpu fpv4-sp-d16
 374              	HAL_NVIC_DisableIRQ:
 375              	.LVL42:
 376              	.LFB126:
 232:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 233:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 234:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 235:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 236:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 237:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 238:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 239:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 240:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 241:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 377              		.loc 1 241 1 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		.loc 1 241 1 is_stmt 0 view .LVU92
 382 0000 10B5     		push	{r4, lr}
 383              	.LCFI3:
 384              		.cfi_def_cfa_offset 8
 385              		.cfi_offset 4, -8
 386              		.cfi_offset 14, -4
 242:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 243:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 387              		.loc 1 243 3 is_stmt 1 view .LVU93
 388 0002 041E     		subs	r4, r0, #0
 389 0004 09DB     		blt	.L29
 390              	.LVL43:
 391              	.L27:
 244:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 245:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable interrupt */
 246:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 392              		.loc 1 246 3 view .LVU94
 393              	.LBB60:
 394              	.LBI60:
1637:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 395              		.loc 2 1637 22 view .LVU95
 396              	.LBB61:
1639:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 397              		.loc 2 1639 3 view .LVU96
1639:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 398              		.loc 2 1639 97 is_stmt 0 view .LVU97
 399 0006 04F01F02 		and	r2, r4, #31
1639:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 400              		.loc 2 1639 41 view .LVU98
 401 000a 6409     		lsrs	r4, r4, #5
 402              	.LVL44:
1639:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 403              		.loc 2 1639 52 view .LVU99
 404 000c 0123     		movs	r3, #1
 405 000e 9340     		lsls	r3, r3, r2
1639:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 406              		.loc 2 1639 50 view .LVU100
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 44


 407 0010 2034     		adds	r4, r4, #32
 408 0012 044A     		ldr	r2, .L30
 409 0014 42F82430 		str	r3, [r2, r4, lsl #2]
1639:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 410              		.loc 2 1639 50 view .LVU101
 411              	.LBE61:
 412              	.LBE60:
 247:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 413              		.loc 1 247 1 view .LVU102
 414 0018 10BD     		pop	{r4, pc}
 415              	.LVL45:
 416              	.L29:
 243:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 417              		.loc 1 243 3 discriminator 1 view .LVU103
 418 001a F321     		movs	r1, #243
 419 001c 0248     		ldr	r0, .L30+4
 420              	.LVL46:
 243:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 421              		.loc 1 243 3 discriminator 1 view .LVU104
 422 001e FFF7FEFF 		bl	assert_failed
 423              	.LVL47:
 424 0022 F0E7     		b	.L27
 425              	.L31:
 426              		.align	2
 427              	.L30:
 428 0024 00E100E0 		.word	-536813312
 429 0028 00000000 		.word	.LC0
 430              		.cfi_endproc
 431              	.LFE126:
 433              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 434              		.align	1
 435              		.global	HAL_NVIC_SystemReset
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 439              		.fpu fpv4-sp-d16
 441              	HAL_NVIC_SystemReset:
 442              	.LFB127:
 248:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 249:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 250:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 251:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 252:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 253:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 254:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 443              		.loc 1 254 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ Volatile: function does not return.
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 255:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* System Reset */
 256:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SystemReset();
 449              		.loc 1 256 3 view .LVU106
 450              	.LBB70:
 451              	.LBI70:
1757:../../../core/ST/CMSIS/Include/core_cm4.h ****          );
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 45


1758:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1759:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1760:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1761:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1762:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1763:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:../../../core/ST/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1765:../../../core/ST/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1766:../../../core/ST/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1772:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1774:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1777:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1778:../../../core/ST/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:../../../core/ST/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1781:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1782:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1784:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1785:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1786:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1787:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1788:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1790:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
 452              		.loc 2 1790 22 view .LVU107
 453              	.LBB71:
1791:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1792:../../../core/ST/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
 454              		.loc 2 1792 3 view .LVU108
 455              	.LBB72:
 456              	.LBI72:
 457              		.file 3 "../../../core/ST/CMSIS/Include/cmsis_gcc.h"
   1:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
   9:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 46


  17:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  34:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  35:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  38:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  46:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  47:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  53:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  60:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  62:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  63:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  64:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  71:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  73:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 47


  74:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  75:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  82:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  84:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  87:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  88:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  89:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  96:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  98:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  99:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 100:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 107:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 109:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 112:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 113:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 114:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 121:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 123:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 126:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 127:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 128:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 48


 131:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 132:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 136:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 138:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 141:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 142:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 143:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 150:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 152:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 155:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 156:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 157:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 164:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 166:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 167:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 168:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 175:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 177:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 180:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 181:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 182:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 186:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 49


 188:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 190:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 192:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 193:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 194:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 201:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 203:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 206:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 207:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 208:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 215:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 217:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 218:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 219:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 221:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 228:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 230:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 231:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 232:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 239:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 241:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 242:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 243:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 50


 245:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 250:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 252:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 255:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 256:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 257:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 264:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 266:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 267:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 268:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 276:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 278:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 279:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 280:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 287:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 289:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 292:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 293:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 294:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 301:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 51


 302:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 303:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 304:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 306:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 307:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 309:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 316:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 319:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 328:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 329:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 330:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 337:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 344:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 345:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 347:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 348:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 349:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 351:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 352:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** */
 357:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 358:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 52


 359:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 369:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 375:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 377:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 378:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 379:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 385:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 387:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 388:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 389:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 398:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 399:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 400:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 406:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 408:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 409:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 410:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 411:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 53


 416:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 418:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 420:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 421:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 422:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 423:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 427:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 458              		.loc 3 427 53 view .LVU109
 459              	.LBB73:
 428:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 429:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 460              		.loc 3 429 3 view .LVU110
 461              		.syntax unified
 462              	@ 429 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 463 0000 BFF34F8F 		dsb 0xF
 464              	@ 0 "" 2
 465              		.thumb
 466              		.syntax unified
 467              	.LBE73:
 468              	.LBE72:
1793:../../../core/ST/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1794:../../../core/ST/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 469              		.loc 2 1794 3 view .LVU111
1795:../../../core/ST/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 470              		.loc 2 1795 32 is_stmt 0 view .LVU112
 471 0004 0549     		ldr	r1, .L34
 472 0006 CA68     		ldr	r2, [r1, #12]
 473              		.loc 2 1795 40 view .LVU113
 474 0008 02F4E062 		and	r2, r2, #1792
1794:../../../core/ST/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 475              		.loc 2 1794 17 view .LVU114
 476 000c 044B     		ldr	r3, .L34+4
 477 000e 1343     		orrs	r3, r3, r2
1794:../../../core/ST/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 478              		.loc 2 1794 15 view .LVU115
 479 0010 CB60     		str	r3, [r1, #12]
1796:../../../core/ST/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1797:../../../core/ST/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
 480              		.loc 2 1797 3 is_stmt 1 view .LVU116
 481              	.LBB74:
 482              	.LBI74:
 427:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 483              		.loc 3 427 53 view .LVU117
 484              	.LBB75:
 485              		.loc 3 429 3 view .LVU118
 486              		.syntax unified
 487              	@ 429 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 488 0012 BFF34F8F 		dsb 0xF
 489              	@ 0 "" 2
 490              		.thumb
 491              		.syntax unified
 492              	.L33:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 54


 493              	.LBE75:
 494              	.LBE74:
1798:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1799:../../../core/ST/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
 495              		.loc 2 1799 3 view .LVU119
1800:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
1801:../../../core/ST/CMSIS/Include/core_cm4.h ****     __NOP();
 496              		.loc 2 1801 5 view .LVU120
 497              	.LBB76:
 498              	.LBI76:
 373:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 499              		.loc 3 373 53 view .LVU121
 500              	.LBB77:
 375:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 501              		.loc 3 375 3 view .LVU122
 502              		.syntax unified
 503              	@ 375 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 504 0016 00BF     		nop
 505              	@ 0 "" 2
 506              		.thumb
 507              		.syntax unified
 508 0018 FDE7     		b	.L33
 509              	.L35:
 510 001a 00BF     		.align	2
 511              	.L34:
 512 001c 00ED00E0 		.word	-536810240
 513 0020 0400FA05 		.word	100270084
 514              	.LBE77:
 515              	.LBE76:
 516              	.LBE71:
 517              	.LBE70:
 518              		.cfi_endproc
 519              	.LFE127:
 521              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 522              		.align	1
 523              		.global	HAL_SYSTICK_Config
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 527              		.fpu fpv4-sp-d16
 529              	HAL_SYSTICK_Config:
 530              	.LVL48:
 531              	.LFB128:
 257:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 258:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 259:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 260:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 261:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 262:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 263:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 264:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                  - 1  Function failed.
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 266:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 267:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 532              		.loc 1 267 1 view -0
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 55


 535              		@ frame_needed = 0, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 268:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 537              		.loc 1 268 4 view .LVU124
 538              	.LBB78:
 539              	.LBI78:
1802:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
1803:../../../core/ST/CMSIS/Include/core_cm4.h **** }
1804:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1805:../../../core/ST/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1806:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1807:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1808:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1809:../../../core/ST/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1810:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1811:../../../core/ST/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1812:../../../core/ST/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1813:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1814:../../../core/ST/CMSIS/Include/core_cm4.h ****   @{
1815:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1816:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1817:../../../core/ST/CMSIS/Include/core_cm4.h **** #if (__Vendor_SysTickConfig == 0U)
1818:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1819:../../../core/ST/CMSIS/Include/core_cm4.h **** /**
1820:../../../core/ST/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1821:../../../core/ST/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1822:../../../core/ST/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1823:../../../core/ST/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1824:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1825:../../../core/ST/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1826:../../../core/ST/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1827:../../../core/ST/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1828:../../../core/ST/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1829:../../../core/ST/CMSIS/Include/core_cm4.h ****  */
1830:../../../core/ST/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 540              		.loc 2 1830 26 view .LVU125
 541              	.LBB79:
1831:../../../core/ST/CMSIS/Include/core_cm4.h **** {
1832:../../../core/ST/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 542              		.loc 2 1832 3 view .LVU126
 543              		.loc 2 1832 14 is_stmt 0 view .LVU127
 544 0000 0138     		subs	r0, r0, #1
 545              	.LVL49:
 546              		.loc 2 1832 6 view .LVU128
 547 0002 B0F1807F 		cmp	r0, #16777216
 548 0006 0AD2     		bcs	.L38
1833:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
1834:../../../core/ST/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
1835:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
1836:../../../core/ST/CMSIS/Include/core_cm4.h **** 
1837:../../../core/ST/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 549              		.loc 2 1837 3 is_stmt 1 view .LVU129
 550              		.loc 2 1837 18 is_stmt 0 view .LVU130
 551 0008 064B     		ldr	r3, .L39
 552 000a 5860     		str	r0, [r3, #4]
1838:../../../core/ST/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 553              		.loc 2 1838 3 is_stmt 1 view .LVU131
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 56


 554              	.LVL50:
 555              	.LBB80:
 556              	.LBI80:
1698:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 557              		.loc 2 1698 22 view .LVU132
 558              	.LBB81:
1700:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 559              		.loc 2 1700 3 view .LVU133
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 560              		.loc 2 1702 5 view .LVU134
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 561              		.loc 2 1702 55 is_stmt 0 view .LVU135
 562 000c 064A     		ldr	r2, .L39+4
 563 000e F021     		movs	r1, #240
 564 0010 82F82310 		strb	r1, [r2, #35]
 565              	.LVL51:
1702:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 566              		.loc 2 1702 55 view .LVU136
 567              	.LBE81:
 568              	.LBE80:
1839:../../../core/ST/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 569              		.loc 2 1839 3 is_stmt 1 view .LVU137
 570              		.loc 2 1839 18 is_stmt 0 view .LVU138
 571 0014 0020     		movs	r0, #0
 572              	.LVL52:
 573              		.loc 2 1839 18 view .LVU139
 574 0016 9860     		str	r0, [r3, #8]
1840:../../../core/ST/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 575              		.loc 2 1840 3 is_stmt 1 view .LVU140
 576              		.loc 2 1840 18 is_stmt 0 view .LVU141
 577 0018 0722     		movs	r2, #7
 578 001a 1A60     		str	r2, [r3]
1841:../../../core/ST/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1842:../../../core/ST/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1843:../../../core/ST/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 579              		.loc 2 1843 3 is_stmt 1 view .LVU142
 580              		.loc 2 1843 10 is_stmt 0 view .LVU143
 581 001c 7047     		bx	lr
 582              	.L38:
1834:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 583              		.loc 2 1834 12 view .LVU144
 584 001e 0120     		movs	r0, #1
 585              	.LVL53:
1834:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 586              		.loc 2 1834 12 view .LVU145
 587              	.LBE79:
 588              	.LBE78:
 269:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 589              		.loc 1 269 1 view .LVU146
 590 0020 7047     		bx	lr
 591              	.L40:
 592 0022 00BF     		.align	2
 593              	.L39:
 594 0024 10E000E0 		.word	-536813552
 595 0028 00ED00E0 		.word	-536810240
 596              		.cfi_endproc
 597              	.LFE128:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 57


 599              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 600              		.align	1
 601              		.global	HAL_NVIC_GetPriorityGrouping
 602              		.syntax unified
 603              		.thumb
 604              		.thumb_func
 605              		.fpu fpv4-sp-d16
 607              	HAL_NVIC_GetPriorityGrouping:
 608              	.LFB129:
 270:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 271:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @}
 272:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 273:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 274:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 275:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief   Cortex control functions
 276:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 277:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 278:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 279:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 280:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 281:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 282:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 283:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 284:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 285:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 286:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 287:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 288:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 289:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 290:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 291:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 292:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 293:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 294:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 295:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 609              		.loc 1 295 1 is_stmt 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 0
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 296:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 297:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 614              		.loc 1 297 3 view .LVU148
 615              	.LBB82:
 616              	.LBI82:
1615:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 617              		.loc 2 1615 26 view .LVU149
 618              	.LBB83:
1617:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 619              		.loc 2 1617 3 view .LVU150
1617:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 620              		.loc 2 1617 26 is_stmt 0 view .LVU151
 621 0000 024B     		ldr	r3, .L42
 622 0002 D868     		ldr	r0, [r3, #12]
 623              	.LBE83:
 624              	.LBE82:
 298:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 58


 625              		.loc 1 298 1 view .LVU152
 626 0004 C0F30220 		ubfx	r0, r0, #8, #3
 627 0008 7047     		bx	lr
 628              	.L43:
 629 000a 00BF     		.align	2
 630              	.L42:
 631 000c 00ED00E0 		.word	-536810240
 632              		.cfi_endproc
 633              	.LFE129:
 635              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 636              		.align	1
 637              		.global	HAL_NVIC_GetPriority
 638              		.syntax unified
 639              		.thumb
 640              		.thumb_func
 641              		.fpu fpv4-sp-d16
 643              	HAL_NVIC_GetPriority:
 644              	.LVL54:
 645              	.LFB130:
 299:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 300:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 301:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 302:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 303:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 304:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 305:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 306:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 307:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,
 308:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 309:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,
 310:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 311:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 312:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 313:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 314:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      1 bit for subpriority
 315:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 316:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      0 bit for subpriority
 317:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 318:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 319:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 320:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 321:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 322:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 646              		.loc 1 322 1 is_stmt 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 0
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 650              		.loc 1 322 1 is_stmt 0 view .LVU154
 651 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 652              	.LCFI4:
 653              		.cfi_def_cfa_offset 24
 654              		.cfi_offset 3, -24
 655              		.cfi_offset 4, -20
 656              		.cfi_offset 5, -16
 657              		.cfi_offset 6, -12
 658              		.cfi_offset 7, -8
 659              		.cfi_offset 14, -4
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 59


 660 0002 0546     		mov	r5, r0
 661 0004 0C46     		mov	r4, r1
 662 0006 1746     		mov	r7, r2
 663 0008 1E46     		mov	r6, r3
 323:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 324:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 664              		.loc 1 324 3 is_stmt 1 view .LVU155
 665 000a CB1E     		subs	r3, r1, #3
 666              	.LVL55:
 667              		.loc 1 324 3 is_stmt 0 view .LVU156
 668 000c 042B     		cmp	r3, #4
 669 000e 22D8     		bhi	.L51
 670              	.LVL56:
 671              	.L45:
 325:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 326:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 672              		.loc 1 326 3 is_stmt 1 view .LVU157
 673              	.LBB84:
 674              	.LBI84:
1720:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 675              		.loc 2 1720 26 view .LVU158
 676              	.LBB85:
1723:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 677              		.loc 2 1723 3 view .LVU159
1723:../../../core/ST/CMSIS/Include/core_cm4.h ****   {
 678              		.loc 2 1723 6 is_stmt 0 view .LVU160
 679 0010 002D     		cmp	r5, #0
 680 0012 26DB     		blt	.L52
1729:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 681              		.loc 2 1729 5 is_stmt 1 view .LVU161
1729:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 682              		.loc 2 1729 31 is_stmt 0 view .LVU162
 683 0014 05F16045 		add	r5, r5, #-536870912
 684              	.LVL57:
1729:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 685              		.loc 2 1729 31 view .LVU163
 686 0018 05F56145 		add	r5, r5, #57600
 687 001c 95F80033 		ldrb	r3, [r5, #768]	@ zero_extendqisi2
1729:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 688              		.loc 2 1729 73 view .LVU164
 689 0020 1B09     		lsrs	r3, r3, #4
 690              	.L47:
 691              	.LVL58:
1729:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 692              		.loc 2 1729 73 view .LVU165
 693              	.LBE85:
 694              	.LBE84:
 695              	.LBB87:
 696              	.LBI87:
1772:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 697              		.loc 2 1772 22 is_stmt 1 view .LVU166
 698              	.LBB88:
1774:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 699              		.loc 2 1774 3 view .LVU167
1774:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 700              		.loc 2 1774 12 is_stmt 0 view .LVU168
 701 0022 04F00701 		and	r1, r4, #7
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 60


 702              	.LVL59:
1775:../../../core/ST/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 703              		.loc 2 1775 3 is_stmt 1 view .LVU169
1776:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 704              		.loc 2 1776 3 view .LVU170
1778:../../../core/ST/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 705              		.loc 2 1778 3 view .LVU171
1778:../../../core/ST/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 706              		.loc 2 1778 31 is_stmt 0 view .LVU172
 707 0026 C1F10702 		rsb	r2, r1, #7
1778:../../../core/ST/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 708              		.loc 2 1778 23 view .LVU173
 709 002a 042A     		cmp	r2, #4
 710 002c 28BF     		it	cs
 711 002e 0422     		movcs	r2, #4
 712              	.LVL60:
1779:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 713              		.loc 2 1779 3 is_stmt 1 view .LVU174
1779:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 714              		.loc 2 1779 44 is_stmt 0 view .LVU175
 715 0030 081D     		adds	r0, r1, #4
1779:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 716              		.loc 2 1779 109 view .LVU176
 717 0032 0628     		cmp	r0, #6
 718 0034 1BD9     		bls	.L49
 719 0036 0339     		subs	r1, r1, #3
 720              	.LVL61:
 721              	.L48:
1781:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 722              		.loc 2 1781 3 is_stmt 1 view .LVU177
1781:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 723              		.loc 2 1781 33 is_stmt 0 view .LVU178
 724 0038 23FA01F4 		lsr	r4, r3, r1
 725              	.LVL62:
1781:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 726              		.loc 2 1781 53 view .LVU179
 727 003c 4FF0FF30 		mov	r0, #-1
 728              	.LVL63:
1781:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 729              		.loc 2 1781 53 view .LVU180
 730 0040 00FA02F2 		lsl	r2, r0, r2
 731              	.LVL64:
1781:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 732              		.loc 2 1781 53 view .LVU181
 733 0044 24EA0202 		bic	r2, r4, r2
1781:../../../core/ST/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 734              		.loc 2 1781 21 view .LVU182
 735 0048 3A60     		str	r2, [r7]
1782:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 736              		.loc 2 1782 3 is_stmt 1 view .LVU183
1782:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 737              		.loc 2 1782 53 is_stmt 0 view .LVU184
 738 004a 00FA01F1 		lsl	r1, r0, r1
 739              	.LVL65:
1782:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 740              		.loc 2 1782 53 view .LVU185
 741 004e 23EA0103 		bic	r3, r3, r1
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 61


 742              	.LVL66:
1782:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 743              		.loc 2 1782 21 view .LVU186
 744 0052 3360     		str	r3, [r6]
 745              	.LVL67:
1782:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 746              		.loc 2 1782 21 view .LVU187
 747              	.LBE88:
 748              	.LBE87:
 327:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 749              		.loc 1 327 1 view .LVU188
 750 0054 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 751              	.LVL68:
 752              	.L51:
 324:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 753              		.loc 1 324 3 discriminator 1 view .LVU189
 754 0056 4FF4A271 		mov	r1, #324
 755              	.LVL69:
 324:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 756              		.loc 1 324 3 discriminator 1 view .LVU190
 757 005a 0648     		ldr	r0, .L53
 758              	.LVL70:
 324:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 759              		.loc 1 324 3 discriminator 1 view .LVU191
 760 005c FFF7FEFF 		bl	assert_failed
 761              	.LVL71:
 324:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 762              		.loc 1 324 3 discriminator 1 view .LVU192
 763 0060 D6E7     		b	.L45
 764              	.LVL72:
 765              	.L52:
 766              	.LBB90:
 767              	.LBB86:
1725:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 768              		.loc 2 1725 5 is_stmt 1 view .LVU193
1725:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 769              		.loc 2 1725 59 is_stmt 0 view .LVU194
 770 0062 05F00F05 		and	r5, r5, #15
 771              	.LVL73:
1725:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 772              		.loc 2 1725 31 view .LVU195
 773 0066 044B     		ldr	r3, .L53+4
 774 0068 5B5D     		ldrb	r3, [r3, r5]	@ zero_extendqisi2
1725:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 775              		.loc 2 1725 73 view .LVU196
 776 006a 1B09     		lsrs	r3, r3, #4
 777 006c D9E7     		b	.L47
 778              	.LVL74:
 779              	.L49:
1725:../../../core/ST/CMSIS/Include/core_cm4.h ****   }
 780              		.loc 2 1725 73 view .LVU197
 781              	.LBE86:
 782              	.LBE90:
 783              	.LBB91:
 784              	.LBB89:
1779:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 785              		.loc 2 1779 109 view .LVU198
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 62


 786 006e 0021     		movs	r1, #0
 787              	.LVL75:
1779:../../../core/ST/CMSIS/Include/core_cm4.h **** 
 788              		.loc 2 1779 109 view .LVU199
 789 0070 E2E7     		b	.L48
 790              	.L54:
 791 0072 00BF     		.align	2
 792              	.L53:
 793 0074 00000000 		.word	.LC0
 794 0078 14ED00E0 		.word	-536810220
 795              	.LBE89:
 796              	.LBE91:
 797              		.cfi_endproc
 798              	.LFE130:
 800              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 801              		.align	1
 802              		.global	HAL_NVIC_SetPendingIRQ
 803              		.syntax unified
 804              		.thumb
 805              		.thumb_func
 806              		.fpu fpv4-sp-d16
 808              	HAL_NVIC_SetPendingIRQ:
 809              	.LVL76:
 810              	.LFB131:
 328:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 329:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 330:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 331:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 332:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 333:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 334:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 335:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 336:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 337:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 811              		.loc 1 337 1 is_stmt 1 view -0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 0
 814              		@ frame_needed = 0, uses_anonymous_args = 0
 815              		.loc 1 337 1 is_stmt 0 view .LVU201
 816 0000 10B5     		push	{r4, lr}
 817              	.LCFI5:
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 4, -8
 820              		.cfi_offset 14, -4
 338:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 339:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 821              		.loc 1 339 3 is_stmt 1 view .LVU202
 822 0002 041E     		subs	r4, r0, #0
 823 0004 09DB     		blt	.L58
 824              	.LVL77:
 825              	.L56:
 340:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 341:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set interrupt pending */
 342:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 826              		.loc 1 342 3 view .LVU203
 827              	.LBB92:
 828              	.LBI92:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 63


1661:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 829              		.loc 2 1661 22 view .LVU204
 830              	.LBB93:
1663:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 831              		.loc 2 1663 3 view .LVU205
1663:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 832              		.loc 2 1663 97 is_stmt 0 view .LVU206
 833 0006 04F01F02 		and	r2, r4, #31
1663:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 834              		.loc 2 1663 41 view .LVU207
 835 000a 6409     		lsrs	r4, r4, #5
 836              	.LVL78:
1663:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 837              		.loc 2 1663 52 view .LVU208
 838 000c 0123     		movs	r3, #1
 839 000e 9340     		lsls	r3, r3, r2
1663:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 840              		.loc 2 1663 50 view .LVU209
 841 0010 4034     		adds	r4, r4, #64
 842 0012 054A     		ldr	r2, .L59
 843 0014 42F82430 		str	r3, [r2, r4, lsl #2]
1663:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 844              		.loc 2 1663 50 view .LVU210
 845              	.LBE93:
 846              	.LBE92:
 343:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 847              		.loc 1 343 1 view .LVU211
 848 0018 10BD     		pop	{r4, pc}
 849              	.LVL79:
 850              	.L58:
 339:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 851              		.loc 1 339 3 discriminator 1 view .LVU212
 852 001a 40F25311 		movw	r1, #339
 853 001e 0348     		ldr	r0, .L59+4
 854              	.LVL80:
 339:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 855              		.loc 1 339 3 discriminator 1 view .LVU213
 856 0020 FFF7FEFF 		bl	assert_failed
 857              	.LVL81:
 858 0024 EFE7     		b	.L56
 859              	.L60:
 860 0026 00BF     		.align	2
 861              	.L59:
 862 0028 00E100E0 		.word	-536813312
 863 002c 00000000 		.word	.LC0
 864              		.cfi_endproc
 865              	.LFE131:
 867              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 868              		.align	1
 869              		.global	HAL_NVIC_GetPendingIRQ
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 873              		.fpu fpv4-sp-d16
 875              	HAL_NVIC_GetPendingIRQ:
 876              	.LVL82:
 877              	.LFB132:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 64


 344:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 345:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 346:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 347:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 348:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 349:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 350:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 351:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 352:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 353:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 354:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 355:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 878              		.loc 1 355 1 is_stmt 1 view -0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882              		.loc 1 355 1 is_stmt 0 view .LVU215
 883 0000 10B5     		push	{r4, lr}
 884              	.LCFI6:
 885              		.cfi_def_cfa_offset 8
 886              		.cfi_offset 4, -8
 887              		.cfi_offset 14, -4
 356:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 357:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 888              		.loc 1 357 3 is_stmt 1 view .LVU216
 889 0002 041E     		subs	r4, r0, #0
 890 0004 0ADB     		blt	.L64
 891              	.LVL83:
 892              	.L62:
 358:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 359:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 360:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 893              		.loc 1 360 3 view .LVU217
 894              	.LBB94:
 895              	.LBI94:
1650:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 896              		.loc 2 1650 26 view .LVU218
 897              	.LBB95:
1652:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 898              		.loc 2 1652 3 view .LVU219
1652:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 899              		.loc 2 1652 61 is_stmt 0 view .LVU220
 900 0006 6309     		lsrs	r3, r4, #5
1652:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 901              		.loc 2 1652 33 view .LVU221
 902 0008 4033     		adds	r3, r3, #64
 903 000a 074A     		ldr	r2, .L65
 904 000c 52F82300 		ldr	r0, [r2, r3, lsl #2]
1652:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 905              		.loc 2 1652 107 view .LVU222
 906 0010 04F01F04 		and	r4, r4, #31
 907              	.LVL84:
1652:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 908              		.loc 2 1652 119 view .LVU223
 909 0014 E040     		lsrs	r0, r0, r4
1652:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 910              		.loc 2 1652 119 view .LVU224
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 65


 911              	.LBE95:
 912              	.LBE94:
 361:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 913              		.loc 1 361 1 view .LVU225
 914 0016 00F00100 		and	r0, r0, #1
 915 001a 10BD     		pop	{r4, pc}
 916              	.LVL85:
 917              	.L64:
 357:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 918              		.loc 1 357 3 discriminator 1 view .LVU226
 919 001c 40F26511 		movw	r1, #357
 920 0020 0248     		ldr	r0, .L65+4
 921              	.LVL86:
 357:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 922              		.loc 1 357 3 discriminator 1 view .LVU227
 923 0022 FFF7FEFF 		bl	assert_failed
 924              	.LVL87:
 925 0026 EEE7     		b	.L62
 926              	.L66:
 927              		.align	2
 928              	.L65:
 929 0028 00E100E0 		.word	-536813312
 930 002c 00000000 		.word	.LC0
 931              		.cfi_endproc
 932              	.LFE132:
 934              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 935              		.align	1
 936              		.global	HAL_NVIC_ClearPendingIRQ
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu fpv4-sp-d16
 942              	HAL_NVIC_ClearPendingIRQ:
 943              	.LVL88:
 944              	.LFB133:
 362:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 363:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 364:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 365:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 366:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 367:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 368:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 369:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 370:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 371:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 945              		.loc 1 371 1 is_stmt 1 view -0
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 0
 948              		@ frame_needed = 0, uses_anonymous_args = 0
 949              		.loc 1 371 1 is_stmt 0 view .LVU229
 950 0000 10B5     		push	{r4, lr}
 951              	.LCFI7:
 952              		.cfi_def_cfa_offset 8
 953              		.cfi_offset 4, -8
 954              		.cfi_offset 14, -4
 372:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 373:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 66


 955              		.loc 1 373 3 is_stmt 1 view .LVU230
 956 0002 041E     		subs	r4, r0, #0
 957 0004 09DB     		blt	.L70
 958              	.LVL89:
 959              	.L68:
 374:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 375:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Clear pending interrupt */
 376:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 960              		.loc 1 376 3 view .LVU231
 961              	.LBB96:
 962              	.LBI96:
1672:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 963              		.loc 2 1672 22 view .LVU232
 964              	.LBB97:
1674:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 965              		.loc 2 1674 3 view .LVU233
1674:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 966              		.loc 2 1674 97 is_stmt 0 view .LVU234
 967 0006 04F01F02 		and	r2, r4, #31
1674:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 968              		.loc 2 1674 41 view .LVU235
 969 000a 6409     		lsrs	r4, r4, #5
 970              	.LVL90:
1674:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 971              		.loc 2 1674 52 view .LVU236
 972 000c 0123     		movs	r3, #1
 973 000e 9340     		lsls	r3, r3, r2
1674:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 974              		.loc 2 1674 50 view .LVU237
 975 0010 6034     		adds	r4, r4, #96
 976 0012 054A     		ldr	r2, .L71
 977 0014 42F82430 		str	r3, [r2, r4, lsl #2]
1674:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 978              		.loc 2 1674 50 view .LVU238
 979              	.LBE97:
 980              	.LBE96:
 377:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 981              		.loc 1 377 1 view .LVU239
 982 0018 10BD     		pop	{r4, pc}
 983              	.LVL91:
 984              	.L70:
 373:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 985              		.loc 1 373 3 discriminator 1 view .LVU240
 986 001a 40F27511 		movw	r1, #373
 987 001e 0348     		ldr	r0, .L71+4
 988              	.LVL92:
 373:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 989              		.loc 1 373 3 discriminator 1 view .LVU241
 990 0020 FFF7FEFF 		bl	assert_failed
 991              	.LVL93:
 992 0024 EFE7     		b	.L68
 993              	.L72:
 994 0026 00BF     		.align	2
 995              	.L71:
 996 0028 00E100E0 		.word	-536813312
 997 002c 00000000 		.word	.LC0
 998              		.cfi_endproc
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 67


 999              	.LFE133:
 1001              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1002              		.align	1
 1003              		.global	HAL_NVIC_GetActive
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1007              		.fpu fpv4-sp-d16
 1009              	HAL_NVIC_GetActive:
 1010              	.LVL94:
 1011              	.LFB134:
 378:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 379:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 380:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief Get active interrupt (read the active register in NVIC and return the active bit).
 381:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 382:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 385:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 386:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 387:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 388:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1012              		.loc 1 388 1 is_stmt 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 0
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 1016              		@ link register save eliminated.
 389:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 390:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 1017              		.loc 1 390 3 view .LVU243
 1018              	.LBB98:
 1019              	.LBI98:
1685:../../../core/ST/CMSIS/Include/core_cm4.h **** {
 1020              		.loc 2 1685 26 view .LVU244
 1021              	.LBB99:
1687:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 1022              		.loc 2 1687 3 view .LVU245
1687:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 1023              		.loc 2 1687 61 is_stmt 0 view .LVU246
 1024 0000 4309     		lsrs	r3, r0, #5
1687:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 1025              		.loc 2 1687 33 view .LVU247
 1026 0002 8033     		adds	r3, r3, #128
 1027 0004 044A     		ldr	r2, .L74
 1028 0006 52F82330 		ldr	r3, [r2, r3, lsl #2]
1687:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 1029              		.loc 2 1687 107 view .LVU248
 1030 000a 00F01F00 		and	r0, r0, #31
 1031              	.LVL95:
1687:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 1032              		.loc 2 1687 119 view .LVU249
 1033 000e 23FA00F0 		lsr	r0, r3, r0
 1034              	.LVL96:
1687:../../../core/ST/CMSIS/Include/core_cm4.h **** }
 1035              		.loc 2 1687 119 view .LVU250
 1036              	.LBE99:
 1037              	.LBE98:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 68


 391:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1038              		.loc 1 391 1 view .LVU251
 1039 0012 00F00100 		and	r0, r0, #1
 1040 0016 7047     		bx	lr
 1041              	.L75:
 1042              		.align	2
 1043              	.L74:
 1044 0018 00E100E0 		.word	-536813312
 1045              		.cfi_endproc
 1046              	.LFE134:
 1048              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1049              		.align	1
 1050              		.global	HAL_SYSTICK_CLKSourceConfig
 1051              		.syntax unified
 1052              		.thumb
 1053              		.thumb_func
 1054              		.fpu fpv4-sp-d16
 1056              	HAL_SYSTICK_CLKSourceConfig:
 1057              	.LVL97:
 1058              	.LFB135:
 392:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 393:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 394:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 395:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 396:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 397:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 398:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 399:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 400:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 401:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 402:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1059              		.loc 1 402 1 is_stmt 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 0
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063              		.loc 1 402 1 is_stmt 0 view .LVU253
 1064 0000 10B5     		push	{r4, lr}
 1065              	.LCFI8:
 1066              		.cfi_def_cfa_offset 8
 1067              		.cfi_offset 4, -8
 1068              		.cfi_offset 14, -4
 1069 0002 0446     		mov	r4, r0
 403:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 404:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 1070              		.loc 1 404 3 is_stmt 1 view .LVU254
 1071 0004 0428     		cmp	r0, #4
 1072 0006 00D0     		beq	.L77
 1073              		.loc 1 404 3 is_stmt 0 discriminator 1 view .LVU255
 1074 0008 38B9     		cbnz	r0, .L81
 1075              	.LVL98:
 1076              	.L77:
 405:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1077              		.loc 1 405 3 is_stmt 1 view .LVU256
 1078              		.loc 1 405 6 is_stmt 0 view .LVU257
 1079 000a 042C     		cmp	r4, #4
 1080 000c 0BD0     		beq	.L82
 406:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 69


 407:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 408:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 409:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 411:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 1081              		.loc 1 411 5 is_stmt 1 view .LVU258
 1082              		.loc 1 411 19 is_stmt 0 view .LVU259
 1083 000e 094A     		ldr	r2, .L83
 1084 0010 1368     		ldr	r3, [r2]
 1085 0012 23F00403 		bic	r3, r3, #4
 1086 0016 1360     		str	r3, [r2]
 1087              	.L76:
 412:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 413:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1088              		.loc 1 413 1 view .LVU260
 1089 0018 10BD     		pop	{r4, pc}
 1090              	.LVL99:
 1091              	.L81:
 404:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1092              		.loc 1 404 3 discriminator 2 view .LVU261
 1093 001a 4FF4CA71 		mov	r1, #404
 1094 001e 0648     		ldr	r0, .L83+4
 1095              	.LVL100:
 404:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1096              		.loc 1 404 3 discriminator 2 view .LVU262
 1097 0020 FFF7FEFF 		bl	assert_failed
 1098              	.LVL101:
 1099 0024 F1E7     		b	.L77
 1100              	.L82:
 407:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 1101              		.loc 1 407 5 is_stmt 1 view .LVU263
 407:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 1102              		.loc 1 407 19 is_stmt 0 view .LVU264
 1103 0026 034A     		ldr	r2, .L83
 1104 0028 1368     		ldr	r3, [r2]
 1105 002a 43F00403 		orr	r3, r3, #4
 1106 002e 1360     		str	r3, [r2]
 1107 0030 F2E7     		b	.L76
 1108              	.L84:
 1109 0032 00BF     		.align	2
 1110              	.L83:
 1111 0034 10E000E0 		.word	-536813552
 1112 0038 00000000 		.word	.LC0
 1113              		.cfi_endproc
 1114              	.LFE135:
 1116              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1117              		.align	1
 1118              		.weak	HAL_SYSTICK_Callback
 1119              		.syntax unified
 1120              		.thumb
 1121              		.thumb_func
 1122              		.fpu fpv4-sp-d16
 1124              	HAL_SYSTICK_Callback:
 1125              	.LFB137:
 414:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 415:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 416:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 70


 417:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 418:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 419:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 420:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 421:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 422:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 423:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 424:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 425:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 426:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 427:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 428:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 429:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1126              		.loc 1 429 1 is_stmt 1 view -0
 1127              		.cfi_startproc
 1128              		@ args = 0, pretend = 0, frame = 0
 1129              		@ frame_needed = 0, uses_anonymous_args = 0
 1130              		@ link register save eliminated.
 430:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 431:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 432:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    */
 433:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1131              		.loc 1 433 1 view .LVU266
 1132 0000 7047     		bx	lr
 1133              		.cfi_endproc
 1134              	.LFE137:
 1136              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1137              		.align	1
 1138              		.global	HAL_SYSTICK_IRQHandler
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1142              		.fpu fpv4-sp-d16
 1144              	HAL_SYSTICK_IRQHandler:
 1145              	.LFB136:
 420:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1146              		.loc 1 420 1 view -0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150 0000 08B5     		push	{r3, lr}
 1151              	.LCFI9:
 1152              		.cfi_def_cfa_offset 8
 1153              		.cfi_offset 3, -8
 1154              		.cfi_offset 14, -4
 421:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1155              		.loc 1 421 3 view .LVU268
 1156 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1157              	.LVL102:
 422:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 1158              		.loc 1 422 1 is_stmt 0 view .LVU269
 1159 0006 08BD     		pop	{r3, pc}
 1160              		.cfi_endproc
 1161              	.LFE136:
 1163              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1164              		.align	1
 1165              		.global	HAL_MPU_Disable
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 71


 1166              		.syntax unified
 1167              		.thumb
 1168              		.thumb_func
 1169              		.fpu fpv4-sp-d16
 1171              	HAL_MPU_Disable:
 1172              	.LFB138:
 434:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 435:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1)
 436:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 437:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable the MPU.
 438:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 439:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 440:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 441:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1173              		.loc 1 441 1 is_stmt 1 view -0
 1174              		.cfi_startproc
 1175              		@ args = 0, pretend = 0, frame = 0
 1176              		@ frame_needed = 0, uses_anonymous_args = 0
 1177              		@ link register save eliminated.
 442:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 443:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DMB();
 1178              		.loc 1 443 3 view .LVU271
 1179              	.LBB100:
 1180              	.LBI100:
 430:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 431:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 432:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 433:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 434:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 438:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 1181              		.loc 3 438 53 view .LVU272
 1182              	.LBB101:
 439:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 440:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1183              		.loc 3 440 3 view .LVU273
 1184              		.syntax unified
 1185              	@ 440 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 1186 0000 BFF35F8F 		dmb 0xF
 1187              	@ 0 "" 2
 1188              		.thumb
 1189              		.syntax unified
 1190              	.LBE101:
 1191              	.LBE100:
 444:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 445:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable fault exceptions */
 446:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 1192              		.loc 1 446 3 view .LVU274
 1193              		.loc 1 446 14 is_stmt 0 view .LVU275
 1194 0004 044A     		ldr	r2, .L89
 1195 0006 536A     		ldr	r3, [r2, #36]
 1196 0008 23F48033 		bic	r3, r3, #65536
 1197 000c 5362     		str	r3, [r2, #36]
 447:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 448:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 72


 449:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 1198              		.loc 1 449 3 is_stmt 1 view .LVU276
 1199              		.loc 1 449 13 is_stmt 0 view .LVU277
 1200 000e 034B     		ldr	r3, .L89+4
 1201 0010 0022     		movs	r2, #0
 1202 0012 5A60     		str	r2, [r3, #4]
 450:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1203              		.loc 1 450 1 view .LVU278
 1204 0014 7047     		bx	lr
 1205              	.L90:
 1206 0016 00BF     		.align	2
 1207              	.L89:
 1208 0018 00ED00E0 		.word	-536810240
 1209 001c 90ED00E0 		.word	-536810096
 1210              		.cfi_endproc
 1211              	.LFE138:
 1213              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1214              		.align	1
 1215              		.global	HAL_MPU_Enable
 1216              		.syntax unified
 1217              		.thumb
 1218              		.thumb_func
 1219              		.fpu fpv4-sp-d16
 1221              	HAL_MPU_Enable:
 1222              	.LVL103:
 1223              	.LFB139:
 451:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 452:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 453:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 454:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 455:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged accessto the default memory 
 456:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 457:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 458:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 459:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 460:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 461:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 462:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 463:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 464:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1224              		.loc 1 464 1 is_stmt 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 465:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable the MPU */
 466:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 1229              		.loc 1 466 3 view .LVU280
 1230              		.loc 1 466 27 is_stmt 0 view .LVU281
 1231 0000 40F00100 		orr	r0, r0, #1
 1232              	.LVL104:
 1233              		.loc 1 466 13 view .LVU282
 1234 0004 054B     		ldr	r3, .L92
 1235 0006 5860     		str	r0, [r3, #4]
 467:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 468:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable fault exceptions */
 469:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 73


 1236              		.loc 1 469 3 is_stmt 1 view .LVU283
 1237              		.loc 1 469 14 is_stmt 0 view .LVU284
 1238 0008 054A     		ldr	r2, .L92+4
 1239 000a 536A     		ldr	r3, [r2, #36]
 1240 000c 43F48033 		orr	r3, r3, #65536
 1241 0010 5362     		str	r3, [r2, #36]
 470:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 471:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Ensure MPU settings take effects */
 472:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DSB();
 1242              		.loc 1 472 3 is_stmt 1 view .LVU285
 1243              	.LBB102:
 1244              	.LBI102:
 427:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 1245              		.loc 3 427 53 view .LVU286
 1246              	.LBB103:
 429:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 1247              		.loc 3 429 3 view .LVU287
 1248              		.syntax unified
 1249              	@ 429 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 1250 0012 BFF34F8F 		dsb 0xF
 1251              	@ 0 "" 2
 1252              		.thumb
 1253              		.syntax unified
 1254              	.LBE103:
 1255              	.LBE102:
 473:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __ISB();
 1256              		.loc 1 473 3 view .LVU288
 1257              	.LBB104:
 1258              	.LBI104:
 416:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 1259              		.loc 3 416 53 view .LVU289
 1260              	.LBB105:
 418:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 1261              		.loc 3 418 3 view .LVU290
 1262              		.syntax unified
 1263              	@ 418 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 1264 0016 BFF36F8F 		isb 0xF
 1265              	@ 0 "" 2
 1266              		.thumb
 1267              		.syntax unified
 1268              	.LBE105:
 1269              	.LBE104:
 474:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1270              		.loc 1 474 1 is_stmt 0 view .LVU291
 1271 001a 7047     		bx	lr
 1272              	.L93:
 1273              		.align	2
 1274              	.L92:
 1275 001c 90ED00E0 		.word	-536810096
 1276 0020 00ED00E0 		.word	-536810240
 1277              		.cfi_endproc
 1278              	.LFE139:
 1280              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1281              		.align	1
 1282              		.global	HAL_MPU_ConfigRegion
 1283              		.syntax unified
 1284              		.thumb
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 74


 1285              		.thumb_func
 1286              		.fpu fpv4-sp-d16
 1288              	HAL_MPU_ConfigRegion:
 1289              	.LVL105:
 1290              	.LFB140:
 475:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 476:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 477:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 478:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 479:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                the initialization and configuration information.
 480:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 481:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 482:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 483:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1291              		.loc 1 483 1 is_stmt 1 view -0
 1292              		.cfi_startproc
 1293              		@ args = 0, pretend = 0, frame = 0
 1294              		@ frame_needed = 0, uses_anonymous_args = 0
 1295              		.loc 1 483 1 is_stmt 0 view .LVU293
 1296 0000 10B5     		push	{r4, lr}
 1297              	.LCFI10:
 1298              		.cfi_def_cfa_offset 8
 1299              		.cfi_offset 4, -8
 1300              		.cfi_offset 14, -4
 1301 0002 0446     		mov	r4, r0
 484:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 485:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 1302              		.loc 1 485 3 is_stmt 1 view .LVU294
 1303 0004 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 1304 0006 072B     		cmp	r3, #7
 1305 0008 44D8     		bhi	.L108
 1306              	.LVL106:
 1307              	.L95:
 486:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 1308              		.loc 1 486 3 view .LVU295
 1309 000a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1310 000c 012B     		cmp	r3, #1
 1311 000e 47D8     		bhi	.L109
 1312              	.L96:
 487:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 488:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the Region number */
 489:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1313              		.loc 1 489 3 view .LVU296
 1314              		.loc 1 489 22 is_stmt 0 view .LVU297
 1315 0010 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 1316              		.loc 1 489 12 view .LVU298
 1317 0012 414B     		ldr	r3, .L118
 1318 0014 9A60     		str	r2, [r3, #8]
 490:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 491:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 1319              		.loc 1 491 3 is_stmt 1 view .LVU299
 1320              		.loc 1 491 16 is_stmt 0 view .LVU300
 1321 0016 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1322              		.loc 1 491 6 view .LVU301
 1323 0018 002B     		cmp	r3, #0
 1324 001a 77D0     		beq	.L97
 492:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 75


 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     /* Check the parameters */
 494:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 1325              		.loc 1 494 5 is_stmt 1 view .LVU302
 1326 001c 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
 1327 001e 012B     		cmp	r3, #1
 1328 0020 44D8     		bhi	.L110
 1329              	.L98:
 495:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 1330              		.loc 1 495 5 view .LVU303
 1331 0022 E37A     		ldrb	r3, [r4, #11]	@ zero_extendqisi2
 1332 0024 032B     		cmp	r3, #3
 1333 0026 03D9     		bls	.L99
 1334              		.loc 1 495 5 is_stmt 0 discriminator 1 view .LVU304
 1335 0028 052B     		cmp	r3, #5
 1336 002a 01D0     		beq	.L99
 1337              		.loc 1 495 5 discriminator 2 view .LVU305
 1338 002c 062B     		cmp	r3, #6
 1339 002e 43D1     		bne	.L111
 1340              	.L99:
 496:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 1341              		.loc 1 496 5 is_stmt 1 view .LVU306
 1342 0030 A37A     		ldrb	r3, [r4, #10]	@ zero_extendqisi2
 1343 0032 022B     		cmp	r3, #2
 1344 0034 46D8     		bhi	.L112
 1345              	.L100:
 497:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 1346              		.loc 1 497 5 view .LVU307
 1347 0036 637B     		ldrb	r3, [r4, #13]	@ zero_extendqisi2
 1348 0038 012B     		cmp	r3, #1
 1349 003a 49D8     		bhi	.L113
 1350              	.L101:
 498:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 1351              		.loc 1 498 5 view .LVU308
 1352 003c A37B     		ldrb	r3, [r4, #14]	@ zero_extendqisi2
 1353 003e 012B     		cmp	r3, #1
 1354 0040 4CD8     		bhi	.L114
 1355              	.L102:
 499:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 1356              		.loc 1 499 5 view .LVU309
 1357 0042 E37B     		ldrb	r3, [r4, #15]	@ zero_extendqisi2
 1358 0044 012B     		cmp	r3, #1
 1359 0046 4FD8     		bhi	.L115
 1360              	.L103:
 500:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 1361              		.loc 1 500 5 view .LVU310
 1362 0048 637A     		ldrb	r3, [r4, #9]	@ zero_extendqisi2
 1363 004a FF2B     		cmp	r3, #255
 1364 004c 52D0     		beq	.L116
 1365              	.L104:
 501:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 1366              		.loc 1 501 5 view .LVU311
 1367 004e 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 1368 0050 043B     		subs	r3, r3, #4
 1369 0052 DBB2     		uxtb	r3, r3
 1370 0054 1B2B     		cmp	r3, #27
 1371 0056 53D8     		bhi	.L117
 1372              	.L105:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 76


 502:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 503:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 1373              		.loc 1 503 5 view .LVU312
 1374              		.loc 1 503 25 is_stmt 0 view .LVU313
 1375 0058 6368     		ldr	r3, [r4, #4]
 1376              		.loc 1 503 15 view .LVU314
 1377 005a 2F4A     		ldr	r2, .L118
 1378 005c D360     		str	r3, [r2, #12]
 504:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1379              		.loc 1 504 5 is_stmt 1 view .LVU315
 1380              		.loc 1 504 36 is_stmt 0 view .LVU316
 1381 005e 217B     		ldrb	r1, [r4, #12]	@ zero_extendqisi2
 505:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1382              		.loc 1 505 36 view .LVU317
 1383 0060 E37A     		ldrb	r3, [r4, #11]	@ zero_extendqisi2
 1384              		.loc 1 505 57 view .LVU318
 1385 0062 1B06     		lsls	r3, r3, #24
 504:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1386              		.loc 1 504 79 view .LVU319
 1387 0064 43EA0173 		orr	r3, r3, r1, lsl #28
 506:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 1388              		.loc 1 506 36 view .LVU320
 1389 0068 A17A     		ldrb	r1, [r4, #10]	@ zero_extendqisi2
 505:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1390              		.loc 1 505 79 view .LVU321
 1391 006a 43EAC143 		orr	r3, r3, r1, lsl #19
 507:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 1392              		.loc 1 507 36 view .LVU322
 1393 006e 617B     		ldrb	r1, [r4, #13]	@ zero_extendqisi2
 506:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 1394              		.loc 1 506 79 view .LVU323
 1395 0070 43EA8143 		orr	r3, r3, r1, lsl #18
 508:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 1396              		.loc 1 508 36 view .LVU324
 1397 0074 A17B     		ldrb	r1, [r4, #14]	@ zero_extendqisi2
 507:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 1398              		.loc 1 507 79 view .LVU325
 1399 0076 43EA4143 		orr	r3, r3, r1, lsl #17
 509:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 1400              		.loc 1 509 36 view .LVU326
 1401 007a E17B     		ldrb	r1, [r4, #15]	@ zero_extendqisi2
 508:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 1402              		.loc 1 508 79 view .LVU327
 1403 007c 43EA0143 		orr	r3, r3, r1, lsl #16
 510:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 1404              		.loc 1 510 36 view .LVU328
 1405 0080 617A     		ldrb	r1, [r4, #9]	@ zero_extendqisi2
 509:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 1406              		.loc 1 509 79 view .LVU329
 1407 0082 43EA0123 		orr	r3, r3, r1, lsl #8
 511:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 1408              		.loc 1 511 36 view .LVU330
 1409 0086 217A     		ldrb	r1, [r4, #8]	@ zero_extendqisi2
 510:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 1410              		.loc 1 510 79 view .LVU331
 1411 0088 43EA4103 		orr	r3, r3, r1, lsl #1
 512:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 77


 1412              		.loc 1 512 36 view .LVU332
 1413 008c 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 511:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 1414              		.loc 1 511 79 view .LVU333
 1415 008e 0B43     		orrs	r3, r3, r1
 504:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1416              		.loc 1 504 15 view .LVU334
 1417 0090 1361     		str	r3, [r2, #16]
 1418              	.L94:
 513:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 514:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 515:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 516:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = 0x00;
 517:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 518:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 519:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1419              		.loc 1 519 1 view .LVU335
 1420 0092 10BD     		pop	{r4, pc}
 1421              	.LVL107:
 1422              	.L108:
 485:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 1423              		.loc 1 485 3 discriminator 1 view .LVU336
 1424 0094 40F2E511 		movw	r1, #485
 1425 0098 2048     		ldr	r0, .L118+4
 1426              	.LVL108:
 485:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 1427              		.loc 1 485 3 discriminator 1 view .LVU337
 1428 009a FFF7FEFF 		bl	assert_failed
 1429              	.LVL109:
 1430 009e B4E7     		b	.L95
 1431              	.L109:
 486:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 1432              		.loc 1 486 3 discriminator 1 view .LVU338
 1433 00a0 4FF4F371 		mov	r1, #486
 1434 00a4 1D48     		ldr	r0, .L118+4
 1435 00a6 FFF7FEFF 		bl	assert_failed
 1436              	.LVL110:
 1437 00aa B1E7     		b	.L96
 1438              	.L110:
 494:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 1439              		.loc 1 494 5 discriminator 1 view .LVU339
 1440 00ac 4FF4F771 		mov	r1, #494
 1441 00b0 1A48     		ldr	r0, .L118+4
 1442 00b2 FFF7FEFF 		bl	assert_failed
 1443              	.LVL111:
 1444 00b6 B4E7     		b	.L98
 1445              	.L111:
 495:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 1446              		.loc 1 495 5 discriminator 3 view .LVU340
 1447 00b8 40F2EF11 		movw	r1, #495
 1448 00bc 1748     		ldr	r0, .L118+4
 1449 00be FFF7FEFF 		bl	assert_failed
 1450              	.LVL112:
 1451 00c2 B5E7     		b	.L99
 1452              	.L112:
 496:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 1453              		.loc 1 496 5 discriminator 1 view .LVU341
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 78


 1454 00c4 4FF4F871 		mov	r1, #496
 1455 00c8 1448     		ldr	r0, .L118+4
 1456 00ca FFF7FEFF 		bl	assert_failed
 1457              	.LVL113:
 1458 00ce B2E7     		b	.L100
 1459              	.L113:
 497:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 1460              		.loc 1 497 5 discriminator 1 view .LVU342
 1461 00d0 40F2F111 		movw	r1, #497
 1462 00d4 1148     		ldr	r0, .L118+4
 1463 00d6 FFF7FEFF 		bl	assert_failed
 1464              	.LVL114:
 1465 00da AFE7     		b	.L101
 1466              	.L114:
 498:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 1467              		.loc 1 498 5 discriminator 1 view .LVU343
 1468 00dc 4FF4F971 		mov	r1, #498
 1469 00e0 0E48     		ldr	r0, .L118+4
 1470 00e2 FFF7FEFF 		bl	assert_failed
 1471              	.LVL115:
 1472 00e6 ACE7     		b	.L102
 1473              	.L115:
 499:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 1474              		.loc 1 499 5 discriminator 1 view .LVU344
 1475 00e8 40F2F311 		movw	r1, #499
 1476 00ec 0B48     		ldr	r0, .L118+4
 1477 00ee FFF7FEFF 		bl	assert_failed
 1478              	.LVL116:
 1479 00f2 A9E7     		b	.L103
 1480              	.L116:
 500:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 1481              		.loc 1 500 5 discriminator 1 view .LVU345
 1482 00f4 4FF4FA71 		mov	r1, #500
 1483 00f8 0848     		ldr	r0, .L118+4
 1484 00fa FFF7FEFF 		bl	assert_failed
 1485              	.LVL117:
 1486 00fe A6E7     		b	.L104
 1487              	.L117:
 501:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 1488              		.loc 1 501 5 discriminator 1 view .LVU346
 1489 0100 40F2F511 		movw	r1, #501
 1490 0104 0548     		ldr	r0, .L118+4
 1491 0106 FFF7FEFF 		bl	assert_failed
 1492              	.LVL118:
 1493 010a A5E7     		b	.L105
 1494              	.L97:
 516:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 1495              		.loc 1 516 5 is_stmt 1 view .LVU347
 516:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 1496              		.loc 1 516 15 is_stmt 0 view .LVU348
 1497 010c 024B     		ldr	r3, .L118
 1498 010e 0022     		movs	r2, #0
 1499 0110 DA60     		str	r2, [r3, #12]
 517:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 1500              		.loc 1 517 5 is_stmt 1 view .LVU349
 517:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 1501              		.loc 1 517 15 is_stmt 0 view .LVU350
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 79


 1502 0112 1A61     		str	r2, [r3, #16]
 1503              		.loc 1 519 1 view .LVU351
 1504 0114 BDE7     		b	.L94
 1505              	.L119:
 1506 0116 00BF     		.align	2
 1507              	.L118:
 1508 0118 90ED00E0 		.word	-536810096
 1509 011c 00000000 		.word	.LC0
 1510              		.cfi_endproc
 1511              	.LFE140:
 1513              		.text
 1514              	.Letext0:
 1515              		.file 4 "../../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 1516              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1517              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1518              		.file 7 "../../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 1519              		.file 8 "../../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1520              		.file 9 "../../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1521              		.file 10 "../../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1522              		.file 11 "../../../core/platform/octa/inc/stm32l4xx_hal_conf.h"
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 80


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_cortex.c
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:18     .rodata.HAL_NVIC_SetPriorityGrouping.str1.4:00000000 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:23     .text.HAL_NVIC_SetPriorityGrouping:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:31     .text.HAL_NVIC_SetPriorityGrouping:00000000 HAL_NVIC_SetPriorityGrouping
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:108    .text.HAL_NVIC_SetPriorityGrouping:00000034 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:114    .text.HAL_NVIC_SetPriority:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:121    .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:292    .text.HAL_NVIC_SetPriority:00000080 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:301    .text.HAL_NVIC_EnableIRQ:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:308    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:361    .text.HAL_NVIC_EnableIRQ:00000024 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:367    .text.HAL_NVIC_DisableIRQ:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:374    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:428    .text.HAL_NVIC_DisableIRQ:00000024 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:434    .text.HAL_NVIC_SystemReset:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:441    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:512    .text.HAL_NVIC_SystemReset:0000001c $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:522    .text.HAL_SYSTICK_Config:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:529    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:594    .text.HAL_SYSTICK_Config:00000024 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:600    .text.HAL_NVIC_GetPriorityGrouping:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:607    .text.HAL_NVIC_GetPriorityGrouping:00000000 HAL_NVIC_GetPriorityGrouping
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:631    .text.HAL_NVIC_GetPriorityGrouping:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:636    .text.HAL_NVIC_GetPriority:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:643    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:793    .text.HAL_NVIC_GetPriority:00000074 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:801    .text.HAL_NVIC_SetPendingIRQ:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:808    .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:862    .text.HAL_NVIC_SetPendingIRQ:00000028 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:868    .text.HAL_NVIC_GetPendingIRQ:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:875    .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:929    .text.HAL_NVIC_GetPendingIRQ:00000028 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:935    .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:942    .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:996    .text.HAL_NVIC_ClearPendingIRQ:00000028 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1002   .text.HAL_NVIC_GetActive:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1009   .text.HAL_NVIC_GetActive:00000000 HAL_NVIC_GetActive
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1044   .text.HAL_NVIC_GetActive:00000018 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1049   .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1056   .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1111   .text.HAL_SYSTICK_CLKSourceConfig:00000034 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1117   .text.HAL_SYSTICK_Callback:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1124   .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1137   .text.HAL_SYSTICK_IRQHandler:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1144   .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1164   .text.HAL_MPU_Disable:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1171   .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1208   .text.HAL_MPU_Disable:00000018 $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1214   .text.HAL_MPU_Enable:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1221   .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1275   .text.HAL_MPU_Enable:0000001c $d
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1281   .text.HAL_MPU_ConfigRegion:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1288   .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s:1508   .text.HAL_MPU_ConfigRegion:00000118 $d

UNDEFINED SYMBOLS
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccXhMBYA.s 			page 81


assert_failed
